/* Generated by Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

/* top =  1  */
/* src = "SOC_flash.v:1.1-164.10" */
module SOC_flash(clk, resetn, spi_mosi, spi_miso, spi_cs_n, spi_clk, LEDS, RXD, TXD);
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:127.3-138.6" */
  wire [6:0] _000_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:140.3-151.6" */
  wire [31:0] _001_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:59.14-59.24" */
  wire _002_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [4:0] _003_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [31:0] _004_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47" */
  wire [31:0] _005_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [4:0] _006_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [31:0] _007_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [31:0] _008_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [4:0] _009_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [31:0] _010_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [31:0] _011_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:127.26-127.41" */
  /* unused_bits = "31" */
  wire [31:0] _012_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.27-131.66" */
  wire [32:0] _013_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:200.36-200.42" */
  /* unused_bits = "2 24" */
  wire [31:0] _014_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:205.38-207.43" */
  wire [23:0] _015_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:211.43-212.62" */
  /* unused_bits = "20" */
  wire [23:0] _016_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.36-380.46" */
  wire [31:0] _017_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.22-143.42" */
  wire _018_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:148.22-148.37" */
  wire [31:0] _019_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:189.9-189.27" */
  wire _020_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:190.9-190.27" */
  wire _021_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:253.2-253.66" */
  wire _022_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:313.21-314.63" */
  wire _023_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:320.26-320.54" */
  wire _024_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:320.23-320.70" */
  /* unused_bits = "0 1 2 3" */
  wire [3:0] _025_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:323.19-323.45" */
  wire _026_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:361.15-361.49" */
  wire _027_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:134.23-134.42" */
  wire _028_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:246.30-246.51" */
  wire _029_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:247.30-247.51" */
  wire _030_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:80.23-80.45" */
  wire _031_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:81.23-81.45" */
  /* unused_bits = "0" */
  wire _032_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:82.23-82.45" */
  wire _033_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:83.23-83.45" */
  /* unused_bits = "0" */
  wire _034_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:84.23-84.45" */
  wire _035_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:86.23-86.45" */
  wire _036_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:87.23-87.45" */
  wire _037_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:88.23-88.45" */
  wire _038_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:89.23-89.45" */
  wire _039_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:229.8-229.48" */
  wire [31:0] _040_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:230.8-230.48" */
  /* unused_bits = "2" */
  wire [31:0] _041_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:188.23-188.26" */
  wire _042_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:190.23-190.27" */
  /* unused_bits = "0" */
  wire _043_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:335.10-335.16" */
  /* unused_bits = "0" */
  wire _044_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:361.15-361.23" */
  wire _045_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:361.26-361.36" */
  /* unused_bits = "0" */
  wire _046_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:361.39-361.49" */
  wire _047_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.34-131.41" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _048_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.6-149.78" */
  /* unused_bits = "0 12 15 16 20 22 23 25 26 29 30 31" */
  wire [31:0] _049_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:151.25-151.50" */
  wire _050_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:185.9-188.26" */
  wire _051_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:185.9-190.27" */
  wire _052_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:218.22-218.68" */
  wire _053_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:226.7-231.49" */
  wire [31:0] _054_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:317.23-317.75" */
  wire _055_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:325.27-325.57" */
  wire _056_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:331.22-331.62" */
  /* unused_bits = "0" */
  wire _057_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:91.17-91.36" */
  wire _058_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:123.19-123.28" */
  /* unused_bits = "0" */
  wire _059_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:173.11-173.20" */
  /* unused_bits = "0" */
  wire _060_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:175.27-175.38" */
  wire [31:0] _061_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:68.24-68.51" */
  wire [7:0] _062_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:174.22-174.34" */
  /* unused_bits = "0 4" */
  wire [31:0] _063_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:118.25-118.57" */
  wire [31:0] _064_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:132.22-132.75" */
  /* unused_bits = "0" */
  wire _065_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:205.45-207.41" */
  wire [23:0] _066_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:212.7-212.61" */
  wire [23:0] _067_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:218.22-219.27" */
  wire [23:0] _068_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:256.10-258.36" */
  wire [31:0] _069_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:261.9-261.63" */
  wire [15:0] _070_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:264.9-264.69" */
  wire [7:0] _071_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:269.30-269.72" */
  wire [7:0] _072_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:270.30-270.72" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] _073_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:271.30-272.51" */
  /* unused_bits = "0 1 2 3 4 5 6 7" */
  wire [7:0] _074_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:282.8-289.22" */
  wire [3:0] _075_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:285.14-285.51" */
  /* unused_bits = "0" */
  wire [3:0] _076_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:357.14-357.56" */
  /* unused_bits = "3" */
  wire [31:0] _077_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:132.23-132.46" */
  wire _078_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:146.22-146.37" */
  wire [31:0] _079_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _080_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _081_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _082_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _083_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _084_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _085_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] _086_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:57.26-57.41" */
  /* unused_bits = "6" */
  wire [31:0] _087_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:59.27-59.39" */
  wire _088_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:115.16-115.33" */
  wire _089_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:99.16-99.33" */
  wire _090_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:44.9-44.15" */
  /* unused_bits = "0" */
  wire _091_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:59.34-59.39" */
  /* unused_bits = "0" */
  wire _092_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:68.9-68.15" */
  /* unused_bits = "0" */
  wire _093_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:59.27-59.31" */
  /* unused_bits = "0" */
  wire _094_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:104.29-104.48" */
  /* unused_bits = "0" */
  wire [5:0] _095_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:119.31-119.50" */
  /* unused_bits = "0" */
  wire [5:0] _096_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" */
  wire [15:0] _097_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  /* unused_bits = "0" */
  wire _098_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:20.1-33.4" */
  /* unused_bits = "0 1 2 3" */
  wire [4:0] _099_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" */
  wire [15:0] _100_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" */
  wire [15:0] _101_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _102_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  /* unused_bits = "0" */
  wire _103_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:20.1-33.4" */
  /* unused_bits = "0 1 2 3" */
  wire [4:0] _104_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  wire [15:0] _105_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  wire [15:0] _106_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  wire _107_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire [31:0] _108_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:47.13-47.31" */
  wire [15:0] _109_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:48.13-48.31" */
  wire [15:0] _110_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:49.13-49.34" */
  wire _111_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0" */
  wire [15:0] _112_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "15" */
  wire [15:0] _113_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0 1 2 3 4" */
  wire [4:0] _114_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire _115_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] _116_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] _117_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0" */
  wire [15:0] _118_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "15" */
  wire [15:0] _119_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0 1 2 3 4" */
  wire [4:0] _120_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire _121_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] _122_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] _123_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:0.0-0.0|cores/mult/perip_mult.v:70.6-78.3" */
  wire _124_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:0.0-0.0|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] _125_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] _126_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] _127_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "30 31" */
  wire [31:0] _128_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "5" */
  wire [31:0] _129_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:69.8-69.12|cores/mult/perip_mult.v:70.6-78.3" */
  wire _130_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3" */
  wire _131_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:67.12-67.18|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] _132_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:66.12-66.18|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] _133_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:84.13-84.37|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "2" */
  wire [2:0] _134_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:100.10-100.17" */
  /* unused_bits = "0" */
  wire _135_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:86.11-86.18" */
  /* unused_bits = "0" */
  wire _136_;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:35.15-35.25" */
  wire _137_;
  /* hdlname = "CPU Bimm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:75.14-75.18" */
  wire [31:0] \CPU.Bimm ;
  /* hdlname = "CPU EQ" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:134.16-134.18" */
  wire \CPU.EQ ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:185.9-185.26" */
  wire \CPU.EQ_LUT4_C_1_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:186.9-186.26" */
  wire \CPU.EQ_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:185.9-186.26" */
  wire \CPU.EQ_LUT4_C_Z_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:187.9-187.26" */
  wire \CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:185.9-187.26" */
  /* unused_bits = "0" */
  wire \CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:186.23-186.26" */
  /* unused_bits = "0" */
  wire \CPU.EQ_LUT4_D_Z ;
  /* hdlname = "CPU Iimm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:72.14-72.18" */
  wire [31:0] \CPU.Iimm ;
  /* hdlname = "CPU Jimm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:76.14-76.18" */
  wire [31:0] \CPU.Jimm ;
  /* hdlname = "CPU LOAD_byte" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:263.16-263.25" */
  wire [7:0] \CPU.LOAD_byte ;
  /* hdlname = "CPU LOAD_data" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:255.16-255.25" */
  wire [31:0] \CPU.LOAD_data ;
  /* hdlname = "CPU LOAD_halfword" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:260.16-260.29" */
  wire [15:0] \CPU.LOAD_halfword ;
  /* hdlname = "CPU LOAD_sign" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:252.9-252.18" */
  wire \CPU.LOAD_sign ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:253.16-253.65" */
  wire \CPU.LOAD_sign_LUT4_Z_D ;
  /* hdlname = "CPU LT" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:132.16-132.18" */
  /* unused_bits = "0" */
  wire \CPU.LT ;
  /* hdlname = "CPU LTU" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:133.16-133.19" */
  wire \CPU.LTU ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:274.23-274.25" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32" */
  wire [32:0] \CPU.LTU_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.LTU_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.LTU_LUT4_Z_B_LUT4_Z_C ;
  /* hdlname = "CPU PC" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:196.26-196.28" */
  wire [23:0] \CPU.PC ;
  wire \CPU.PC_TRELLIS_FF_Q_10_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_11_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_12_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_13_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_14_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_15_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_16_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_17_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_18_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_19_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_1_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_20_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_21_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_22_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_23_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_2_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_3_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_4_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_5_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_6_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_7_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_8_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_9_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_LSR ;
  /* hdlname = "CPU PCplus4" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:200.26-200.33" */
  /* unused_bits = "2" */
  wire [23:0] \CPU.PCplus4 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.PCplus4_LUT4_Z_12_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.PCplus4_LUT4_Z_15_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.PCplus4_LUT4_Z_18_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.PCplus4_LUT4_Z_5_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:274.23-274.25" */
  /* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21" */
  wire [22:0] \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.PCplus4_LUT4_Z_9_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z ;
  /* hdlname = "CPU PCplusImm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:205.26-205.35" */
  wire [23:0] \CPU.PCplusImm ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.PCplusImm_LUT4_Z_12_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.PCplusImm_LUT4_Z_13_C ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:266.22-266.23" */
  wire [22:0] \CPU.PCplusImm_LUT4_Z_15_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_A_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire [23:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" */
  wire [23:0] \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.PCplusImm_LUT4_Z_3_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.PCplusImm_LUT4_Z_5_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.PCplusImm_LUT4_Z_7_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.PCplusImm_LUT4_Z_B ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:206.10-207.41" */
  /* unused_bits = "1 2 5 6 7 8 9 10" */
  wire [23:0] \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_4_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_5_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_6_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_6_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PCplusImm_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PCplusImm_PFUMX_Z_BLUT ;
  /* hdlname = "CPU STORE_wmask" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:281.15-281.26" */
  wire [3:0] \CPU.STORE_wmask ;
  /* hdlname = "CPU Simm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:74.14-74.18" */
  wire [31:0] \CPU.Simm ;
  /* hdlname = "CPU Uimm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:71.14-71.18" */
  wire [31:0] \CPU.Uimm ;
  /* hdlname = "CPU aluBusy" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:123.9-123.16" */
  /* unused_bits = "0" */
  wire \CPU.aluBusy ;
  /* hdlname = "CPU aluIn1" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:113.16-113.22" */
  wire [31:0] \CPU.aluIn1 ;
  /* hdlname = "CPU aluIn2" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:118.16-118.22" */
  wire [31:0] \CPU.aluIn2 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluIn2_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluIn2_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:268.22-268.23" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [32:0] \CPU.aluIn2_LUT4_D_Z ;
  /* hdlname = "CPU aluMinus" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.16-131.24" */
  wire [32:0] \CPU.aluMinus ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluMinus_L6MUX21_Z_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluMinus_L6MUX21_Z_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluMinus_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluMinus_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.23-270.24" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [32:0] \CPU.aluMinus_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:131.27-131.58" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32" */
  wire [32:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluMinus_LUT4_Z_16_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_22_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_25_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:188.9-188.26" */
  /* unused_bits = "0" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluMinus_LUT4_Z_26_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluMinus_LUT4_Z_7_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:146.7-146.77" */
  wire [31:0] \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluMinus_LUT4_Z_9_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.22-143.69" */
  /* unused_bits = "11 13 14 17 18 22 27 29 30" */
  wire [31:0] \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluMinus_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluMinus_PFUMX_Z_BLUT ;
  /* hdlname = "CPU aluOut" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:142.16-142.22" */
  /* unused_bits = "0 12 15 16 20 22 23 25 26 29 30 31" */
  wire [31:0] \CPU.aluOut ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluOut_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluOut_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluOut_L6MUX21_Z_SD ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_10_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_10_C_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_10_C_PFUMX_C0_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_11_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_11_C_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_ALUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:226.7-229.49" */
  /* unused_bits = "0 5 8 10 11 12 13 14 15 16 17 20 21 22 23 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_13_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_13_D_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_13_D_PFUMX_C0_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_14_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_16_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_16_D_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_16_D_PFUMX_C0_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_29_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_4_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_5_C ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:226.7-228.49" */
  /* unused_bits = "0 6 8 9 12 15 18 19 20 22 23 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:228.8-228.48" */
  /* unused_bits = "0 4 7 10 13 14 15 16 17 18 19 21 22 23 24 25 26 27 28 29" */
  wire [31:0] \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:226.8-226.48" */
  wire [31:0] \CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_6_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_7_C ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:149.7-149.77" */
  wire [31:0] \CPU.aluOut_LUT4_Z_8_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_LUT4_Z_9_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_LUT4_Z_9_D_LUT4_A_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.6-148.78" */
  /* unused_bits = "7 24 26 27 28 29 30 31" */
  wire [31:0] \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:147.22-147.37" */
  wire [31:0] \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluOut_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluOut_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluOut_PFUMX_Z_C0 ;
  /* hdlname = "CPU aluPlus" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:127.16-127.23" */
  /* unused_bits = "31" */
  wire [31:0] \CPU.aluPlus ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_L6MUX21_Z_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_L6MUX21_Z_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluPlus_LUT4_Z_10_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_12_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_12_B_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_13_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_17_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluPlus_LUT4_Z_19_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_1_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.6-144.78" */
  /* unused_bits = "0 1 2 19 21 24" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:144.7-144.77" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_C ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.7-143.77" */
  /* unused_bits = "1 2 19 21 24" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:145.7-145.77" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.6-145.78" */
  /* unused_bits = "1 2 19 21 24" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.6-146.78" */
  /* unused_bits = "26 28 29 30 31" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:143.6-147.78" */
  /* unused_bits = "20 23 25 27" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_20_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_20_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:286.27-286.69|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:214.23-214.24" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_21_C ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.23-270.24" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_21_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_22_C ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:274.23-274.25" */
  /* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_22_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:148.7-148.77" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z_L6MUX21_D0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:147.7-147.77" */
  wire [31:0] \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluPlus_LUT4_Z_3_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluPlus_LUT4_Z_4_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.aluPlus_LUT4_Z_5_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_PFUMX_Z_4_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_PFUMX_Z_5_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluPlus_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluPlus_PFUMX_Z_BLUT ;
  /* hdlname = "CPU aluReg" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:120.16-120.22" */
  wire [31:0] \CPU.aluReg ;
  /* hdlname = "CPU aluShamt" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:121.16-121.24" */
  wire [4:0] \CPU.aluShamt ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire [4:0] \CPU.aluShamt_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  /* unused_bits = "0 4" */
  wire [5:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:175.13-176.44" */
  wire [31:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:176.7-176.29" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_C ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire [31:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z ;
  /* hdlname = "CPU aluWr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:124.9-124.14" */
  wire \CPU.aluWr ;
  wire \CPU.aluWr_LUT4_C_Z ;
  /* hdlname = "CPU clk" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:38.12-38.15" */
  wire \CPU.clk ;
  /* hdlname = "CPU cycles" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:378.16-378.22" */
  wire [31:0] \CPU.cycles ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.23-270.24" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_31_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "CPU funct3Is" */
  /* keep = 32'd1 */
  /* onehot = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:68.13-68.21" */
  wire [7:0] \CPU.funct3Is ;
  /* hdlname = "CPU funct3IsShift" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:151.9-151.22" */
  wire \CPU.funct3IsShift ;
  /* hdlname = "CPU instr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:197.16-197.21" */
  wire [31:2] \CPU.instr ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:253.2-253.12" */
  /* unused_bits = "0" */
  wire \CPU.instr_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:0.0-0.0" */
  /* unused_bits = "0 1 2 3 4" */
  wire [4:0] \CPU.instr_TRELLIS_FF_DI_Q ;
  /* hdlname = "CPU isALU" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:91.9-91.14" */
  wire \CPU.isALU ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C ;
  /* hdlname = "CPU isALUimm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:81.9-81.17" */
  /* unused_bits = "0" */
  wire \CPU.isALUimm ;
  /* hdlname = "CPU isALUreg" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:83.9-83.17" */
  /* unused_bits = "0" */
  wire \CPU.isALUreg ;
  /* hdlname = "CPU isAUIPC" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:88.9-88.16" */
  wire \CPU.isAUIPC ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:229.8-229.48" */
  wire [31:0] \CPU.isAUIPC_LUT4_C_Z ;
  /* hdlname = "CPU isBranch" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:89.9-89.17" */
  wire \CPU.isBranch ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.isBranch_LUT4_D_A ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* hdlname = "CPU isJAL" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:85.9-85.14" */
  wire \CPU.isJAL ;
  /* hdlname = "CPU isJALR" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:86.9-86.15" */
  wire \CPU.isJALR ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.isJALR_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.isJALR_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.isJAL_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:118.25-118.44" */
  wire \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29" */
  wire [29:0] \CPU.isJAL_LUT4_C_Z ;
  /* hdlname = "CPU isLUI" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:87.9-87.14" */
  wire \CPU.isLUI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.isLUI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.isLUI_LUT4_Z_C_LUT4_C_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:227.8-227.48" */
  wire [31:0] \CPU.isLUI_LUT4_Z_C_LUT4_C_Z ;
  /* hdlname = "CPU isLoad" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:80.9-80.15" */
  wire \CPU.isLoad ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:231.8-231.48" */
  wire [31:0] \CPU.isLoad_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:331.22-331.38" */
  wire \CPU.isLoad_LUT4_Z_D ;
  /* hdlname = "CPU isSYSTEM" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:84.9-84.17" */
  wire \CPU.isSYSTEM ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:226.7-227.49" */
  wire [31:0] \CPU.isSYSTEM_LUT4_C_29_Z ;
  /* hdlname = "CPU isStore" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:82.9-82.16" */
  wire \CPU.isStore ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:313.23-313.41" */
  wire \CPU.isStore_LUT4_Z_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:313.21-313.43" */
  /* unused_bits = "0" */
  wire \CPU.isStore_LUT4_Z_D_LUT4_D_Z ;
  /* hdlname = "CPU jumpToPCplusImm" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:325.9-325.24" */
  wire \CPU.jumpToPCplusImm ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:355.18-356.25" */
  /* unused_bits = "6 7 8 11 12 13 19" */
  wire [23:0] \CPU.jumpToPCplusImm_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.jumpToPCplusImm_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.jumpToPCplusImm_PFUMX_Z_BLUT ;
  /* hdlname = "CPU loadstore_addr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:211.26-211.40" */
  /* unused_bits = "20" */
  wire [23:0] \CPU.loadstore_addr ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.loadstore_addr_L6MUX21_Z_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.loadstore_addr_L6MUX21_Z_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.loadstore_addr_L6MUX21_Z_2_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.loadstore_addr_L6MUX21_Z_2_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:284.14-284.51" */
  /* unused_bits = "2" */
  wire [3:0] \CPU.loadstore_addr_LUT4_D_1_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:288.15-288.52" */
  /* unused_bits = "0 1" */
  wire [3:0] \CPU.loadstore_addr_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.loadstore_addr_LUT4_Z_11_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.loadstore_addr_LUT4_Z_12_B ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:268.22-268.23" */
  wire [23:0] \CPU.loadstore_addr_LUT4_Z_12_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.loadstore_addr_LUT4_Z_14_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.loadstore_addr_LUT4_Z_15_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.loadstore_addr_LUT4_Z_3_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.loadstore_addr_LUT4_Z_4_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.loadstore_addr_LUT4_Z_5_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.loadstore_addr_LUT4_Z_6_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.loadstore_addr_LUT4_Z_7_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.loadstore_addr_LUT4_Z_8_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.loadstore_addr_LUT4_Z_9_C ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:283.15-285.52" */
  wire [3:0] \CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.loadstore_addr_LUT4_Z_9_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.loadstore_addr_LUT4_Z_A ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.loadstore_addr_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.loadstore_addr_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.loadstore_addr_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.loadstore_addr_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.loadstore_addr_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.loadstore_addr_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.loadstore_addr_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.loadstore_addr_PFUMX_Z_BLUT ;
  /* hdlname = "CPU mem_addr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:40.18-40.26" */
  wire [31:0] \CPU.mem_addr ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_addr_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_addr_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_addr_PFUMX_Z_BLUT ;
  /* hdlname = "CPU mem_byteAccess" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:246.9-246.23" */
  wire \CPU.mem_byteAccess ;
  /* hdlname = "CPU mem_halfwordAccess" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:247.9-247.27" */
  wire \CPU.mem_halfwordAccess ;
  /* hdlname = "CPU mem_rbusy" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:45.12-45.21" */
  wire \CPU.mem_rbusy ;
  /* hdlname = "CPU mem_rdata" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:43.18-43.27" */
  wire [31:0] \CPU.mem_rdata ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:287.8-289.22" */
  wire [3:0] \CPU.mem_rdata_LUT4_B_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:257.6-258.36" */
  wire [31:0] \CPU.mem_rdata_LUT4_B_Z ;
  /* hdlname = "CPU mem_rstrb" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:44.13-44.22" */
  wire \CPU.mem_rstrb ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:59.12-59.20" */
  wire \CPU.mem_rstrb_LUT4_C_Z ;
  wire \CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:317.23-317.50" */
  wire \CPU.mem_rstrb_LUT4_Z_C ;
  /* hdlname = "CPU mem_wbusy" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:46.12-46.21" */
  wire \CPU.mem_wbusy ;
  /* hdlname = "CPU mem_wdata" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:41.18-41.27" */
  /* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.mem_wdata ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:272.9-272.51" */
  wire [7:0] \CPU.mem_wdata_LUT4_Z_9_B ;
  /* hdlname = "CPU mem_wmask" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:42.18-42.27" */
  /* unused_bits = "0 1 2 3" */
  wire [3:0] \CPU.mem_wmask ;
  /* hdlname = "CPU needToWait" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:331.9-331.19" */
  /* unused_bits = "0" */
  wire \CPU.needToWait ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:342.7-368.14|cores/cpu/femtorv32_quark.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:571.28-571.29" */
  /* unused_bits = "0 3 7 8 10" */
  wire [11:0] \CPU.needToWait_LUT4_Z_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:361.15-361.36" */
  wire \CPU.needToWait_LUT4_Z_D_LUT4_A_C ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:331.41-331.62" */
  wire \CPU.needToWait_LUT4_Z_D_LUT4_Z_C ;
  /* hdlname = "CPU predicate" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:184.9-184.18" */
  wire \CPU.predicate ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:325.36-325.56" */
  /* unused_bits = "0" */
  wire \CPU.predicate_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:185.9-189.27" */
  wire \CPU.predicate_LUT4_Z_C ;
  /* hdlname = "CPU rdId" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:63.13-63.17" */
  wire [4:0] \CPU.rdId ;
  wire [31:0] \CPU.registerFile[0] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_15_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_20_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_20_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_22_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_22_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_25_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_25_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_31_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_31_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_33_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_A_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[0]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_8_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_B_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_B_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_20_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_B_21_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_23_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[0]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[0]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[10] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_10_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_15_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_16_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_17_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_18_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_18_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_19_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_1_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_21_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_21_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_22_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_23_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_25_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_25_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_26_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[10]_LUT4_A_27_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_29_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_2_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_31_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_31_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_33_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_35_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_35_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[10]_LUT4_A_36_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_3_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_40_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_40_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_41_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_41_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_42_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_42_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_43_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_43_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_44_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_44_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_45_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_45_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[10]_LUT4_A_48_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_4_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_54_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_54_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_55_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_55_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[10]_LUT4_A_56_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_57_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_57_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_58_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_58_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_59_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_59_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_60_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_60_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_6_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_7_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_9_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[10]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[10]_LUT4_A_Z_PFUMX_Z_BLUT ;
  wire [31:0] \CPU.registerFile[11] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[11]_LUT4_A_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[11]_LUT4_A_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_20_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_28_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_34_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_39_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_46_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_49_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_50_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_52_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[11]_LUT4_A_53_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[11]_LUT4_A_8_Z ;
  wire [31:0] \CPU.registerFile[12] ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[12]_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[12]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[12]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[13] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[13]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[13]_LUT4_A_2_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[13]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[13]_LUT4_A_Z_PFUMX_Z_BLUT ;
  wire [31:0] \CPU.registerFile[14] ;
  wire [31:0] \CPU.registerFile[15] ;
  wire [31:0] \CPU.registerFile[16] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_24_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_A_24_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[16]_LUT4_A_26_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_28_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_A_28_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_A_29_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[16]_LUT4_A_30_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[16]_LUT4_A_33_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[16]_LUT4_A_42_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[16]_LUT4_B_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_10_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[16]_LUT4_B_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_11_Z_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[16]_LUT4_B_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_17_Z_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[16]_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_3_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[16]_LUT4_B_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_5_Z_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[16]_LUT4_B_9_Z ;
  wire [31:0] \CPU.registerFile[17] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[17]_LUT4_A_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[17]_LUT4_B_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[17]_LUT4_B_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[17]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[17]_LUT4_B_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[17]_LUT4_B_17_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_18_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[17]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[17]_LUT4_B_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[17]_LUT4_B_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[17]_LUT4_B_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_8_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[17]_LUT4_B_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[17]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[18] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[18]_LUT4_A_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[18]_LUT4_A_10_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[18]_LUT4_A_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[18]_LUT4_A_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[18]_LUT4_A_17_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[18]_LUT4_A_20_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[18]_LUT4_A_20_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[18]_LUT4_A_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[18]_LUT4_A_23_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[18]_LUT4_A_26_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[18]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[18]_LUT4_A_2_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[18]_LUT4_A_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[18]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[18]_LUT4_A_8_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[18]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[18]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[18]_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[18]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[18]_LUT4_B_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[18]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[18]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[19] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_14_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_18_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_19_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_21_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_22_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_24_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_25_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[19]_LUT4_A_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[19]_LUT4_A_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_A_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[19]_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[19]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[1] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[1]_LUT4_A_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_A_26_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_30_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_34_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_38_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_A_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_10_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_12_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_14_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_17_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_18_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_18_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_19_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[1]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_20_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_21_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_22_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_3_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_5_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[1]_LUT4_B_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[1]_LUT4_B_8_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[1]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[20] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[20]_LUT4_A_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_11_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[20]_LUT4_A_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_13_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_14_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_18_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_20_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_21_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_24_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_25_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_27_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[20]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_2_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_30_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[20]_LUT4_A_31_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_31_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_32_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_34_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[20]_LUT4_A_35_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_35_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_36_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[20]_LUT4_A_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_4_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[20]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[20]_LUT4_A_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[20]_LUT4_A_Z_LUT4_C_Z ;
  wire [31:0] \CPU.registerFile[21] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[21]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[21]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_Z ;
  wire [31:0] \CPU.registerFile[22] ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[22]_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[22]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[22]_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[22]_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[22]_LUT4_B_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[22]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[23] ;
  wire [31:0] \CPU.registerFile[24] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_12_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_12_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_15_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_2_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_35_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_35_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_40_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_40_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_45_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_45_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_A_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_A_4_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_11_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_15_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_2_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_4_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[24]_LUT4_B_8_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[24]_LUT4_B_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z ;
  wire [31:0] \CPU.registerFile[25] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[25]_LUT4_A_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_11_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_13_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_14_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_14_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_16_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_17_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[25]_LUT4_A_18_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_19_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_1_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_21_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_21_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_22_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_23_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_24_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_24_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_26_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_27_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_27_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_28_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_28_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_29_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_30_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_30_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_31_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_31_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_32_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_32_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_33_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_34_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_34_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[25]_LUT4_A_36_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_37_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_37_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[25]_LUT4_A_39_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_3_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_41_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_41_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_42_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_42_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_43_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_43_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_44_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_44_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_46_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_46_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_6_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_7_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_8_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_9_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[25]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_8_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[25]_LUT4_B_9_Z ;
  wire [31:0] \CPU.registerFile[26] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[26]_LUT4_A_19_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[26]_LUT4_A_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[26]_LUT4_A_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_17_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_18_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_19_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_20_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_21_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_22_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_23_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_24_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_25_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_26_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_27_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_28_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_29_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_30_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_31_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_32_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_33_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_34_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_35_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_36_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_37_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_38_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_8_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[26]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[27] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[27]_LUT4_A_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[27]_LUT4_A_10_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[27]_LUT4_A_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[27]_LUT4_A_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[27]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[27]_LUT4_A_Z ;
  wire [31:0] \CPU.registerFile[28] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[28]_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[28]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[28]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[28]_LUT4_A_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[28]_LUT4_A_Z_LUT4_C_Z ;
  wire [31:0] \CPU.registerFile[29] ;
  wire [31:0] \CPU.registerFile[2] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_18_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_20_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[2]_LUT4_A_21_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_21_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_24_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[2]_LUT4_A_25_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_25_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_28_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_30_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_34_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_35_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_37_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_39_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[2]_LUT4_A_40_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_40_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_42_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_43_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_44_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_47_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[2]_LUT4_A_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_5_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[2]_LUT4_A_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_9_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[2]_LUT4_A_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[2]_LUT4_A_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_B_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[2]_LUT4_B_6_Z ;
  wire [31:0] \CPU.registerFile[30] ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_12_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_14_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_18_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_20_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_21_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_24_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_25_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_27_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_28_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_30_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_31_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_32_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_34_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_35_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_36_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_37_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_38_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[30]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[31] ;
  wire [31:0] \CPU.registerFile[3] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_15_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_17_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[3]_LUT4_A_27_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_29_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[3]_LUT4_A_31_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[3]_LUT4_A_32_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_33_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_36_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_36_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_38_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_41_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_45_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_A_45_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_46_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[3]_LUT4_A_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_7_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_8_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  wire [31:0] \CPU.registerFile[4] ;
  wire [31:0] \CPU.registerFile[5] ;
  wire [31:0] \CPU.registerFile[6] ;
  wire [31:0] \CPU.registerFile[7] ;
  wire [31:0] \CPU.registerFile[8] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[8]_LUT4_A_12_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[8]_LUT4_A_12_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[8]_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[8]_LUT4_A_1_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[8]_LUT4_A_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[8]_LUT4_A_2_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[8]_LUT4_A_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[8]_LUT4_A_6_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[8]_LUT4_A_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[8]_LUT4_A_8_Z_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_A_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_10_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_11_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_13_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_14_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_15_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_17_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_18_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_19_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_20_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_21_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_22_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_23_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_24_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_25_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_26_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_27_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_28_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_29_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_30_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_31_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_32_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_33_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_34_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_35_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_36_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_37_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_38_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_39_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_3_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_40_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_41_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_42_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_43_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_44_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_45_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_46_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_47_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_48_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_49_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_4_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_5_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[8]_LUT4_B_7_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_8_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[8]_LUT4_B_Z ;
  wire [31:0] \CPU.registerFile[9] ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[9]_LUT4_A_12_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[9]_LUT4_A_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[9]_LUT4_A_16_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[9]_LUT4_A_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[9]_LUT4_A_4_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[9]_LUT4_A_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[9]_LUT4_A_6_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[9]_LUT4_A_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile[9]_LUT4_A_9_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.registerFile[9]_LUT4_A_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.registerFile[9]_LUT4_A_Z_LUT4_C_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_A_Z_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_10_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_11_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_12_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_13_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_14_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_15_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_16_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_17_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_18_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_19_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_20_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_21_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_22_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_23_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_24_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_25_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_26_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_27_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_28_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_29_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_30_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_31_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_32_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_33_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_34_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_35_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_36_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_37_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_38_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_39_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_40_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_41_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_42_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_43_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_44_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_45_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_46_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.registerFile[9]_LUT4_B_Z ;
  /* hdlname = "CPU reset" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:48.12-48.17" */
  wire \CPU.reset ;
  /* hdlname = "CPU rs1" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:97.15-97.18" */
  wire [31:0] \CPU.rs1 ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:346.22-346.34" */
  wire [31:0] \CPU.rs1_TRELLIS_FF_Q_DI ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* hdlname = "CPU rs2" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:98.15-98.18" */
  wire [31:0] \CPU.rs2 ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:347.22-347.34" */
  wire [31:0] \CPU.rs2_TRELLIS_FF_Q_DI ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_B ;
  /* hdlname = "CPU state" */
  /* keep = 32'd1 */
  /* onehot = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:307.24-307.29" */
  wire [3:0] \CPU.state ;
  wire \CPU.state_TRELLIS_FF_Q_1_LSR ;
  wire \CPU.state_TRELLIS_FF_Q_2_LSR ;
  wire \CPU.state_TRELLIS_FF_Q_3_LSR ;
  wire \CPU.state_TRELLIS_FF_Q_CE ;
  wire \CPU.state_TRELLIS_FF_Q_LSR ;
  /* hdlname = "CPU writeBack" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:313.9-313.18" */
  wire \CPU.writeBack ;
  /* hdlname = "CPU writeBackData" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:225.16-225.29" */
  wire [31:0] \CPU.writeBackData ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_2_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_3_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:226.7-230.49" */
  /* unused_bits = "0 2 3 4 5 6 7 8 9 10 11 12 14 15 16 17 18 19 20 21 22 23 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:230.8-230.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.writeBackData_L6MUX21_Z_4_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_5_SD ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:230.8-230.48" */
  wire [31:0] \CPU.writeBackData_LUT4_Z_9_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_1_C0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_3_C0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_BLUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:0.0-0.0" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.writeBackData_TRELLIS_FF_DI_Q ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:104.12-104.21" */
  wire \CPU.writeBack_LUT4_C_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D ;
  wire \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7" */
  wire [31:0] \CPU.writeBack_LUT4_C_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:0.0-0.0" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.writeBack_LUT4_C_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_A_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_B_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_C_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:314.15-314.62" */
  wire \CPU.writeBack_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:342.7-368.14|cores/cpu/femtorv32_quark.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  wire [3:0] \CPU.writeBack_LUT4_Z_D_LUT4_B_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7" */
  /* unused_bits = "0 1 3" */
  wire [3:0] \CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:8.23-8.27" */
  output LEDS;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:34.16-34.25" */
  wire [31:0] RAM_rdata;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:9.16-9.19" */
  input RXD;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:10.17-10.20" */
  output TXD;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:77.16-77.28" */
  wire [31:0] bin2bcd_dout;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:2.16-2.19" */
  input clk;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:126.12-126.14" */
  wire [6:0] cs;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] cs_LUT4_Z_C;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire cs_LUT4_Z_C_PFUMX_Z_ALUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire cs_LUT4_Z_C_PFUMX_Z_BLUT;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] cs_LUT4_Z_C_PFUMX_Z_C0;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:127.3-138.6" */
  wire [6:0] cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_ALUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_BLUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_2_BLUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_ALUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_BLUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_ALUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_BLUT;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:76.16-76.24" */
  wire [31:0] div_dout;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:78.16-78.26" */
  wire [31:0] dpram_dout;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:74.16-74.25" */
  wire [31:0] gpio_dout;
  /* hdlname = "mapped_spi_flash CLK" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:13.23-13.26" */
  wire \mapped_spi_flash.CLK ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:53.25-53.29" */
  /* unused_bits = "0" */
  wire \mapped_spi_flash.CLK_LUT4_D_Z ;
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:58.13-58.37" */
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:50.11-50.33" */
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4" */
  /* unused_bits = "0 1 2" */
  wire [5:0] \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4" */
  /* unused_bits = "0" */
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:53.25-53.37" */
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_DI ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4" */
  /* unused_bits = "0" */
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_DI_LUT4_C_Z ;
  wire \mapped_spi_flash.CLK_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mapped_spi_flash CS_N" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:14.24-14.28" */
  wire \mapped_spi_flash.CS_N ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  /* unused_bits = "0" */
  wire \mapped_spi_flash.CS_N_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:53.32-53.37" */
  /* unused_bits = "0" */
  wire \mapped_spi_flash.CS_N_LUT4_D_Z ;
  wire \mapped_spi_flash.CS_N_TRELLIS_FF_Q_CE ;
  wire \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI ;
  /* hdlname = "mapped_spi_flash MISO" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:16.24-16.28" */
  wire \mapped_spi_flash.MISO ;
  /* hdlname = "mapped_spi_flash MOSI" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:15.24-15.28" */
  wire \mapped_spi_flash.MOSI ;
  /* hdlname = "mapped_spi_flash clk" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:4.24-4.27" */
  wire \mapped_spi_flash.clk ;
  /* hdlname = "mapped_spi_flash clk_div" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:31.6-31.13" */
  wire \mapped_spi_flash.clk_div ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.clk_div_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.clk_div_LUT4_D_Z ;
  wire \mapped_spi_flash.clk_div_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mapped_spi_flash cmd_addr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:36.15-36.23" */
  wire [31:0] \mapped_spi_flash.cmd_addr ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI ;
  /* hdlname = "mapped_spi_flash div_counter" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:40.15-40.26" */
  wire [5:0] \mapped_spi_flash.div_counter ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:50.11-50.33|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:279.21-279.23" */
  /* unused_bits = "1 2 3 4 5" */
  wire [5:0] \mapped_spi_flash.div_counter_TRELLIS_FF_Q_5_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:57.26-57.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  /* unused_bits = "6" */
  wire [6:0] \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:57.26-57.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:274.23-274.25" */
  /* unused_bits = "1 2 3 4 5" */
  wire [6:0] \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_Z ;
  /* hdlname = "mapped_spi_flash rbusy" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:10.23-10.28" */
  wire \mapped_spi_flash.rbusy ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:345.15-345.25" */
  /* unused_bits = "0" */
  wire \mapped_spi_flash.rbusy_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mapped_spi_flash.rbusy_TRELLIS_FF_Q_CE ;
  wire \mapped_spi_flash.rbusy_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mapped_spi_flash rcv_bitcount" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:37.15-37.27" */
  wire [5:0] \mapped_spi_flash.rcv_bitcount ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ;
  /* hdlname = "mapped_spi_flash rcv_data" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:38.15-38.23" */
  wire [31:0] \mapped_spi_flash.rcv_data ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9_LSR ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mapped_spi_flash rdata" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:9.24-9.29" */
  wire [31:0] \mapped_spi_flash.rdata ;
  /* hdlname = "mapped_spi_flash reset" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:5.24-5.29" */
  wire \mapped_spi_flash.reset ;
  /* hdlname = "mapped_spi_flash rstrb" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:6.24-6.29" */
  wire \mapped_spi_flash.rstrb ;
  /* hdlname = "mapped_spi_flash snd_bitcount" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:35.15-35.27" */
  wire [5:0] \mapped_spi_flash.snd_bitcount ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:73.5-129.12|cores/spi_flash/MappedSPIFlash_V3.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  /* unused_bits = "0 1 2 3 4 5" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:104.29-104.48|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  /* unused_bits = "0" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C ;
  /* onehot = 32'd1 */
  wire [3:0] \mapped_spi_flash.state ;
  wire \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  wire [2:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z ;
  /* hdlname = "mapped_spi_flash state" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:30.12-30.17" */
  /* unused_bits = "0 1" */
  wire [2:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_TRELLIS_FF_DI_Q ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:119.31-119.50|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  /* unused_bits = "0" */
  wire [5:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:73.5-129.12|cores/spi_flash/MappedSPIFlash_V3.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  wire [5:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  /* unused_bits = "0 1 2 3 4 5" */
  wire [5:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z ;
  wire \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D ;
  wire \mapped_spi_flash.state_TRELLIS_FF_Q_3_DI ;
  /* hdlname = "mapped_spi_flash word_address" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:7.24-7.36" */
  wire [19:0] \mapped_spi_flash.word_address ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:18.9-18.31" */
  wire mapped_spi_flash_rbusy;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:53.16-53.38" */
  wire [31:0] mapped_spi_flash_rdata;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:12.16-12.24" */
  wire [31:0] mem_addr;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:13.16-13.25" */
  wire [31:0] mem_rdata;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:14.9-14.18" */
  wire mem_rstrb;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:15.16-15.25" */
  /* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] mem_wdata;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:16.16-16.25" */
  /* unused_bits = "0 1 2 3" */
  wire [3:0] mem_wmask;
  /* hdlname = "mult1 A" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:14.12-14.13" */
  wire [15:0] \mult1.A ;
  wire \mult1.A_TRELLIS_FF_Q_10_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_11_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_12_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_13_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_14_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_15_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_3_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_4_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_5_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_6_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_7_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_8_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 B" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:15.12-15.13" */
  wire [15:0] \mult1.B ;
  wire \mult1.B_TRELLIS_FF_Q_10_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_11_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_12_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_13_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_14_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_15_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_3_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_4_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_5_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_6_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_7_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_8_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 addr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:7.16-7.20" */
  wire [4:0] \mult1.addr ;
  /* hdlname = "mult1 clk" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:3.9-3.12" */
  wire \mult1.clk ;
  /* hdlname = "mult1 cs" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:6.9-6.11" */
  wire \mult1.cs ;
  /* hdlname = "mult1 d_in" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:5.16-5.20" */
  wire [15:0] \mult1.d_in ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" */
  wire [15:0] \mult1.d_in_LUT4_C_Z ;
  /* hdlname = "mult1 d_out" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:10.20-10.25" */
  wire [31:0] \mult1.d_out ;
  wire \mult1.d_out_TRELLIS_FF_Q_10_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_11_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_12_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_13_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_14_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_15_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_16_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_17_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_18_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_19_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_20_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_21_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_22_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_23_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_24_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_25_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_26_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_27_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_28_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_29_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_30_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_31_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_3_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_4_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_5_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_6_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_7_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_8_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.d_out_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 done" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:18.6-18.10" */
  wire \mult1.done ;
  /* hdlname = "mult1 init" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:16.5-16.9" */
  wire \mult1.init ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.init_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.init_LUT4_B_1_Z_PFUMX_BLUT_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.init_LUT4_B_1_Z_PFUMX_BLUT_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.init_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:274.23-274.25" */
  /* unused_bits = "0 1 2 3" */
  wire [3:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0" */
  wire [2:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z ;
  wire \mult1.init_TRELLIS_FF_Q_CE ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:46.9-46.17" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C ;
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ;
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ;
  wire \mult1.init_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 A" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:21.12-21.13|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.A ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0" */
  wire [15:0] \mult1.mult1.A_TRELLIS_FF_Q_9_DI ;
  wire \mult1.mult1.A_TRELLIS_FF_Q_CE ;
  wire \mult1.mult1.A_TRELLIS_FF_Q_LSR ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C ;
  /* hdlname = "mult1 mult1 B" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:22.12-22.13|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.B ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "15" */
  wire [15:0] \mult1.mult1.B_TRELLIS_FF_Q_9_DI ;
  /* hdlname = "mult1 mult1 clk" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:3.21-3.24|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.clk ;
  /* hdlname = "mult1 mult1 count" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:30.12-30.17|cores/mult/perip_mult.v:70.6-78.3" */
  wire [4:0] \mult1.mult1.count ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.23-270.24" */
  wire [5:0] \mult1.mult1.count_TRELLIS_FF_Q_4_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mult1.mult1.count_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:84.14-84.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:268.22-268.23" */
  wire [3:0] \mult1.mult1.count_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:274.23-274.25" */
  /* unused_bits = "1 2 3 4" */
  wire [5:0] \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z ;
  wire \mult1.mult1.count_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 done" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:6.21-6.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.done ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire [31:0] \mult1.mult1.done_LUT4_B_Z ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \mult1.mult1.done_LUT4_B_Z_LUT4_C_Z ;
  wire \mult1.mult1.done_TRELLIS_FF_Q_CE ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.done_TRELLIS_FF_Q_DI ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0 1 2 3 4" */
  wire [4:0] \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z ;
  wire \mult1.mult1.done_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 init" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:5.21-5.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.init ;
  /* hdlname = "mult1 mult1 op_A" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:9.21-9.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.op_A ;
  /* hdlname = "mult1 mult1 op_B" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:10.21-10.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.op_B ;
  /* hdlname = "mult1 mult1 reset" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:2.21-2.26|cores/mult/perip_mult.v:70.6-78.3" */
  /* unused_bits = "0" */
  wire \mult1.mult1.reset ;
  /* hdlname = "mult1 mult1 result" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:8.21-8.27|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] \mult1.mult1.result ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_10_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_11_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_12_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_13_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_14_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_15_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_16_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_17_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_18_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_19_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_20_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_21_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_22_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_23_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_24_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_25_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_26_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_27_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_28_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_29_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_30_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_31_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_3_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_4_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_5_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_6_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_7_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_8_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_CE ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 state" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:20.12-20.17|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] \mult1.mult1.state ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mult1.mult1.state_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.23-270.24" */
  /* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" */
  wire [31:0] \mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] \mult1.mult1.state_LUT4_B_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  /* unused_bits = "30 31" */
  wire [31:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_BLUT ;
  wire \mult1.mult1.state_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.mult1.state_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.mult1.state_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 rd" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:8.9-8.11" */
  wire \mult1.rd ;
  /* hdlname = "mult1 reset" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:4.9-4.14" */
  /* unused_bits = "0" */
  wire \mult1.reset ;
  /* hdlname = "mult1 result" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:17.13-17.19" */
  wire [31:0] \mult1.result ;
  /* hdlname = "mult1 s" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:13.11-13.12" */
  /* unused_bits = "0 1 2 3" */
  wire [4:0] \mult1.s ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:20.1-33.4" */
  wire [4:0] \mult1.s_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mult1.s_LUT4_Z_C_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.s_LUT4_Z_C_LUT4_Z_C ;
  /* hdlname = "mult1 wr" */
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:9.9-9.11" */
  wire \mult1.wr ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:75.16-75.25" */
  wire [31:0] mult_dout;
  /* hdlname = "per_uart addr" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:9.16-9.20" */
  wire [4:0] \per_uart.addr ;
  /* hdlname = "per_uart clk" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:5.11-5.14" */
  wire \per_uart.clk ;
  /* hdlname = "per_uart cs" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:8.11-8.13" */
  wire \per_uart.cs ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.cs_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.cs_LUT4_B_1_Z_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z_PFUMX_Z_BLUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.cs_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.cs_LUT4_B_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \per_uart.cs_LUT4_D_1_Z ;
  /* hdlname = "per_uart d_in" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:7.17-7.21" */
  /* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] \per_uart.d_in ;
  /* hdlname = "per_uart d_in_uart" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:20.11-20.20" */
  wire [7:0] \per_uart.d_in_uart ;
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:39.15-39.24" */
  wire \per_uart.d_in_uart_TRELLIS_FF_Q_CE ;
  /* hdlname = "per_uart d_out" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:12.22-12.27" */
  wire [31:0] \per_uart.d_out ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_1_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_1_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_2_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_2_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_3_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_3_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_4_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_4_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_5_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_5_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_6_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_6_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_7_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_7_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_8_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_8_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_9_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_9_Z_PFUMX_BLUT_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.d_out_LUT4_B_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_ALUT ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:140.3-151.6" */
  wire [31:0] \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:578.19-578.22" */
  wire [9:0] \per_uart.d_out_TRELLIS_FF_Q_7_DI ;
  /* hdlname = "per_uart ledout" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:15.16-15.22" */
  wire \per_uart.ledout ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \per_uart.ledout_TRELLIS_FF_Q_CE ;
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4" */
  wire \per_uart.ledout_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart rd" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:10.11-10.13" */
  wire \per_uart.rd ;
  /* hdlname = "per_uart rst" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:6.11-6.14" */
  /* unused_bits = "0" */
  wire \per_uart.rst ;
  /* hdlname = "per_uart rx_avail" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:25.6-25.14" */
  wire \per_uart.rx_avail ;
  /* hdlname = "per_uart rx_data" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:22.12-22.19" */
  wire [7:0] \per_uart.rx_data ;
  /* hdlname = "per_uart rx_error" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:24.6-24.14" */
  wire \per_uart.rx_error ;
  /* hdlname = "per_uart tx_busy" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:23.6-23.13" */
  wire \per_uart.tx_busy ;
  /* hdlname = "per_uart uart0 clk" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:10.21-10.24|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.clk ;
  /* hdlname = "per_uart uart0 enable16_counter" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:29.12-29.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [15:0] \per_uart.uart0.enable16_counter ;
  wire \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 reset" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:9.21-9.26|cores/uart/perip_uart.v:56.2-68.2" */
  /* unused_bits = "0" */
  wire \per_uart.uart0.reset ;
  /* hdlname = "per_uart uart0 rx_ack" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:18.21-18.27|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_ack ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.uart0.rx_ack_LUT4_B_D ;
  wire \per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.rx_ack_LUT4_D_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.rx_ack_LUT4_D_C ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_ack_LUT4_D_Z ;
  /* hdlname = "per_uart uart0 rx_avail" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:16.21-16.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_avail ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:583.28-583.35" */
  /* unused_bits = "7 17" */
  wire [19:0] \per_uart.uart0.rx_avail_LUT4_D_Z ;
  wire \per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_bitcount" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:63.11-63.22|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.rx_bitcount ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_busy" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:61.11-61.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_busy ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_busy_PFUMX_C0_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_busy_PFUMX_C0_BLUT ;
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_count16" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:62.11-62.21|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.rx_count16 ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_data" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:15.21-15.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.rx_data ;
  /* hdlname = "per_uart uart0 rx_error" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:17.21-17.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_error ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \per_uart.uart0.rx_error_LUT4_C_D ;
  wire \per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_error_PFUMX_C0_BLUT ;
  wire \per_uart.uart0.rx_error_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rxd_reg" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:64.11-64.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.rxd_reg ;
  wire \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ;
  /* hdlname = "per_uart uart0 tx_bitcount" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:118.11-118.22|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.tx_bitcount ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  /* hdlname = "per_uart uart0 tx_busy" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:21.21-21.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.tx_busy ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.tx_busy_LUT4_D_Z ;
  wire \per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 tx_count16" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:119.11-119.21|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.tx_count16 ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 tx_data" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:19.21-19.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.tx_data ;
  /* hdlname = "per_uart uart0 tx_wr" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:20.21-20.26|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.tx_wr ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_A_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.tx_wr_LUT4_A_D ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B ;
  /* hdlname = "per_uart uart0 txd_reg" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:120.11-120.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.txd_reg ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 uart_rxd" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:12.21-12.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd ;
  /* hdlname = "per_uart uart0 uart_rxd1" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:49.5-49.14|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd1 ;
  /* hdlname = "per_uart uart0 uart_rxd2" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:50.5-50.14|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.uart_rxd2_LUT4_B_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [15:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_D ;
  /* hdlname = "per_uart uart0 uart_txd" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:13.21-13.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_txd ;
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart_ctrl" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:21.11-21.20" */
  wire [7:0] \per_uart.uart_ctrl ;
  /* hdlname = "per_uart uart_rx" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:14.12-14.19" */
  wire \per_uart.uart_rx ;
  /* hdlname = "per_uart uart_tx" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:13.12-13.19" */
  wire \per_uart.uart_tx ;
  /* hdlname = "per_uart wr" */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:11.11-11.13" */
  wire \per_uart.wr ;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:36.10-36.12" */
  wire rd;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:3.16-3.22" */
  input resetn;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:7.18-7.25" */
  output spi_clk;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:6.18-6.26" */
  output spi_cs_n;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:5.18-5.26" */
  input spi_miso;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] spi_miso_LUT4_A_Z;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:4.18-4.26" */
  output spi_mosi;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] spi_mosi_LUT4_C_Z;
  /* force_downto = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] spi_mosi_TRELLIS_FF_Q_DI;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:73.16-73.25" */
  wire [31:0] uart_dout;
  /* keep = 32'd1 */
  /* src = "SOC_flash.v:35.10-35.12" */
  wire wr;
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.EQ_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.EQ ),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.EQ_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.EQ_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.EQ ),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.EQ_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.EQ_LUT4_C_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.EQ_LUT4_C_1_Z ),
    .D(\CPU.EQ_LUT4_C_Z ),
    .Z(\CPU.EQ_LUT4_C_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.EQ_LUT4_C_Z_LUT4_D_Z ),
    .D(\CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C_D ),
    .Z(\CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.EQ_LUT4_C_Z_LUT4_D_Z_LUT4_C_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.EQ_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.EQ ),
    .Z(\CPU.EQ_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.EQ_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [3]),
    .Z(\CPU.EQ )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [7]),
    .C(\CPU.LOAD_halfword [15]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [6]),
    .C(\CPU.LOAD_halfword [14]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [5]),
    .C(\CPU.LOAD_halfword [13]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [4]),
    .C(\CPU.LOAD_halfword [12]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [3]),
    .C(\CPU.LOAD_halfword [11]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [2]),
    .C(\CPU.LOAD_halfword [10]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [1]),
    .C(\CPU.LOAD_halfword [9]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_byte_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.LOAD_halfword [0]),
    .C(\CPU.LOAD_halfword [8]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.LOAD_byte [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [31]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [30]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [21]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [20]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [19]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [18]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [17]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [16]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [15]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [14]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_18  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [13]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [12]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [29]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [11]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_21  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [10]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [9]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_23  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [8]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_24  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [7]),
    .C(\CPU.mem_rdata_LUT4_B_Z [7]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_25  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [6]),
    .C(\CPU.mem_rdata_LUT4_B_Z [6]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_26  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [5]),
    .C(\CPU.mem_rdata_LUT4_B_Z [5]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_27  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [4]),
    .C(\CPU.mem_rdata_LUT4_B_Z [4]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_28  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [3]),
    .C(\CPU.mem_rdata_LUT4_B_Z [3]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_29  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [2]),
    .C(\CPU.mem_rdata_LUT4_B_Z [2]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [28]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_30  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [1]),
    .C(\CPU.mem_rdata_LUT4_B_Z [1]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_data_LUT4_Z_31  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [0]),
    .C(\CPU.mem_rdata_LUT4_B_Z [0]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [27]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [26]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [25]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [24]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [23]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.LOAD_data_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_B_Z [22]),
    .C(\CPU.LOAD_sign ),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_data [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[31]),
    .C(mem_rdata[15]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(mem_rdata[7]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_10  (
    .A(1'h0),
    .B(mem_rdata[26]),
    .C(mem_rdata[10]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_11  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(mem_rdata[2]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_12  (
    .A(1'h0),
    .B(mem_rdata[25]),
    .C(mem_rdata[9]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_13  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.mem_rdata [1]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_14  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(mem_rdata[8]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_15  (
    .A(1'h0),
    .B(mem_rdata[16]),
    .C(\CPU.mem_rdata [0]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_2  (
    .A(1'h0),
    .B(mem_rdata[30]),
    .C(mem_rdata[14]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_3  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(mem_rdata[6]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_4  (
    .A(1'h0),
    .B(mem_rdata[29]),
    .C(mem_rdata[13]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_5  (
    .A(1'h0),
    .B(mem_rdata[21]),
    .C(mem_rdata[5]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_6  (
    .A(1'h0),
    .B(mem_rdata[28]),
    .C(mem_rdata[12]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_7  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(mem_rdata[4]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_8  (
    .A(1'h0),
    .B(mem_rdata[27]),
    .C(mem_rdata[11]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_halfword_LUT4_Z_9  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(mem_rdata[3]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.LOAD_halfword [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.LOAD_sign_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.LOAD_sign_LUT4_Z_D ),
    .Z(\CPU.LOAD_sign )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.LOAD_sign_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LOAD_byte [7]),
    .C(\CPU.LOAD_halfword [15]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.LOAD_sign_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.LTU_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LTU ),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.isBranch_LUT4_D_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.LTU_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LTU ),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.isBranch_LUT4_D_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.LTU_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.LTU ),
    .Z(\CPU.LTU_LUT4_D_Z [32])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.LTU_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_Z_B [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .D(\CPU.LTU_LUT4_Z_B [2]),
    .Z(\CPU.LTU )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LTU_LUT4_Z_B_LUT4_Z_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [0]),
    .Z(\CPU.LTU_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0d00)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.LTU_LUT4_Z_B_LUT4_Z_C [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [2]),
    .C(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.LTU_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z  (
    .D0(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0 ),
    .D1(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [5]),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [4]),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [4]),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [3]),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3f03)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [4]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.aluIn2 [31]),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.LTU_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [4]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [3]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [1]),
    .Z(\CPU.LTU_LUT4_Z_B_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.LT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .Z(\CPU.LT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [23]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_LSR ),
    .Q(\CPU.PC [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_1  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [22]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_1_LSR ),
    .Q(\CPU.PC [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_10  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [13]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_10_LSR ),
    .Q(\CPU.PC [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_11  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [12]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_11_LSR ),
    .Q(\CPU.PC [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_12  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [11]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_12_LSR ),
    .Q(\CPU.PC [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_13  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [10]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_13_LSR ),
    .Q(\CPU.PC [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_14  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [9]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_14_LSR ),
    .Q(\CPU.PC [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_15  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [8]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_15_LSR ),
    .Q(\CPU.PC [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_16  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [7]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_16_LSR ),
    .Q(\CPU.PC [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_17  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [6]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_17_LSR ),
    .Q(\CPU.PC [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_18  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [5]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_18_LSR ),
    .Q(\CPU.PC [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_19  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [4]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_19_LSR ),
    .Q(\CPU.PC [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_2  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [21]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_2_LSR ),
    .Q(\CPU.PC [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_20  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [3]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_20_LSR ),
    .Q(\CPU.PC [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_21  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [2]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_21_LSR ),
    .Q(\CPU.PC [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_22  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [1]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_22_LSR ),
    .Q(\CPU.PC [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_23  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [0]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_23_LSR ),
    .Q(\CPU.PC [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_3  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [20]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_3_LSR ),
    .Q(\CPU.PC [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_4  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [19]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_4_LSR ),
    .Q(\CPU.PC [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_5  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [18]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_5_LSR ),
    .Q(\CPU.PC [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_6  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [17]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_6_LSR ),
    .Q(\CPU.PC [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_7  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [16]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_7_LSR ),
    .Q(\CPU.PC [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_8  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [15]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_8_LSR ),
    .Q(\CPU.PC [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_9  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [14]),
    .LSR(\CPU.PC_TRELLIS_FF_Q_9_LSR ),
    .Q(\CPU.PC [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PCplus4_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC [2]),
    .Z(\CPU.PCplus4 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.PCplus4_LUT4_Z_1  (
    .A(\CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z [0]),
    .B(\CPU.PC [22]),
    .C(\CPU.PC [21]),
    .D(\CPU.PC [23]),
    .Z(\CPU.PCplus4 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.PCplus4_LUT4_Z_10  (
    .A(\CPU.PCplus4_LUT4_Z_12_C [0]),
    .B(\CPU.PC [12]),
    .C(\CPU.PC [13]),
    .D(\CPU.PC [14]),
    .Z(\CPU.PCplus4 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_12_C [0]),
    .C(\CPU.PC [12]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplus4 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_12_C [0]),
    .D(\CPU.PC [12]),
    .Z(\CPU.PCplus4 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PCplus4_LUT4_Z_12_C_LUT4_Z  (
    .A(\CPU.PCplus4_LUT4_Z_15_C [0]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC [10]),
    .D(\CPU.PC [11]),
    .Z(\CPU.PCplus4_LUT4_Z_12_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.PCplus4_LUT4_Z_13  (
    .A(\CPU.PCplus4_LUT4_Z_15_C [0]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC [10]),
    .D(\CPU.PC [11]),
    .Z(\CPU.PCplus4 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_15_C [0]),
    .C(\CPU.PC [9]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplus4 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_15_C [0]),
    .D(\CPU.PC [9]),
    .Z(\CPU.PCplus4 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PCplus4_LUT4_Z_15_C_LUT4_Z  (
    .A(\CPU.PCplus4_LUT4_Z_18_C [0]),
    .B(\CPU.PC [6]),
    .C(\CPU.PC [7]),
    .D(\CPU.PC [8]),
    .Z(\CPU.PCplus4_LUT4_Z_15_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.PCplus4_LUT4_Z_16  (
    .A(\CPU.PCplus4_LUT4_Z_18_C [0]),
    .B(\CPU.PC [6]),
    .C(\CPU.PC [7]),
    .D(\CPU.PC [8]),
    .Z(\CPU.PCplus4 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_18_C [0]),
    .C(\CPU.PC [6]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplus4 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_18_C [0]),
    .D(\CPU.PC [6]),
    .Z(\CPU.PCplus4 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PCplus4_LUT4_Z_18_C_LUT4_Z  (
    .A(\CPU.PC [4]),
    .B(\CPU.PC [2]),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [5]),
    .Z(\CPU.PCplus4_LUT4_Z_18_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.PCplus4_LUT4_Z_19  (
    .A(\CPU.PC [4]),
    .B(\CPU.PC [2]),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [5]),
    .Z(\CPU.PCplus4 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z [0]),
    .C(\CPU.PC [21]),
    .D(\CPU.PC [22]),
    .Z(\CPU.PCplus4 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.PC [2]),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [4]),
    .Z(\CPU.PCplus4 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [2]),
    .D(\CPU.PC [3]),
    .Z(\CPU.PCplus4 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z [0]),
    .D(\CPU.PC [21]),
    .Z(\CPU.PCplus4 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_5_C [0]),
    .C(\CPU.PC [19]),
    .D(\CPU.PC [20]),
    .Z(\CPU.PCplus4 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_5_C [0]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplus4 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.PCplus4_LUT4_Z_5_C_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_5_C [0]),
    .C(\CPU.PC [19]),
    .D(\CPU.PC [20]),
    .Z(\CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z_LUT4_A  (
    .A(\CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z [0]),
    .B(\CPU.PC [22]),
    .C(\CPU.PC [23]),
    .D(\CPU.PC [21]),
    .Z(\CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z_LUT4_A_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PCplus4_LUT4_Z_5_C_LUT4_Z  (
    .A(\CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z [0]),
    .B(\CPU.PC [16]),
    .C(\CPU.PC [17]),
    .D(\CPU.PC [18]),
    .Z(\CPU.PCplus4_LUT4_Z_5_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.PCplus4_LUT4_Z_6  (
    .A(\CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z [0]),
    .B(\CPU.PC [16]),
    .C(\CPU.PC [17]),
    .D(\CPU.PC [18]),
    .Z(\CPU.PCplus4 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplus4_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z [0]),
    .C(\CPU.PC [16]),
    .D(\CPU.PC [17]),
    .Z(\CPU.PCplus4 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z [0]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplus4 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplus4_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_9_C [0]),
    .D(\CPU.PC [15]),
    .Z(\CPU.PCplus4 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PCplus4_LUT4_Z_9_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4_LUT4_Z_9_C [0]),
    .D(\CPU.PC [15]),
    .Z(\CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PCplus4_LUT4_Z_9_C_LUT4_Z  (
    .A(\CPU.PCplus4_LUT4_Z_12_C [0]),
    .B(\CPU.PC [12]),
    .C(\CPU.PC [13]),
    .D(\CPU.PC [14]),
    .Z(\CPU.PCplus4_LUT4_Z_9_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_B [1]),
    .D(\CPU.PC [22]),
    .Z(\CPU.PCplusImm [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_1_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_1_B [1]),
    .D(\CPU.PC [20]),
    .Z(\CPU.PCplusImm [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .D(\CPU.PC [6]),
    .Z(\CPU.PCplusImm [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5]),
    .D(\CPU.PC [5]),
    .Z(\CPU.PCplusImm [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_15_C [3]),
    .D(\CPU.PC [4]),
    .Z(\CPU.PCplusImm [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_15_C [3]),
    .D(\CPU.PC [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0]),
    .D(\CPU.instr [25]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0]),
    .D(\CPU.instr [30]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0]),
    .D(\CPU.instr [29]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0]),
    .D(\CPU.instr [28]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD  (
    .D0(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1  (
    .D0(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [9]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [9]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [6]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [6]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [6]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [6]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .D(\CPU.PC [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_1  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_2  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_2_Z_PFUMX_ALUT  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_2_Z ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_3_Z ),
    .C0(\CPU.PC [9]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_3  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\CPU.PC [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_Z_PFUMX_ALUT  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_Z ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_LUT4_A_1_Z ),
    .C0(\CPU.PC [9]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0]),
    .D(\CPU.instr [27]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0]),
    .D(\CPU.instr [26]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5]),
    .D(\CPU.PC [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf330)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5]),
    .D(\CPU.PC [8]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3f03)
  ) \CPU.PCplusImm_LUT4_Z_12_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C [2]),
    .C(\CPU.PC [3]),
    .D(\CPU.PCplusImm_LUT4_Z_13_C [2]),
    .Z(\CPU.PCplusImm_LUT4_Z_12_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C [2]),
    .C(\CPU.PCplusImm_LUT4_Z_13_C [2]),
    .D(\CPU.PC [3]),
    .Z(\CPU.PCplusImm [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1777)
  ) \CPU.PCplusImm_LUT4_Z_13_C_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C [1]),
    .B(\CPU.PC [2]),
    .C(\CPU.PCplusImm_LUT4_Z_15_C [0]),
    .D(\CPU.PC [1]),
    .Z(\CPU.PCplusImm_LUT4_Z_13_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8778)
  ) \CPU.PCplusImm_LUT4_Z_14  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C [0]),
    .B(\CPU.PC [1]),
    .C(\CPU.PCplusImm_LUT4_Z_15_C [1]),
    .D(\CPU.PC [2]),
    .Z(\CPU.PCplusImm [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PCplusImm_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_15_C [0]),
    .D(\CPU.PC [1]),
    .Z(\CPU.PCplusImm [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C  (
    .A(1'h0),
    .B(\CPU.jumpToPCplusImm ),
    .C(\CPU.PCplusImm_LUT4_Z_15_C [0]),
    .D(\CPU.PC [1]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_A  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [0]),
    .B(\CPU.aluPlus [1]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [0]),
    .C(\CPU.aluPlus [1]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .C(\CPU.aluPlus [23]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [0]),
    .C(\CPU.aluPlus [22]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [0]),
    .C(\CPU.aluPlus [9]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [9]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [9]),
    .C(\CPU.PCplus4 [9]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [0]),
    .C(\CPU.aluPlus [5]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [5]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [5]),
    .C(\CPU.PCplus4 [5]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [0]),
    .C(\CPU.aluPlus [4]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [4]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [4]),
    .C(\CPU.PCplus4 [4]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [0]),
    .C(\CPU.aluPlus [3]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [3]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [3]),
    .C(\CPU.PCplus4 [3]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [0]),
    .C(\CPU.aluPlus [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcc0f)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [2]),
    .C(\CPU.PC [2]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJALR ),
    .D(\CPU.PC [0]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [22]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [22]),
    .C(\CPU.PCplus4 [22]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [0]),
    .C(\CPU.aluPlus [21]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [21]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [21]),
    .C(\CPU.PCplus4 [21]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [0]),
    .C(\CPU.aluPlus [20]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [20]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [20]),
    .C(\CPU.PCplus4 [20]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [0]),
    .C(\CPU.aluPlus [18]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [18]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [18]),
    .C(\CPU.PCplus4 [18]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [0]),
    .C(\CPU.aluPlus [17]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [17]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [17]),
    .C(\CPU.PCplus4 [17]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [0]),
    .C(\CPU.aluPlus [16]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [16]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [16]),
    .C(\CPU.PCplus4 [16]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [0]),
    .C(\CPU.aluPlus [15]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [15]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [15]),
    .C(\CPU.PCplus4 [15]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [0]),
    .C(\CPU.aluPlus [14]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [14]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [14]),
    .C(\CPU.PCplus4 [14]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [0]),
    .C(\CPU.aluPlus [10]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [10]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [10]),
    .C(\CPU.PCplus4 [10]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [23]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [23]),
    .C(\CPU.PCplus4 [23]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [13]),
    .C(\CPU.PCplus4 [13]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [12]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [12]),
    .C(\CPU.PCplus4 [12]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [11]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [11]),
    .C(\CPU.PCplus4 [11]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [8]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [8]),
    .C(\CPU.PCplus4 [8]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [7]),
    .C(\CPU.PCplus4 [7]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_BLUT ),
    .C0(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [6]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [6]),
    .C(\CPU.PCplus4 [6]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [19]),
    .C(\CPU.PCplus4 [19]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [2]),
    .C(\CPU.PC [1]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_A_Z ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [19]),
    .B(\CPU.PC [19]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [13]),
    .B(\CPU.PC [13]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [12]),
    .B(\CPU.PC [12]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [11]),
    .B(\CPU.PC [11]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_4  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [8]),
    .B(\CPU.PC [8]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_5  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [7]),
    .B(\CPU.PC [7]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_6  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z [6]),
    .B(\CPU.PC [6]),
    .C(\CPU.state [2]),
    .D(resetn),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_7  (
    .A(\CPU.isJALR ),
    .B(\CPU.state [2]),
    .C(resetn),
    .D(\CPU.PC [0]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [0]),
    .B(\CPU.aluPlus [9]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_10_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [0]),
    .B(\CPU.aluPlus [5]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_11_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [0]),
    .B(\CPU.aluPlus [4]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_12_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [0]),
    .B(\CPU.aluPlus [3]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_13_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [0]),
    .B(\CPU.aluPlus [2]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_14_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [0]),
    .B(\CPU.aluPlus [22]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [0]),
    .B(\CPU.aluPlus [21]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [0]),
    .B(\CPU.aluPlus [20]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [0]),
    .B(\CPU.aluPlus [18]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [0]),
    .B(\CPU.aluPlus [17]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [0]),
    .B(\CPU.aluPlus [16]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [0]),
    .B(\CPU.aluPlus [15]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_7_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [0]),
    .B(\CPU.aluPlus [14]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_8_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_BLUT ),
    .C0(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [0]),
    .B(\CPU.aluPlus [10]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_9_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.aluPlus [23]),
    .C(\CPU.state [2]),
    .D(\CPU.isJALR ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [4]),
    .C(\CPU.instr [24]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [3]),
    .C(\CPU.instr [23]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_Z_2  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [9]),
    .C(\CPU.instr [22]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.PCplusImm_LUT4_Z_15_C_LUT4_Z_3  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [21]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_15_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_1_B_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_Z ),
    .D1(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_Z ),
    .SD(\CPU.PC [17]),
    .Z(\CPU.PCplusImm_LUT4_Z_1_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_1_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [21]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_1_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [20]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .D(\CPU.PC [18]),
    .Z(\CPU.PCplusImm [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \CPU.PCplusImm_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_3_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B [5]),
    .D(\CPU.PC [17]),
    .Z(\CPU.PCplusImm [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD  (
    .D0(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_3_B [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1  (
    .D0(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_3_B [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [18]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [18]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1 ),
    .SD(\CPU.PC [14]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_5_B [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [15]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [15]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hfdd0)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_5_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hf440)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_5_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_5_B [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [15]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hfdd0)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_5_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hf440)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_5_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [15]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .D(\CPU.PC [16]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h011f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A  (
    .A(\CPU.PCplusImm_LUT4_Z_3_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h077f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_1  (
    .A(\CPU.PCplusImm_LUT4_Z_3_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h011f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_2  (
    .A(\CPU.PCplusImm_LUT4_Z_3_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_2_Z_PFUMX_ALUT  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_2_Z ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_3_Z ),
    .C0(\CPU.PC [18]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h077f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_3  (
    .A(\CPU.PCplusImm_LUT4_Z_3_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .D(\CPU.PC [19]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_Z_PFUMX_ALUT  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_Z ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_A_1_Z ),
    .C0(\CPU.PC [18]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_3_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_3_B [5]),
    .D(\CPU.PC [17]),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [19]),
    .C(\CPU.instr [19]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [18]),
    .C(\CPU.instr [18]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_3_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [17]),
    .C(\CPU.instr [17]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_3_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .D(\CPU.PC [15]),
    .Z(\CPU.PCplusImm [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_5_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B [5]),
    .D(\CPU.PC [14]),
    .Z(\CPU.PCplusImm [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1 ),
    .SD(\CPU.PC [11]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_7_B [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [12]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [12]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_7_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_7_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PCplusImm_LUT4_Z_7_B [5]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [12]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_7_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_7_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [12]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .D(\CPU.PC [13]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_5_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_5_B [5]),
    .D(\CPU.PC [14]),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [16]),
    .C(\CPU.instr [16]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [15]),
    .C(\CPU.instr [15]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_5_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [14]),
    .C(\CPU.instr [14]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_5_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .D(\CPU.PC [12]),
    .Z(\CPU.PCplusImm [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_7_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B [5]),
    .D(\CPU.PC [11]),
    .Z(\CPU.PCplusImm [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.PCplusImm_LUT4_Z_7_B_L6MUX21_Z  (
    .D0(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_1_Z ),
    .D1(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z_L6MUX21_SD_Z ),
    .SD(\CPU.PC [8]),
    .Z(\CPU.PCplusImm_LUT4_Z_7_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_7_B [0]),
    .C(\CPU.PCplusImm_LUT4_Z_7_B [5]),
    .D(\CPU.PC [11]),
    .Z(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [13]),
    .C(\CPU.instr [13]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [12]),
    .C(\CPU.instr [12]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_7_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [11]),
    .C(\CPU.instr [20]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_7_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \CPU.PCplusImm_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .D(\CPU.PC [9]),
    .Z(\CPU.PCplusImm [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PCplusImm_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [0]),
    .C(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5]),
    .D(\CPU.PC [8]),
    .Z(\CPU.PCplusImm [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [23]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [22]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PCplusImm_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [23]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [22]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.instr [13]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [7]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [30]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [29]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [28]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [27]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [26]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [25]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [11]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [21]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [10]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [9]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [8]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.instr [20]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.instr [19]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.instr [18]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.instr [17]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.instr [16]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.instr [15]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.instr [14]),
    .C(\CPU.instr [31]),
    .D(\CPU.instr [4]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [20]),
    .Z(\CPU.PCplusImm_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h032b)
  ) \CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_1_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_1_B [3]),
    .C(\CPU.PC [21]),
    .D(\CPU.PCplusImm_LUT4_Z_1_B [1]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2b3f)
  ) \CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_1_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_1_B [3]),
    .C(\CPU.PC [21]),
    .D(\CPU.PCplusImm_LUT4_Z_1_B [1]),
    .Z(\CPU.PCplusImm_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [23]),
    .Z(\CPU.PCplusImm [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z_1  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_1_BLUT ),
    .C0(\CPU.PC [21]),
    .Z(\CPU.PCplusImm [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.PCplusImm_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_1_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_1_B [1]),
    .C(\CPU.PC [20]),
    .D(\CPU.PCplusImm_LUT4_Z_1_B [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.PCplusImm_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_1_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_1_B [1]),
    .C(\CPU.PC [20]),
    .D(\CPU.PCplusImm_LUT4_Z_1_B [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z_2  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_2_BLUT ),
    .C0(\CPU.PC [19]),
    .Z(\CPU.PCplusImm [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.PCplusImm_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PC [18]),
    .D(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.PCplusImm_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1]),
    .C(\CPU.PC [18]),
    .D(\CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z_3  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_3_BLUT ),
    .C0(\CPU.PC [16]),
    .Z(\CPU.PCplusImm [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.PCplusImm_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PC [15]),
    .D(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.PCplusImm_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1]),
    .C(\CPU.PC [15]),
    .D(\CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z_4  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_4_BLUT ),
    .C0(\CPU.PC [13]),
    .Z(\CPU.PCplusImm [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.PCplusImm_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PC [12]),
    .D(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.PCplusImm_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1]),
    .C(\CPU.PC [12]),
    .D(\CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z_5  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_5_BLUT ),
    .C0(\CPU.PC [10]),
    .Z(\CPU.PCplusImm [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'he817)
  ) \CPU.PCplusImm_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PC [9]),
    .D(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h17e8)
  ) \CPU.PCplusImm_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\CPU.PC [9]),
    .D(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PCplusImm_PFUMX_Z_6  (
    .ALUT(\CPU.PCplusImm_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.PCplusImm_PFUMX_Z_6_BLUT ),
    .C0(\CPU.PC [7]),
    .Z(\CPU.PCplusImm [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.PCplusImm_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PC [6]),
    .D(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.PCplusImm_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [0]),
    .B(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1]),
    .C(\CPU.PC [6]),
    .D(\CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.PCplusImm_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_B [1]),
    .C(\CPU.PC [22]),
    .D(\CPU.PCplusImm_LUT4_Z_B [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.PCplusImm_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PCplusImm_LUT4_Z_B [0]),
    .B(\CPU.PCplusImm_LUT4_Z_B [1]),
    .C(\CPU.PC [22]),
    .D(\CPU.PCplusImm_LUT4_Z_B [3]),
    .Z(\CPU.PCplusImm_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \CPU.STORE_wmask_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_byteAccess ),
    .C(\CPU.mem_rdata_LUT4_B_D [3]),
    .D(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [3]),
    .Z(\CPU.STORE_wmask [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \CPU.STORE_wmask_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_byteAccess ),
    .C(\CPU.mem_rdata_LUT4_B_D [3]),
    .D(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [2]),
    .Z(\CPU.STORE_wmask [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \CPU.STORE_wmask_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.mem_byteAccess ),
    .C(\CPU.mem_rdata_LUT4_B_D [1]),
    .D(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [1]),
    .Z(\CPU.STORE_wmask [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \CPU.STORE_wmask_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.mem_byteAccess ),
    .C(\CPU.mem_rdata_LUT4_B_D [1]),
    .D(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [0]),
    .Z(\CPU.STORE_wmask [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluBusy_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluBusy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [20]),
    .Z(\CPU.aluIn2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_1  (
    .D0(\CPU.aluIn2_L6MUX21_Z_1_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_1_D1 ),
    .SD(\CPU.instr [21]),
    .Z(\CPU.aluIn2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [1]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [1]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hfeff)
  ) \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [1]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfeff)
  ) \CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [1]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_2  (
    .D0(\CPU.aluIn2_L6MUX21_Z_2_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_2_D1 ),
    .SD(\CPU.instr [22]),
    .Z(\CPU.aluIn2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [2]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [2]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hfeff)
  ) \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [2]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfeff)
  ) \CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [2]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [0]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [0]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hfeff)
  ) \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [0]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [6]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfeff)
  ) \CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [0]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [31]),
    .Z(\CPU.aluIn2_LUT4_D_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [30]),
    .Z(\CPU.aluIn2_LUT4_D_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_10  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [0]),
    .Z(\CPU.aluIn2_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_11  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [1]),
    .Z(\CPU.aluIn2_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_12  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [2]),
    .Z(\CPU.aluIn2_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_13  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [3]),
    .Z(\CPU.aluIn2_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_14  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [4]),
    .Z(\CPU.aluIn2_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_15  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [5]),
    .Z(\CPU.aluIn2_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_16  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [6]),
    .Z(\CPU.aluIn2_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_17  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [7]),
    .Z(\CPU.aluIn2_LUT4_D_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_18  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [8]),
    .Z(\CPU.aluIn2_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_19  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [9]),
    .Z(\CPU.aluIn2_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [29]),
    .Z(\CPU.aluIn2_LUT4_D_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_20  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [10]),
    .Z(\CPU.aluIn2_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_21  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [11]),
    .Z(\CPU.aluIn2_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_22  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [12]),
    .Z(\CPU.aluIn2_LUT4_D_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_23  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [13]),
    .Z(\CPU.aluIn2_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_24  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [14]),
    .Z(\CPU.aluIn2_LUT4_D_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_25  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [15]),
    .Z(\CPU.aluIn2_LUT4_D_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_26  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [16]),
    .Z(\CPU.aluIn2_LUT4_D_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_27  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [17]),
    .Z(\CPU.aluIn2_LUT4_D_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_28  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [18]),
    .Z(\CPU.aluIn2_LUT4_D_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_29  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [19]),
    .Z(\CPU.aluIn2_LUT4_D_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [28]),
    .Z(\CPU.aluIn2_LUT4_D_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_30  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [20]),
    .Z(\CPU.aluIn2_LUT4_D_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_31  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [21]),
    .Z(\CPU.aluIn2_LUT4_D_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_4  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [27]),
    .Z(\CPU.aluIn2_LUT4_D_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_5  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [26]),
    .Z(\CPU.aluIn2_LUT4_D_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_6  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [25]),
    .Z(\CPU.aluIn2_LUT4_D_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_7  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [24]),
    .Z(\CPU.aluIn2_LUT4_D_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_8  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [23]),
    .Z(\CPU.aluIn2_LUT4_D_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_D_9  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2 [22]),
    .Z(\CPU.aluIn2_LUT4_D_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [3]),
    .C(\CPU.instr [23]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2 [4]),
    .C(\CPU.instr [24]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.rs2 [13]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.rs2 [14]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.rs2 [15]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.rs2 [16]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.rs2 [17]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.rs2 [18]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.rs2 [19]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.rs2 [20]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_18  (
    .A(1'h0),
    .B(\CPU.rs2 [21]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.rs2 [22]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs2 [5]),
    .C(\CPU.instr [25]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.rs2 [23]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_21  (
    .A(1'h0),
    .B(\CPU.rs2 [24]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.rs2 [25]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_23  (
    .A(1'h0),
    .B(\CPU.rs2 [26]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_24  (
    .A(1'h0),
    .B(\CPU.rs2 [27]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_25  (
    .A(1'h0),
    .B(\CPU.rs2 [28]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_26  (
    .A(1'h0),
    .B(\CPU.rs2 [29]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_27  (
    .A(1'h0),
    .B(\CPU.rs2 [30]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_28  (
    .A(1'h0),
    .B(\CPU.rs2 [31]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2 [6]),
    .C(\CPU.instr [26]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs2 [7]),
    .C(\CPU.instr [27]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2 [8]),
    .C(\CPU.instr [28]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2 [9]),
    .C(\CPU.instr [29]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.rs2 [10]),
    .C(\CPU.instr [30]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.rs2 [11]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluIn2_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.rs2 [12]),
    .C(\CPU.instr [31]),
    .D(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .Z(\CPU.aluIn2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluMinus_L6MUX21_Z  (
    .D0(\CPU.aluMinus_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .Z(\CPU.aluMinus [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluMinus_L6MUX21_Z_1  (
    .D0(\CPU.aluMinus_L6MUX21_Z_1_D0 ),
    .D1(\CPU.aluMinus_L6MUX21_Z_1_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluMinus [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf0fe)
  ) \CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3]),
    .Z(\CPU.aluMinus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0f01)
  ) \CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3]),
    .Z(\CPU.aluMinus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [4]),
    .Z(\CPU.aluMinus_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf0fe)
  ) \CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.aluMinus_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [4]),
    .Z(\CPU.aluMinus_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0f01)
  ) \CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.aluMinus_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluMinus_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [0]),
    .Z(\CPU.aluMinus_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [0]),
    .B(\CPU.rs1 [29]),
    .C(\CPU.aluIn2 [29]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluMinus [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .Z(\CPU.aluMinus [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4fb0)
  ) \CPU.aluMinus_LUT4_Z_10  (
    .A(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluMinus [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B [1]),
    .D(\CPU.aluMinus_LUT4_Z_10_C [0]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_A  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z [0]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.aluIn2 [18]),
    .D(\CPU.aluMinus_LUT4_Z_9_D [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C [0]),
    .B(\CPU.rs1 [28]),
    .C(\CPU.aluIn2 [28]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_11  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0]),
    .B(\CPU.rs1 [16]),
    .C(\CPU.aluIn2 [16]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00f1)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf10e)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_14  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C [1]),
    .B(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C [1]),
    .D(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [6]),
    .C(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [5]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [5]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [5]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.aluIn2 [15]),
    .B(\CPU.aluIn2 [14]),
    .C(\CPU.rs1 [15]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .C(\CPU.aluPlus_LUT4_Z_21_D [9]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [14]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [13]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z_LUT4_Z_2  (
    .A(\CPU.rs2 [13]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z_LUT4_Z_3  (
    .A(\CPU.rs2 [14]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z_LUT4_Z_4  (
    .A(\CPU.rs2 [15]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [12]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h000d)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [1]),
    .B(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B [0]),
    .C(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h718e)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_17  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [0]),
    .B(\CPU.aluIn2 [8]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.aluPlus_LUT4_Z_21_D [9]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C [0]),
    .C(\CPU.rs1 [7]),
    .D(\CPU.aluIn2 [7]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0b00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z_LUT4_A  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20_C [0]),
    .C(\CPU.rs1 [6]),
    .D(\CPU.aluIn2 [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00f1)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20_C_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_20_C [5]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B [1]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B [1]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [5]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C [0]),
    .C(\CPU.rs1 [3]),
    .D(\CPU.aluIn2 [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_C [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hb0fb)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_22_C [1]),
    .C(\CPU.aluIn2 [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf40b)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_24  (
    .A(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_22_C [1]),
    .C(\CPU.aluPlus_LUT4_Z_22_C [4]),
    .D(\CPU.aluPlus_LUT4_Z_21_D [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_22_C [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0]),
    .C(\CPU.LTU_LUT4_Z_B [0]),
    .D(\CPU.LTU_LUT4_Z_B [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [32])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h718e)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4_C [0]),
    .B(\CPU.aluIn2 [26]),
    .C(\CPU.rs1 [26]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h222b)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4_C_LUT4_Z  (
    .A(\CPU.aluIn2 [25]),
    .B(\CPU.rs1 [25]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C [0]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B [2]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hb200)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C [0]),
    .B(\CPU.aluIn2 [25]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .C(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hb0fb)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [1]),
    .C(\CPU.aluIn2 [28]),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0071)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [0]),
    .B(\CPU.aluIn2 [24]),
    .C(\CPU.rs1 [24]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [25]),
    .D(\CPU.rs1 [25]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z_LUT4_Z_1  (
    .A(\CPU.rs2 [27]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [27]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [2]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [0]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_Z ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [28]),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [29]),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [29]),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [31]),
    .D(\CPU.rs1 [31]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [6]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.aluIn2 [29]),
    .B(\CPU.aluIn2 [28]),
    .C(\CPU.rs1 [29]),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [27]),
    .D(\CPU.rs1 [27]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluIn2 [26]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [4]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2 [22]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h8ecf)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_A [0]),
    .B(\CPU.aluIn2 [23]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0c8e)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_A [0]),
    .B(\CPU.aluIn2 [23]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z  (
    .A(\CPU.aluIn2 [21]),
    .B(\CPU.aluIn2 [20]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4]),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_7  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8_C [0]),
    .B(\CPU.rs1 [22]),
    .C(\CPU.aluIn2 [22]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9_C [0]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.aluIn2 [21]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10_C [0]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.aluIn2 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0071)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C [0]),
    .B(\CPU.aluIn2 [28]),
    .C(\CPU.rs1 [28]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff0e)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00f1)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hbf0b)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B [0]),
    .B(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .C(\CPU.aluIn2 [10]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h40f4)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B [0]),
    .B(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .C(\CPU.aluIn2 [10]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hef0e)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3]),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h10f1)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3]),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_10_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h8ecf)
  ) \CPU.aluMinus_LUT4_Z_10_C_LUT4_A  (
    .A(\CPU.aluMinus_LUT4_Z_10_C [0]),
    .B(\CPU.aluIn2 [19]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0c8e)
  ) \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_1  (
    .A(\CPU.aluMinus_LUT4_Z_10_C [0]),
    .B(\CPU.aluIn2 [19]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z ),
    .BLUT(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_1_Z ),
    .C0(\CPU.aluIn2 [18]),
    .Z(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0d00)
  ) \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_Z_1  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .B(\CPU.aluMinus_LUT4_Z_9_D [6]),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluMinus_LUT4_Z_10_C_LUT4_Z  (
    .A(\CPU.aluIn2 [17]),
    .B(\CPU.aluIn2 [16]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluMinus_LUT4_Z_10_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_11  (
    .A(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.rs1 [16]),
    .C(\CPU.aluIn2 [16]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf10e)
  ) \CPU.aluMinus_LUT4_Z_13  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .Z(\CPU.aluMinus [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [0]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .Z(\CPU.aluMinus [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .Z(\CPU.aluMinus [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_16_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluMinus [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [6]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffbf)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_16_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4fb0)
  ) \CPU.aluMinus_LUT4_Z_17  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [2]),
    .C(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluMinus [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h718e)
  ) \CPU.aluMinus_LUT4_Z_18  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1]),
    .B(\CPU.aluIn2 [8]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.aluPlus_LUT4_Z_21_D [9]),
    .Z(\CPU.aluMinus [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluMinus [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4fb0)
  ) \CPU.aluMinus_LUT4_Z_2  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluMinus [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hc35a)
  ) \CPU.aluMinus_LUT4_Z_20  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [0]),
    .B(\CPU.rs1 [6]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .Z(\CPU.aluMinus [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .Z(\CPU.aluMinus [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_22_B [0]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [5]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluMinus [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00f1)
  ) \CPU.aluMinus_LUT4_Z_22_B_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_20_C [1]),
    .B(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [4]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .Z(\CPU.aluMinus_LUT4_Z_22_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf10e)
  ) \CPU.aluMinus_LUT4_Z_23  (
    .A(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_20_C [1]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [4]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .Z(\CPU.aluMinus [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [1]),
    .Z(\CPU.aluMinus [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_25  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_25_B [0]),
    .C(\CPU.aluPlus_LUT4_Z_22_C [4]),
    .D(\CPU.aluPlus_LUT4_Z_21_D [2]),
    .Z(\CPU.aluMinus [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D  (
    .A(\CPU.aluMinus [2]),
    .B(\CPU.aluMinus [5]),
    .C(\CPU.aluPlus_LUT4_Z_22_C [1]),
    .D(\CPU.aluMinus_LUT4_Z_25_B [0]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0  (
    .ALUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus [8]),
    .B(\CPU.aluMinus [7]),
    .C(\CPU.aluMinus [3]),
    .D(\CPU.aluMinus [4]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0  (
    .ALUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus [25]),
    .B(\CPU.aluMinus [28]),
    .C(\CPU.aluMinus [16]),
    .D(\CPU.aluMinus [20]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C  (
    .A(1'h0),
    .B(\CPU.aluMinus [29]),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus [14]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus [14]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus [22]),
    .B(\CPU.aluMinus [23]),
    .C(\CPU.aluMinus [26]),
    .D(\CPU.aluMinus [30]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus [18]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus [13]),
    .B(\CPU.aluMinus [19]),
    .C(\CPU.aluMinus [24]),
    .D(\CPU.aluMinus [17]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .D(\CPU.funct3Is [5]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3f03)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LTU ),
    .C(\CPU.rs1 [31]),
    .D(\CPU.aluIn2 [31]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus [27]),
    .D(\CPU.aluMinus [31]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus [15]),
    .B(\CPU.aluMinus [21]),
    .C(\CPU.aluMinus [10]),
    .D(\CPU.aluMinus [11]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus [12]),
    .C(\CPU.aluMinus [9]),
    .D(\CPU.aluMinus [6]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_25_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_26_D [1]),
    .Z(\CPU.aluMinus_LUT4_Z_25_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_26_D [1]),
    .Z(\CPU.aluMinus [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_26_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [0]),
    .D(\CPU.aluIn2 [0]),
    .Z(\CPU.aluMinus_LUT4_Z_26_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [0]),
    .D(\CPU.rs1 [0]),
    .Z(\CPU.aluMinus [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [0]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [6]),
    .Z(\CPU.aluMinus [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_4  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [0]),
    .B(\CPU.rs1 [24]),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluMinus [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluMinus [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluMinus_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [0]),
    .C(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluMinus [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_7_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_7_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_4_D [6]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_D [9]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_D [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus [0]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D [6]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [21]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [23]),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hb0fb)
  ) \CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [1]),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_7_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4fb0)
  ) \CPU.aluMinus_LUT4_Z_8  (
    .A(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [4]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluMinus [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4db2)
  ) \CPU.aluMinus_LUT4_Z_9  (
    .A(\CPU.aluIn2 [18]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.aluMinus [18]),
    .D(\CPU.aluMinus_LUT4_Z_9_D [6]),
    .Z(\CPU.aluMinus [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD  (
    .D0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D [6]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z  (
    .D0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [4]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hbf00)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf330)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_21_C [20]),
    .C(\CPU.aluIn2 [21]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [21]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [22]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0  (
    .ALUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_1  (
    .ALUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_Z ),
    .BLUT(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_LUT4_B_1_Z ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [21]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [21]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1  (
    .D0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_1_Z ),
    .D1(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z ),
    .SD(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus [18]),
    .C(\CPU.aluMinus [18]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluPlus [17]),
    .C(\CPU.aluMinus [17]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.aluPlus [25]),
    .C(\CPU.aluMinus [25]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.aluPlus [23]),
    .C(\CPU.aluMinus [23]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.aluMinus [22]),
    .C(\CPU.aluPlus [22]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.aluPlus [20]),
    .C(\CPU.aluMinus [20]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.aluMinus [19]),
    .C(\CPU.aluPlus [19]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.aluPlus [16]),
    .C(\CPU.aluMinus [16]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.aluMinus [15]),
    .C(\CPU.aluPlus [15]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.aluMinus [12]),
    .C(\CPU.aluPlus [12]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(\CPU.aluMinus [10]),
    .C(\CPU.aluPlus [10]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.aluMinus [9]),
    .C(\CPU.aluPlus [9]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluMinus [14]),
    .C(\CPU.aluPlus [14]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.aluMinus [8]),
    .C(\CPU.aluPlus [8]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(\CPU.aluPlus [7]),
    .C(\CPU.aluMinus [7]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.aluMinus [6]),
    .C(\CPU.aluPlus [6]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(\CPU.aluMinus [5]),
    .C(\CPU.aluPlus [5]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(\CPU.aluPlus [4]),
    .C(\CPU.aluMinus [4]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(\CPU.aluMinus [3]),
    .C(\CPU.aluPlus [3]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(\CPU.aluMinus [2]),
    .C(\CPU.aluPlus [2]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_27  (
    .A(1'h0),
    .B(\CPU.aluMinus [1]),
    .C(\CPU.aluPlus [1]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.aluMinus [13]),
    .C(\CPU.aluPlus [13]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluMinus [11]),
    .C(\CPU.aluPlus [11]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.aluPlus [30]),
    .C(\CPU.aluMinus [30]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.aluPlus [29]),
    .C(\CPU.aluMinus [29]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.aluPlus [28]),
    .C(\CPU.aluMinus [28]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.aluPlus [27]),
    .C(\CPU.aluMinus [27]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.aluPlus [26]),
    .C(\CPU.aluMinus [26]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.aluMinus_LUT4_Z_9_D_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_9_D [5]),
    .C(\CPU.aluIn2 [19]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluMinus_LUT4_Z_9_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [19]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluMinus_LUT4_Z_9_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [18]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluMinus_LUT4_Z_9_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_PFUMX_Z  (
    .ALUT(\CPU.aluMinus_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluMinus_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluMinus [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluMinus_PFUMX_Z_1  (
    .ALUT(\CPU.aluMinus_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.aluMinus_PFUMX_Z_1_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4]),
    .Z(\CPU.aluMinus [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hef0e)
  ) \CPU.aluMinus_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [1]),
    .C(\CPU.aluIn2 [22]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluMinus_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h10f1)
  ) \CPU.aluMinus_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [1]),
    .C(\CPU.aluIn2 [22]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluMinus_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hef0e)
  ) \CPU.aluMinus_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [1]),
    .C(\CPU.aluIn2 [26]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluMinus_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h10f1)
  ) \CPU.aluMinus_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [1]),
    .C(\CPU.aluIn2 [26]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluMinus_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluOut_L6MUX21_Z  (
    .D0(\CPU.aluOut_L6MUX21_Z_D0 ),
    .D1(\CPU.aluOut_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluOut [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_L6MUX21_Z_SD [4]),
    .Z(\CPU.aluOut_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_L6MUX21_Z_SD [0]),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluOut_L6MUX21_Z_SD [2]),
    .D(\CPU.aluOut_L6MUX21_Z_SD [3]),
    .Z(\CPU.aluOut_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_L6MUX21_Z_SD [4]),
    .Z(\CPU.aluOut_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_L6MUX21_Z_SD_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [24]),
    .D(\CPU.aluOut_L6MUX21_Z_SD [3]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_L6MUX21_Z_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [24]),
    .Z(\CPU.aluOut_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_L6MUX21_Z_SD_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_4_D [2]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluOut_L6MUX21_Z_SD [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_L6MUX21_Z_SD_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [24]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluOut_L6MUX21_Z_SD [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_L6MUX21_Z_SD_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluOut_L6MUX21_Z_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluOut_L6MUX21_Z_SD_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluPlus [24]),
    .C(\CPU.aluMinus [24]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluOut_L6MUX21_Z_SD [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [31]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [3]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [6]),
    .Z(\CPU.aluOut [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [30]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.aluOut [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_10_C [1]),
    .D(\CPU.aluOut_LUT4_Z_10_C [0]),
    .Z(\CPU.aluOut [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_10_C_LUT4_A  (
    .A(\CPU.aluOut_LUT4_Z_10_C [0]),
    .B(\CPU.aluOut_LUT4_Z_10_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_10_C [3]),
    .Z(\CPU.aluOut_LUT4_Z_10_C_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_10_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [19]),
    .D(\CPU.aluOut_LUT4_Z_10_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_10_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [19]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [19]),
    .Z(\CPU.aluOut_LUT4_Z_10_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_10_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [19]),
    .Z(\CPU.aluOut_LUT4_Z_10_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_10_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [19]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [19]),
    .Z(\CPU.aluOut_LUT4_Z_10_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_10_C_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [19]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.aluOut_LUT4_Z_10_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_10_C_PFUMX_C0  (
    .ALUT(\CPU.aluOut_LUT4_Z_10_C_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_10_C_LUT4_A_Z ),
    .C0(\CPU.aluOut_LUT4_Z_10_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_10_C_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_10_C_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C [1]),
    .D(\CPU.aluOut_LUT4_Z_11_C [0]),
    .Z(\CPU.aluOut [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_11_C_LUT4_A  (
    .A(\CPU.aluOut_LUT4_Z_11_C [0]),
    .B(\CPU.aluOut_LUT4_Z_11_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_11_C [3]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_11_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [18]),
    .D(\CPU.aluOut_LUT4_Z_11_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [18]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [18]),
    .Z(\CPU.aluOut_LUT4_Z_11_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_11_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [18]),
    .Z(\CPU.aluOut_LUT4_Z_11_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [18]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [18]),
    .Z(\CPU.aluOut_LUT4_Z_11_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_11_C_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [18]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.aluOut_LUT4_Z_11_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0  (
    .ALUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_11_C_LUT4_A_Z ),
    .C0(\CPU.aluOut_LUT4_Z_11_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [21]),
    .D(\CPU.isAUIPC_LUT4_C_Z [21]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0 [0]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0 [1]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_3_C0 [0]),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [7]),
    .D(\CPU.isAUIPC_LUT4_C_Z [7]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [6]),
    .C(\CPU.isAUIPC_LUT4_C_Z [6]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [6]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [5]),
    .D(\CPU.isAUIPC_LUT4_C_Z [5]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [4]),
    .D(\CPU.isAUIPC_LUT4_C_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [3]),
    .D(\CPU.isAUIPC_LUT4_C_Z [3]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [2]),
    .D(\CPU.isAUIPC_LUT4_C_Z [2]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [1]),
    .D(\CPU.isAUIPC_LUT4_C_Z [1]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [17]),
    .D(\CPU.isAUIPC_LUT4_C_Z [17]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [16]),
    .D(\CPU.isAUIPC_LUT4_C_Z [16]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [14]),
    .D(\CPU.isAUIPC_LUT4_C_Z [14]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [13]),
    .D(\CPU.isAUIPC_LUT4_C_Z [13]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0 [0]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0 [1]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [11]),
    .D(\CPU.isAUIPC_LUT4_C_Z [11]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [10]),
    .D(\CPU.isAUIPC_LUT4_C_Z [10]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_LUT4_Z_9  (
    .A(\CPU.aluOut [9]),
    .B(\CPU.isALU ),
    .C(\CPU.isSYSTEM_LUT4_C_29_Z [9]),
    .D(\CPU.isAUIPC_LUT4_C_Z [9]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1  (
    .ALUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_7_C [0]),
    .B(\CPU.aluOut_LUT4_Z_7_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_7_C [3]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2  (
    .ALUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_14_C [0]),
    .B(\CPU.aluOut_LUT4_Z_14_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_14_C [3]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3  (
    .ALUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_29_C [0]),
    .B(\CPU.aluOut_LUT4_Z_29_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_29_C [3]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_6_C [0]),
    .B(\CPU.aluOut_LUT4_Z_6_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_6_C [3]),
    .Z(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [17]),
    .D(\CPU.aluOut_LUT4_Z_8_D [17]),
    .Z(\CPU.aluOut [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [16]),
    .D(\CPU.aluOut_LUT4_Z_13_D [1]),
    .Z(\CPU.aluOut [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_A  (
    .A(\CPU.aluOut_LUT4_Z_13_D [0]),
    .B(\CPU.aluOut_LUT4_Z_13_D [1]),
    .C(\CPU.aluOut_LUT4_Z_13_D [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_13_D_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_C  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [16]),
    .C(\CPU.aluOut_LUT4_Z_13_D [1]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_13_D [0]),
    .D(\CPU.aluOut_LUT4_Z_13_D [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [16]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [16]),
    .Z(\CPU.aluOut_LUT4_Z_13_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [16]),
    .Z(\CPU.aluOut_LUT4_Z_13_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [16]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluOut_LUT4_Z_13_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_13_D_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [16]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [16]),
    .Z(\CPU.aluOut_LUT4_Z_13_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_13_D_PFUMX_C0  (
    .ALUT(\CPU.aluOut_LUT4_Z_13_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_13_D_LUT4_A_Z ),
    .C0(\CPU.aluOut_LUT4_Z_13_D [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_13_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_13_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_14_C [1]),
    .D(\CPU.aluOut_LUT4_Z_14_C [0]),
    .Z(\CPU.aluOut [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_14_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [15]),
    .Z(\CPU.aluOut_LUT4_Z_14_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_14_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [15]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [15]),
    .Z(\CPU.aluOut_LUT4_Z_14_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [14]),
    .D(\CPU.aluOut_LUT4_Z_8_D [14]),
    .Z(\CPU.aluOut [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [13]),
    .D(\CPU.aluOut_LUT4_Z_16_D [1]),
    .Z(\CPU.aluOut [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.aluOut_LUT4_Z_16_D_LUT4_A  (
    .A(\CPU.aluOut_LUT4_Z_16_D [0]),
    .B(\CPU.aluOut_LUT4_Z_16_D [1]),
    .C(\CPU.aluOut_LUT4_Z_16_D [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_16_D_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_16_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_16_D [0]),
    .D(\CPU.aluOut_LUT4_Z_16_D [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_16_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [13]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [13]),
    .Z(\CPU.aluOut_LUT4_Z_16_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_16_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [13]),
    .Z(\CPU.aluOut_LUT4_Z_16_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_16_D_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [13]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluOut_LUT4_Z_16_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_16_D_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [13]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [13]),
    .Z(\CPU.aluOut_LUT4_Z_16_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_16_D_PFUMX_C0  (
    .ALUT(\CPU.aluOut_LUT4_Z_16_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_16_D_LUT4_A_Z ),
    .C0(\CPU.aluOut_LUT4_Z_16_D [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_16_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_16_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [12]),
    .D(\CPU.aluOut_LUT4_Z_8_D [12]),
    .Z(\CPU.aluOut [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [11]),
    .D(\CPU.aluOut_LUT4_Z_8_D [11]),
    .Z(\CPU.aluOut [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [10]),
    .D(\CPU.aluOut_LUT4_Z_8_D [10]),
    .Z(\CPU.aluOut [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [1]),
    .Z(\CPU.aluOut [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [9]),
    .D(\CPU.aluOut_LUT4_Z_8_D [9]),
    .Z(\CPU.aluOut [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [8]),
    .D(\CPU.aluOut_LUT4_Z_8_D [8]),
    .Z(\CPU.aluOut [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [7]),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [7]),
    .D(\CPU.aluOut_LUT4_Z_8_D [7]),
    .Z(\CPU.aluOut [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [6]),
    .D(\CPU.aluOut_LUT4_Z_8_D [6]),
    .Z(\CPU.aluOut [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [5]),
    .D(\CPU.aluOut_LUT4_Z_8_D [5]),
    .Z(\CPU.aluOut [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [4]),
    .D(\CPU.aluOut_LUT4_Z_8_D [4]),
    .Z(\CPU.aluOut [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [3]),
    .D(\CPU.aluOut_LUT4_Z_8_D [3]),
    .Z(\CPU.aluOut [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [2]),
    .D(\CPU.aluOut_LUT4_Z_8_D [2]),
    .Z(\CPU.aluOut [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [1]),
    .D(\CPU.aluOut_LUT4_Z_8_D [1]),
    .Z(\CPU.aluOut [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_29_C [1]),
    .D(\CPU.aluOut_LUT4_Z_29_C [0]),
    .Z(\CPU.aluOut [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_29_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [0]),
    .Z(\CPU.aluOut_LUT4_Z_29_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_29_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [0]),
    .Z(\CPU.aluOut_LUT4_Z_29_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [28]),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [28]),
    .D(\CPU.aluOut_LUT4_Z_8_D [28]),
    .Z(\CPU.aluOut [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_4_B [0]),
    .C(\CPU.aluOut_LUT4_Z_4_B [2]),
    .D(\CPU.aluOut_LUT4_Z_4_B [1]),
    .Z(\CPU.aluOut [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_4_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [26]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [26]),
    .Z(\CPU.aluOut_LUT4_Z_4_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_4_B_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [26]),
    .Z(\CPU.aluOut_LUT4_Z_4_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_4_B_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluOut_LUT4_Z_4_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.aluOut_LUT4_Z_4_B_LUT4_Z_3  (
    .A(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [26]),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [26]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [26]),
    .Z(\CPU.aluOut_LUT4_Z_4_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C [1]),
    .D(\CPU.aluOut_LUT4_Z_5_C [0]),
    .Z(\CPU.aluOut [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A  (
    .A(\CPU.aluOut_LUT4_Z_5_C [0]),
    .B(\CPU.aluOut_LUT4_Z_5_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_5_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [31]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [31]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [30]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [30]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_10  (
    .A(\CPU.aluOut_LUT4_Z_14_C [0]),
    .B(\CPU.aluOut_LUT4_Z_14_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_11  (
    .A(\CPU.aluOut_LUT4_Z_8_D [14]),
    .B(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [14]),
    .C(\CPU.isALU ),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [14]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0 [0]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [11]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [11]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [10]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [10]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [9]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [9]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0 [0]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [7]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [7]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [6]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [6]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [5]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [5]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [28]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [28]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [4]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [3]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [3]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [2]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [2]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [1]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [1]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_24  (
    .A(\CPU.aluOut_LUT4_Z_29_C [0]),
    .B(\CPU.aluOut_LUT4_Z_29_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [27]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [27]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.aluOut [24]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [24]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_5  (
    .A(\CPU.aluOut_LUT4_Z_6_C [0]),
    .B(\CPU.aluOut_LUT4_Z_6_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_6  (
    .A(\CPU.aluOut_LUT4_Z_7_C [0]),
    .B(\CPU.aluOut_LUT4_Z_7_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_7  (
    .A(\CPU.aluOut_LUT4_Z_8_D [21]),
    .B(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [21]),
    .C(\CPU.isALU ),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [21]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0 [0]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_LUT4_Z_9  (
    .A(\CPU.aluOut_LUT4_Z_8_D [17]),
    .B(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [17]),
    .C(\CPU.isALU ),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [17]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_4_B [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_4_B [0]),
    .B(\CPU.aluOut_LUT4_Z_4_B [1]),
    .C(\CPU.aluOut_LUT4_Z_4_B [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C [1]),
    .C(\CPU.aluOut_LUT4_Z_5_C [0]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z  (
    .D0(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [6]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_1  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_Z ),
    .SD(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [5]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hf080)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [0]),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.isALU ),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [3]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [5]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [28]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [27]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_14_C [1]),
    .C(\CPU.aluOut_LUT4_Z_14_C [0]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [14]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [13]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [11]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [10]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [9]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [7]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [6]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [5]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [4]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_2  (
    .A(\CPU.aluOut_LUT4_Z_4_B [0]),
    .B(\CPU.aluOut_LUT4_Z_4_B [1]),
    .C(\CPU.aluOut_LUT4_Z_4_B [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [3]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [1]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_29_C [1]),
    .C(\CPU.aluOut_LUT4_Z_29_C [0]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [24]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_6_C [1]),
    .C(\CPU.aluOut_LUT4_Z_6_C [0]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_7_C [1]),
    .C(\CPU.aluOut_LUT4_Z_7_C [0]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [21]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [19]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [18]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [17]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [25]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [25]),
    .Z(\CPU.aluOut_LUT4_Z_5_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [25]),
    .Z(\CPU.aluOut_LUT4_Z_5_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_Z_2  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [25]),
    .B(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [25]),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [25]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [25]),
    .Z(\CPU.aluOut_LUT4_Z_5_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_5_C_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [25]),
    .Z(\CPU.aluOut_LUT4_Z_5_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_6_C [1]),
    .D(\CPU.aluOut_LUT4_Z_6_C [0]),
    .Z(\CPU.aluOut [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_6_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [23]),
    .Z(\CPU.aluOut_LUT4_Z_6_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluOut_LUT4_Z_6_C_LUT4_Z_1  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [23]),
    .B(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [23]),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [23]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [23]),
    .Z(\CPU.aluOut_LUT4_Z_6_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_7_C [1]),
    .D(\CPU.aluOut_LUT4_Z_7_C [0]),
    .Z(\CPU.aluOut [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_7_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [22]),
    .Z(\CPU.aluOut_LUT4_Z_7_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_7_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [22]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [22]),
    .Z(\CPU.aluOut_LUT4_Z_7_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [21]),
    .D(\CPU.aluOut_LUT4_Z_8_D [21]),
    .Z(\CPU.aluOut [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [28]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [21]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [6]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [5]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [4]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [3]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [2]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [1]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [17]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [14]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [12]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [11]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [10]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [9]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [8]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_8_D_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [7]),
    .Z(\CPU.aluOut_LUT4_Z_8_D [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [20]),
    .D(\CPU.aluOut_LUT4_Z_9_D [2]),
    .Z(\CPU.aluOut [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_A  (
    .A(\CPU.aluOut_LUT4_Z_9_D [0]),
    .B(\CPU.aluOut_LUT4_Z_9_D [1]),
    .C(\CPU.aluOut_LUT4_Z_9_D [2]),
    .D(\CPU.aluOut_LUT4_Z_9_D [3]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_9_D [1]),
    .C(\CPU.aluOut_LUT4_Z_9_D [3]),
    .D(\CPU.aluOut_LUT4_Z_9_D [0]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [31]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [3]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [28]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [28]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [8]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [8]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [7]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [7]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [6]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [6]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [5]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [5]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [3]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [3]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [1]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_4_B [0]),
    .D(\CPU.aluOut_LUT4_Z_4_B [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [21]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [21]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [17]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [17]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [14]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [14]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [12]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [12]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [11]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [11]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [10]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [10]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [9]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [9]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [20]),
    .Z(\CPU.aluOut_LUT4_Z_9_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [20]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluOut_LUT4_Z_9_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [20]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluOut_LUT4_Z_9_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [0]),
    .D(\CPU.rs1 [0]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [11]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [12]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [13]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [14]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [15]),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [16]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [17]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [18]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [19]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [21]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [22]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [25]),
    .D(\CPU.rs1 [25]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [26]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [27]),
    .D(\CPU.rs1 [27]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [28]),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [29]),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [31]),
    .D(\CPU.rs1 [31]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [3]),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [4]),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [5]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [6]),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [7]),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [8]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [10]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [20]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [20]),
    .Z(\CPU.aluOut_LUT4_Z_9_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluOut_PFUMX_Z  (
    .ALUT(\CPU.aluOut_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluOut_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_PFUMX_Z_C0 [4]),
    .Z(\CPU.aluOut [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluOut_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluOut_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluOut_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_PFUMX_Z_C0 [0]),
    .B(\CPU.aluOut_PFUMX_Z_C0 [1]),
    .C(\CPU.aluOut_PFUMX_Z_C0 [2]),
    .D(\CPU.aluOut_PFUMX_Z_C0 [3]),
    .Z(\CPU.aluOut_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluOut_PFUMX_Z_C0_LUT4_C  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [27]),
    .C(\CPU.aluOut_PFUMX_Z_C0 [1]),
    .D(\CPU.aluOut_PFUMX_Z_C0 [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [27]),
    .Z(\CPU.aluOut_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluOut_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_PFUMX_Z_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [27]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluOut_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluOut_PFUMX_Z_C0_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluOut_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.aluOut_PFUMX_Z_C0_LUT4_Z_4  (
    .A(\CPU.aluPlus [27]),
    .B(\CPU.aluMinus [27]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluOut_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_L6MUX21_Z  (
    .D0(\CPU.aluPlus_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D [6]),
    .Z(\CPU.aluPlus [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_L6MUX21_Z_1  (
    .D0(\CPU.aluPlus_L6MUX21_Z_1_D0 ),
    .D1(\CPU.aluPlus_L6MUX21_Z_1_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluPlus [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hd000)
  ) \CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluPlus_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h2fff)
  ) \CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluPlus_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D [5]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D [5]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hbfff)
  ) \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluPlus [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C [1]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .Z(\CPU.aluPlus [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_10_B [0]),
    .C(\CPU.aluPlus_LUT4_Z_12_B [5]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluPlus [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8f00)
  ) \CPU.aluPlus_LUT4_Z_10_B_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .B(\CPU.aluPlus_LUT4_Z_12_B [0]),
    .C(\CPU.aluPlus_LUT4_Z_12_B [4]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_10_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h708f)
  ) \CPU.aluPlus_LUT4_Z_11  (
    .A(\CPU.aluPlus_LUT4_Z_12_B [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_12_B [4]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .Z(\CPU.aluPlus [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_12_B [0]),
    .C(\CPU.aluPlus_LUT4_Z_21_C [12]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .Z(\CPU.aluPlus [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD  (
    .D0(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_2_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_1_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_12_B [6]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_1  (
    .D0(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_12_B [5]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_2  (
    .D0(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_12_B [5]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_21_C [16]),
    .C(\CPU.aluIn2 [17]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [16]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [18]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [17]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \CPU.aluPlus_LUT4_Z_12_B_LUT4_A  (
    .A(\CPU.aluPlus_LUT4_Z_12_B [0]),
    .B(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.aluPlus_LUT4_Z_12_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_21_C [12]),
    .C(\CPU.aluIn2 [13]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_12_B_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [14]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_12_B_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [15]),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0  (
    .ALUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B [4]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1  (
    .ALUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B [4]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2  (
    .ALUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B [4]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3  (
    .ALUT(\CPU.aluPlus_LUT4_Z_12_B_LUT4_A_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B [4]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_12_B_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hd02f)
  ) \CPU.aluPlus_LUT4_Z_13  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .B(\CPU.aluPlus [11]),
    .C(\CPU.aluPlus_LUT4_Z_13_C [2]),
    .D(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .Z(\CPU.aluPlus [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD  (
    .D0(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .Z(\CPU.aluPlus_LUT4_Z_12_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D1_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z_PFUMX_ALUT_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z_PFUMX_ALUT_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hdf0f)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_C  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_13_C [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_C_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_13_C [2]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_13_C [2]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_2_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_1_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_13_C [2]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_13_C [6]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z_LUT4_Z  (
    .A(\CPU.aluIn2 [13]),
    .B(\CPU.aluIn2 [12]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [11]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluIn2 [10]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z_LUT4_Z_3  (
    .A(\CPU.aluIn2 [9]),
    .B(\CPU.aluIn2 [8]),
    .C(\CPU.rs1 [9]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4]),
    .C(\CPU.aluIn2 [11]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_13_C_LUT4_Z_1  (
    .A(\CPU.rs2 [12]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluPlus_LUT4_Z_13_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.aluPlus_LUT4_Z_14  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [0]),
    .B(\CPU.aluIn2 [9]),
    .C(\CPU.rs1 [9]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3]),
    .Z(\CPU.aluPlus [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_21_D [9]),
    .Z(\CPU.aluPlus [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .Z(\CPU.aluPlus [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .Z(\CPU.aluPlus [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C [6]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z_LUT4_Z  (
    .A(\CPU.rs2 [11]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [9]),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [9]),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [10]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_20_D [6]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_20_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hdfff)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_20_D [1]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_20_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hbfff)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_A  (
    .A(\CPU.aluPlus_LUT4_Z_17_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_A_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z_LUT4_Z  (
    .A(\CPU.rs2 [7]),
    .B(\CPU.instr [27]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z_LUT4_Z_1  (
    .A(\CPU.rs2 [8]),
    .B(\CPU.instr [28]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [6]),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [7]),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C [1]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_20_C [6]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_20_C [5]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_20_C [1]),
    .C(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_20_C [5]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_20_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [10]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.aluIn2 [7]),
    .B(\CPU.aluIn2 [6]),
    .C(\CPU.rs1 [7]),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z_LUT4_Z_2  (
    .A(\CPU.rs2 [10]),
    .B(\CPU.instr [30]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_Z  (
    .A(\CPU.rs2 [6]),
    .B(\CPU.instr [26]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_17_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [8]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0bf4)
  ) \CPU.aluPlus_LUT4_Z_18  (
    .A(\CPU.aluPlus_LUT4_Z_19_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .C(\CPU.aluPlus_LUT4_Z_20_D [5]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [3]),
    .Z(\CPU.aluPlus [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_19_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_20_C [2]),
    .Z(\CPU.aluPlus [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h00f3)
  ) \CPU.aluPlus_LUT4_Z_19_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .C(\CPU.aluPlus_LUT4_Z_20_D [1]),
    .D(\CPU.aluPlus_LUT4_Z_20_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_19_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h1fff)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D  (
    .A(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_3_Z ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_1_Z ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z ),
    .SD(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h03ff)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z ),
    .C0(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [30]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z ),
    .SD(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_A  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [30]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [30]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [30]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_LUT4_A_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_1_Z_PFUMX_BLUT_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z ),
    .SD(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1 ),
    .SD(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [31]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [31]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [31]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus [31]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [31]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [31]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [31]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_A  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_A_1  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2]),
    .Z(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [29]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [29]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.aluReg [29]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [29]),
    .C(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [29]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [29]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_PFUMX_C0  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_LUT4_A_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [4]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [29]),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [28]),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'haac3)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B  (
    .A(\CPU.aluMinus [29]),
    .B(\CPU.aluPlus_LUT4_Z_1_C [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [0]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [28]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_10  (
    .A(\CPU.aluPlus [18]),
    .B(\CPU.aluMinus [18]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_11  (
    .A(\CPU.aluPlus [17]),
    .B(\CPU.aluMinus [17]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [16]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [15]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_14  (
    .A(\CPU.aluMinus [14]),
    .B(\CPU.aluPlus [14]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_15  (
    .A(\CPU.aluMinus [13]),
    .B(\CPU.aluPlus [13]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [12]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_17  (
    .A(\CPU.aluMinus [11]),
    .B(\CPU.aluPlus [11]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [10]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [9]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [26]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [8]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [7]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [6]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [4]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [3]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .D(\CPU.funct3Is [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C  (
    .A(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .B(\CPU.funct3Is [2]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D [0]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_D [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LTU ),
    .D(\CPU.funct3Is [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z [0]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [31]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [21]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [21]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [19]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [19]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [18]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [18]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [17]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [17]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [16]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [16]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [15]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [15]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [14]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [14]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [13]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [13]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [12]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [12]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [11]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [11]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [29]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [29]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [10]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [10]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [9]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [9]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [8]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [8]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [7]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [7]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [6]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [6]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [5]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [4]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [3]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_28  (
    .A(1'h0),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_29  (
    .A(1'h0),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [28]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD  (
    .D0(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [0]),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [5]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [18]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [18]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [17]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [17]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [15]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [15]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [14]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [14]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [12]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [12]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [11]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [11]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [10]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [10]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [9]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [9]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [8]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [8]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [7]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [7]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [27]),
    .D(\CPU.aluOut_PFUMX_Z_C0 [1]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [6]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [6]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [5]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [3]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [25]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [25]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [24]),
    .D(\CPU.aluOut_L6MUX21_Z_SD [2]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [23]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [23]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [22]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [22]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [21]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [21]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D [1]),
    .D(\CPU.aluOut_LUT4_Z_9_D [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [19]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [19]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [28]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .D(\CPU.funct3Is [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1  (
    .ALUT(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus [28]),
    .B(\CPU.aluMinus [28]),
    .C(\CPU.funct3Is [0]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_PFUMX_Z_C0 [0]),
    .D(\CPU.aluOut_PFUMX_Z_C0 [3]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [26]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [26]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [25]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [25]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.funct3Is [0]),
    .C(\CPU.aluOut_L6MUX21_Z_SD [0]),
    .D(\CPU.aluOut_L6MUX21_Z_SD [4]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [23]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [23]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [22]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [22]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus [0]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [25]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_L6MUX21_Z_SD [0]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [23]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_6  (
    .A(\CPU.aluMinus [22]),
    .B(\CPU.aluPlus [22]),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [21]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [20]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [19]),
    .D(\CPU.funct3Is [0]),
    .Z(\CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .Z(\CPU.aluPlus [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_20_D [1]),
    .Z(\CPU.aluPlus [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluIn2 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h08ae)
  ) \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h08ae)
  ) \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h08ae)
  ) \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h8aef)
  ) \CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h157f)
  ) \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h157f)
  ) \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0157)
  ) \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h157f)
  ) \CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2 [2]),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_20_D_LUT4_Z  (
    .A(\CPU.rs2 [3]),
    .B(\CPU.instr [23]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_20_D_LUT4_Z_1  (
    .A(\CPU.rs2 [4]),
    .B(\CPU.instr [24]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluPlus_LUT4_Z_20_D_LUT4_Z_2  (
    .A(\CPU.rs2 [5]),
    .B(\CPU.instr [25]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.aluPlus_LUT4_Z_20_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h07f8)
  ) \CPU.aluPlus_LUT4_Z_21  (
    .A(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .B(\CPU.aluPlus_LUT4_Z_22_D [0]),
    .C(\CPU.aluPlus_LUT4_Z_21_C [1]),
    .D(\CPU.aluPlus_LUT4_Z_21_D [2]),
    .Z(\CPU.aluPlus [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [31]),
    .D(\CPU.rs1 [31]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [11]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [12]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [13]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [16]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [17]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [19]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [20]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_21_C_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [21]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluPlus_LUT4_Z_21_C [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.aluPlus_LUT4_Z_21_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_D [9]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_21_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluPlus_LUT4_Z_21_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_21_D_LUT4_Z_1  (
    .A(\CPU.rs2 [9]),
    .B(\CPU.instr [29]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.aluPlus_LUT4_Z_21_D [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_22_D [0]),
    .Z(\CPU.aluPlus [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluPlus_LUT4_Z_22_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [0]),
    .D(\CPU.rs1 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_22_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_22_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.aluPlus_LUT4_Z_22_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluPlus_LUT4_Z_22_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.aluPlus_LUT4_Z_22_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_D [0]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [12]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [11]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C [6]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_D [6]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_D [5]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_20_D [4]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [2]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [1]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [22]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0  (
    .ALUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1  (
    .ALUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2  (
    .ALUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3  (
    .ALUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z_L6MUX21_D0  (
    .D0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_2_Z ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z_L6MUX21_D0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h40ff)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_1_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_3_Z_L6MUX21_D0_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD [6]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [29]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [26]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [14]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [13]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [12]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [11]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [10]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [8]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [7]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [6]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [5]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [25]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [4]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [3]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [2]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [1]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [0]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [22]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [21]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [19]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [18]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [17]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [16]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [15]),
    .D(\CPU.funct3Is [6]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [23]),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [25]),
    .D(\CPU.rs1 [25]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [23]),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [21]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [19]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D [5]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_21_C [17]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B [6]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B [5]),
    .D(\CPU.funct3Is [7]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_22_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [0]),
    .D(\CPU.rs1 [0]),
    .Z(\CPU.aluPlus_LUT4_Z_22_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_3_C [0]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [6]),
    .Z(\CPU.aluPlus [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h333f)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h577f)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .B(\CPU.aluIn2 [24]),
    .C(\CPU.rs1 [24]),
    .D(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D  (
    .A(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_4_D [2]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_4_D [2]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_3_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z ),
    .BLUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_1_Z ),
    .C0(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_2_Z_PFUMX_ALUT_Z ),
    .D1(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1  (
    .D0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z ),
    .SD(\CPU.aluPlus_LUT4_Z_4_D [6]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [28]),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [26]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [27]),
    .D(\CPU.rs1 [27]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [25]),
    .D(\CPU.rs1 [25]),
    .Z(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.aluPlus_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .C(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.aluPlus_LUT4_Z_4_D [4]),
    .Z(\CPU.aluPlus [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluPlus_LUT4_Z_4_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluPlus_LUT4_Z_4_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.aluPlus_LUT4_Z_4_D_LUT4_Z_1  (
    .A(\CPU.rs2 [26]),
    .B(\CPU.instr [31]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluPlus_LUT4_Z_4_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluPlus_LUT4_Z_4_D_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluPlus_LUT4_Z_4_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_5_C [0]),
    .D(\CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z  (
    .D0(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0 ),
    .D1(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1 ),
    .SD(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus_LUT4_Z_5_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4]),
    .Z(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hbf00)
  ) \CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_LUT4_Z_5_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.aluPlus_LUT4_Z_6  (
    .A(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .B(\CPU.aluIn2 [20]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluPlus [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluPlus [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.aluPlus_LUT4_Z_8  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .B(\CPU.aluIn2 [16]),
    .C(\CPU.rs1 [16]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .Z(\CPU.aluPlus [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluPlus_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .Z(\CPU.aluPlus [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_PFUMX_Z  (
    .ALUT(\CPU.aluPlus_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluPlus_PFUMX_Z_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5]),
    .Z(\CPU.aluPlus [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_PFUMX_Z_1  (
    .ALUT(\CPU.aluPlus_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.aluPlus_PFUMX_Z_1_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h001f)
  ) \CPU.aluPlus_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluPlus_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4]),
    .D(\CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_PFUMX_Z_2  (
    .ALUT(\CPU.aluPlus_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.aluPlus_PFUMX_Z_2_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.aluPlus [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h011f)
  ) \CPU.aluPlus_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluPlus_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfee0)
  ) \CPU.aluPlus_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.aluIn2 [24]),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluPlus_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_PFUMX_Z_3  (
    .ALUT(\CPU.aluPlus_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.aluPlus_PFUMX_Z_3_BLUT ),
    .C0(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hbf00)
  ) \CPU.aluPlus_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h40ff)
  ) \CPU.aluPlus_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0]),
    .B(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_PFUMX_Z_4  (
    .ALUT(\CPU.aluPlus_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.aluPlus_PFUMX_Z_4_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4]),
    .Z(\CPU.aluPlus [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hbf00)
  ) \CPU.aluPlus_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h40ff)
  ) \CPU.aluPlus_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluPlus_PFUMX_Z_5  (
    .ALUT(\CPU.aluPlus_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.aluPlus_PFUMX_Z_5_BLUT ),
    .C0(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4]),
    .Z(\CPU.aluPlus [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h001f)
  ) \CPU.aluPlus_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.aluPlus_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2]),
    .D(\CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3]),
    .Z(\CPU.aluPlus_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h011f)
  ) \CPU.aluPlus_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluPlus_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfee0)
  ) \CPU.aluPlus_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .C(\CPU.aluIn2 [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluPlus_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [31]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_1  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [30]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_10  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [21]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_11  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [20]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_12  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [19]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_13  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [18]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_14  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [17]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_15  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [16]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_16  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [15]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_17  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [14]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_18  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [13]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_19  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [12]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_2  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [29]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_20  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [11]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_21  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [10]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_22  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [9]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_23  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [8]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_24  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [7]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_25  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [6]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_26  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [5]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_27  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_28  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_29  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [2]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_3  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [28]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_30  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [1]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_31  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [0]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_4  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [27]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_5  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [26]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_6  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [25]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_7  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [24]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_8  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [23]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_9  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [22]),
    .LSR(1'h0),
    .Q(\CPU.aluReg [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_1  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_2  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_3  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_4  (
    .CE(\CPU.aluWr_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI [0]),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0cf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2 [4]),
    .C(\CPU.aluShamt [4]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2 [3]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .C(\CPU.aluIn2 [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.aluIn2 [1]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcc0f)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluIn2 [0]),
    .C(\CPU.aluShamt [0]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .D(\CPU.aluShamt [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluShamt [4]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [31]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [30]),
    .C(\CPU.rs1 [30]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_10  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [21]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_11  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [20]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_12  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [19]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_13  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [18]),
    .C(\CPU.rs1 [18]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_14  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [17]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_15  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [16]),
    .C(\CPU.rs1 [16]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_16  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [15]),
    .C(\CPU.rs1 [15]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_17  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [14]),
    .C(\CPU.rs1 [14]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_18  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [13]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_19  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [12]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_2  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [29]),
    .C(\CPU.rs1 [29]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_20  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [11]),
    .C(\CPU.rs1 [11]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_21  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [10]),
    .C(\CPU.rs1 [10]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_22  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [9]),
    .C(\CPU.rs1 [9]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_23  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [8]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_24  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [7]),
    .C(\CPU.rs1 [7]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_25  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [6]),
    .C(\CPU.rs1 [6]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_26  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [5]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_27  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [4]),
    .C(\CPU.rs1 [4]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_28  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [3]),
    .C(\CPU.rs1 [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_29  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [2]),
    .C(\CPU.rs1 [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [28]),
    .C(\CPU.rs1 [28]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_30  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_31  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [0]),
    .C(\CPU.rs1 [0]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_4  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [27]),
    .C(\CPU.rs1 [27]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_5  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [26]),
    .C(\CPU.rs1 [26]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_6  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [25]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_7  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [24]),
    .C(\CPU.rs1 [24]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_8  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [23]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_9  (
    .A(1'h0),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [22]),
    .C(\CPU.rs1 [22]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [30]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_C ),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluReg [29]),
    .C(\CPU.aluReg [31]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.aluReg [20]),
    .C(\CPU.aluReg [22]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.aluReg [19]),
    .C(\CPU.aluReg [21]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.aluReg [18]),
    .C(\CPU.aluReg [20]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.aluReg [17]),
    .C(\CPU.aluReg [19]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.aluReg [16]),
    .C(\CPU.aluReg [18]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.aluReg [15]),
    .C(\CPU.aluReg [17]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.aluReg [14]),
    .C(\CPU.aluReg [16]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.aluReg [13]),
    .C(\CPU.aluReg [15]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_18  (
    .A(1'h0),
    .B(\CPU.aluReg [12]),
    .C(\CPU.aluReg [14]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.aluReg [11]),
    .C(\CPU.aluReg [13]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluReg [28]),
    .C(\CPU.aluReg [30]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.aluReg [10]),
    .C(\CPU.aluReg [12]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_21  (
    .A(1'h0),
    .B(\CPU.aluReg [9]),
    .C(\CPU.aluReg [11]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.aluReg [8]),
    .C(\CPU.aluReg [10]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_23  (
    .A(1'h0),
    .B(\CPU.aluReg [7]),
    .C(\CPU.aluReg [9]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_24  (
    .A(1'h0),
    .B(\CPU.aluReg [6]),
    .C(\CPU.aluReg [8]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_25  (
    .A(1'h0),
    .B(\CPU.aluReg [5]),
    .C(\CPU.aluReg [7]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_26  (
    .A(1'h0),
    .B(\CPU.aluReg [4]),
    .C(\CPU.aluReg [6]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_27  (
    .A(1'h0),
    .B(\CPU.aluReg [3]),
    .C(\CPU.aluReg [5]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_28  (
    .A(1'h0),
    .B(\CPU.aluReg [2]),
    .C(\CPU.aluReg [4]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_29  (
    .A(1'h0),
    .B(\CPU.aluReg [1]),
    .C(\CPU.aluReg [3]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.aluReg [27]),
    .C(\CPU.aluReg [29]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_30  (
    .A(1'h0),
    .B(\CPU.aluReg [0]),
    .C(\CPU.aluReg [2]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_31  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3Is [1]),
    .D(\CPU.aluReg [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluReg [26]),
    .C(\CPU.aluReg [28]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.aluReg [25]),
    .C(\CPU.aluReg [27]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.aluReg [24]),
    .C(\CPU.aluReg [26]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.aluReg [23]),
    .C(\CPU.aluReg [25]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.aluReg [22]),
    .C(\CPU.aluReg [24]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.aluReg [21]),
    .C(\CPU.aluReg [23]),
    .D(\CPU.funct3Is [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [30]),
    .D(\CPU.aluReg [31]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D_B_LUT4_Z_C )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluShamt [0]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe01)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.aluShamt [0]),
    .B(\CPU.aluShamt [2]),
    .C(\CPU.aluShamt [1]),
    .D(\CPU.aluShamt [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluShamt [0]),
    .C(\CPU.aluShamt [1]),
    .D(\CPU.aluShamt [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluShamt [0]),
    .D(\CPU.aluShamt [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluShamt [0]),
    .B(\CPU.aluShamt [3]),
    .C(\CPU.aluShamt [2]),
    .D(\CPU.aluShamt [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \CPU.aluWr_LUT4_C  (
    .A(1'h0),
    .B(\CPU.funct3IsShift ),
    .C(\CPU.aluWr ),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluWr_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluWr_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.state [2]),
    .Z(\CPU.aluWr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [31]),
    .LSR(1'h0),
    .Q(\CPU.cycles [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [30]),
    .LSR(1'h0),
    .Q(\CPU.cycles [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_10  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [21]),
    .LSR(1'h0),
    .Q(\CPU.cycles [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_11  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [20]),
    .LSR(1'h0),
    .Q(\CPU.cycles [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_12  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [19]),
    .LSR(1'h0),
    .Q(\CPU.cycles [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_13  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [18]),
    .LSR(1'h0),
    .Q(\CPU.cycles [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_14  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [17]),
    .LSR(1'h0),
    .Q(\CPU.cycles [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_15  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [16]),
    .LSR(1'h0),
    .Q(\CPU.cycles [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_16  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [15]),
    .LSR(1'h0),
    .Q(\CPU.cycles [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_17  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [14]),
    .LSR(1'h0),
    .Q(\CPU.cycles [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_18  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [13]),
    .LSR(1'h0),
    .Q(\CPU.cycles [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_19  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [12]),
    .LSR(1'h0),
    .Q(\CPU.cycles [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [29]),
    .LSR(1'h0),
    .Q(\CPU.cycles [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_20  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [11]),
    .LSR(1'h0),
    .Q(\CPU.cycles [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_21  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [10]),
    .LSR(1'h0),
    .Q(\CPU.cycles [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_22  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [9]),
    .LSR(1'h0),
    .Q(\CPU.cycles [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_23  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [8]),
    .LSR(1'h0),
    .Q(\CPU.cycles [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_24  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [7]),
    .LSR(1'h0),
    .Q(\CPU.cycles [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_25  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [6]),
    .LSR(1'h0),
    .Q(\CPU.cycles [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_26  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [5]),
    .LSR(1'h0),
    .Q(\CPU.cycles [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_27  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\CPU.cycles [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_28  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\CPU.cycles [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_29  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\CPU.cycles [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [28]),
    .LSR(1'h0),
    .Q(\CPU.cycles [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_30  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\CPU.cycles [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_31  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_31_DI [0]),
    .LSR(1'h0),
    .Q(\CPU.cycles [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.cycles_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [0]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_31_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [27]),
    .LSR(1'h0),
    .Q(\CPU.cycles [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [26]),
    .LSR(1'h0),
    .Q(\CPU.cycles [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [25]),
    .LSR(1'h0),
    .Q(\CPU.cycles [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [24]),
    .LSR(1'h0),
    .Q(\CPU.cycles [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [23]),
    .LSR(1'h0),
    .Q(\CPU.cycles [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [22]),
    .LSR(1'h0),
    .Q(\CPU.cycles [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\CPU.cycles [29]),
    .C(\CPU.cycles [30]),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .C(\CPU.cycles [29]),
    .D(\CPU.cycles [30]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z [0]),
    .C(\CPU.cycles [19]),
    .D(\CPU.cycles [20]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z [0]),
    .D(\CPU.cycles [19]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C [0]),
    .C(\CPU.cycles [17]),
    .D(\CPU.cycles [18]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C [0]),
    .D(\CPU.cycles [17]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C [0]),
    .C(\CPU.cycles [17]),
    .D(\CPU.cycles [18]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z_LUT4_A  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z [0]),
    .B(\CPU.cycles [19]),
    .C(\CPU.cycles [20]),
    .D(\CPU.cycles [21]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z [0]),
    .B(\CPU.cycles [14]),
    .C(\CPU.cycles [15]),
    .D(\CPU.cycles [16]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_14  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z [0]),
    .B(\CPU.cycles [14]),
    .C(\CPU.cycles [15]),
    .D(\CPU.cycles [16]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z [0]),
    .C(\CPU.cycles [14]),
    .D(\CPU.cycles [15]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z [0]),
    .D(\CPU.cycles [14]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C [0]),
    .D(\CPU.cycles [13]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C [0]),
    .D(\CPU.cycles [13]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C [0]),
    .B(\CPU.cycles [10]),
    .C(\CPU.cycles [11]),
    .D(\CPU.cycles [12]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C [0]),
    .B(\CPU.cycles [10]),
    .C(\CPU.cycles [11]),
    .D(\CPU.cycles [12]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C [0]),
    .C(\CPU.cycles [10]),
    .D(\CPU.cycles [11]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\CPU.cycles [29]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C [0]),
    .D(\CPU.cycles [10]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C [0]),
    .B(\CPU.cycles [7]),
    .C(\CPU.cycles [8]),
    .D(\CPU.cycles [9]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C [0]),
    .B(\CPU.cycles [7]),
    .C(\CPU.cycles [8]),
    .D(\CPU.cycles [9]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C [0]),
    .C(\CPU.cycles [7]),
    .D(\CPU.cycles [8]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C [0]),
    .D(\CPU.cycles [7]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C [0]),
    .B(\CPU.cycles [4]),
    .C(\CPU.cycles [5]),
    .D(\CPU.cycles [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C [0]),
    .B(\CPU.cycles [4]),
    .C(\CPU.cycles [5]),
    .D(\CPU.cycles [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C [0]),
    .C(\CPU.cycles [4]),
    .D(\CPU.cycles [5]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C [0]),
    .D(\CPU.cycles [4]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C_LUT4_Z  (
    .A(\CPU.cycles [0]),
    .B(\CPU.cycles [1]),
    .C(\CPU.cycles [2]),
    .D(\CPU.cycles [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_27  (
    .A(\CPU.cycles [0]),
    .B(\CPU.cycles [1]),
    .C(\CPU.cycles [2]),
    .D(\CPU.cycles [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_28  (
    .A(1'h0),
    .B(\CPU.cycles [0]),
    .C(\CPU.cycles [1]),
    .D(\CPU.cycles [2]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [0]),
    .D(\CPU.cycles [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0]),
    .B(\CPU.cycles [25]),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0]),
    .C(\CPU.cycles [25]),
    .D(\CPU.cycles [26]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0]),
    .D(\CPU.cycles [25]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0]),
    .B(\CPU.cycles [22]),
    .C(\CPU.cycles [23]),
    .D(\CPU.cycles [24]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0]),
    .B(\CPU.cycles [22]),
    .C(\CPU.cycles [23]),
    .D(\CPU.cycles [24]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0]),
    .C(\CPU.cycles [22]),
    .D(\CPU.cycles [23]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0]),
    .D(\CPU.cycles [22]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_9  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z [0]),
    .B(\CPU.cycles [19]),
    .C(\CPU.cycles [20]),
    .D(\CPU.cycles [21]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [28]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0]),
    .B(\CPU.cycles [25]),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [28]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0]),
    .B(\CPU.cycles [25]),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0]),
    .B(\CPU.cycles [25]),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.funct3IsShift_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.funct3IsShift )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.funct3Is_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [14]),
    .C(\CPU.instr [12]),
    .D(\CPU.instr [13]),
    .Z(\CPU.funct3Is [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.funct3Is_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [14]),
    .D(\CPU.instr [13]),
    .Z(\CPU.funct3Is [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.funct3Is_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [13]),
    .C(\CPU.instr [12]),
    .D(\CPU.instr [14]),
    .Z(\CPU.funct3Is [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.funct3Is_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [14]),
    .Z(\CPU.funct3Is [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.funct3Is_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.funct3IsShift ),
    .D(\CPU.instr [14]),
    .Z(\CPU.funct3Is [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.funct3Is_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_byteAccess ),
    .D(\CPU.instr [14]),
    .Z(\CPU.funct3Is [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.funct3Is_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.mem_byteAccess ),
    .Z(\CPU.funct3Is [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.funct3Is_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.funct3Is [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.instr_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [14]),
    .Z(\CPU.instr_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_DI  (
    .CLK(clk),
    .DI(\CPU.instr [11]),
    .LSR(1'h0),
    .Q(\CPU.instr_TRELLIS_FF_DI_Q [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_DI_1  (
    .CLK(clk),
    .DI(\CPU.instr [10]),
    .LSR(1'h0),
    .Q(\CPU.instr_TRELLIS_FF_DI_Q [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_DI_2  (
    .CLK(clk),
    .DI(\CPU.instr [9]),
    .LSR(1'h0),
    .Q(\CPU.instr_TRELLIS_FF_DI_Q [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_DI_3  (
    .CLK(clk),
    .DI(\CPU.instr [8]),
    .LSR(1'h0),
    .Q(\CPU.instr_TRELLIS_FF_DI_Q [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_DI_4  (
    .CLK(clk),
    .DI(\CPU.instr [7]),
    .LSR(1'h0),
    .Q(\CPU.instr_TRELLIS_FF_DI_Q [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[31]),
    .LSR(1'h0),
    .Q(\CPU.instr [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[30]),
    .LSR(1'h0),
    .Q(\CPU.instr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[21]),
    .LSR(1'h0),
    .Q(\CPU.instr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[20]),
    .LSR(1'h0),
    .Q(\CPU.instr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[19]),
    .LSR(1'h0),
    .Q(\CPU.instr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[18]),
    .LSR(1'h0),
    .Q(\CPU.instr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[17]),
    .LSR(1'h0),
    .Q(\CPU.instr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[16]),
    .LSR(1'h0),
    .Q(\CPU.instr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[15]),
    .LSR(1'h0),
    .Q(\CPU.instr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[14]),
    .LSR(1'h0),
    .Q(\CPU.instr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[13]),
    .LSR(1'h0),
    .Q(\CPU.instr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[12]),
    .LSR(1'h0),
    .Q(\CPU.instr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[29]),
    .LSR(1'h0),
    .Q(\CPU.instr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[11]),
    .LSR(1'h0),
    .Q(\CPU.instr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[10]),
    .LSR(1'h0),
    .Q(\CPU.instr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[9]),
    .LSR(1'h0),
    .Q(\CPU.instr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[8]),
    .LSR(1'h0),
    .Q(\CPU.instr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[7]),
    .LSR(1'h0),
    .Q(\CPU.instr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[6]),
    .LSR(1'h0),
    .Q(\CPU.instr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[5]),
    .LSR(1'h0),
    .Q(\CPU.instr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[4]),
    .LSR(1'h0),
    .Q(\CPU.instr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[2]),
    .LSR(1'h0),
    .Q(\CPU.instr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[28]),
    .LSR(1'h0),
    .Q(\CPU.instr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[27]),
    .LSR(1'h0),
    .Q(\CPU.instr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[26]),
    .LSR(1'h0),
    .Q(\CPU.instr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[25]),
    .LSR(1'h0),
    .Q(\CPU.instr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[24]),
    .LSR(1'h0),
    .Q(\CPU.instr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[23]),
    .LSR(1'h0),
    .Q(\CPU.instr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[22]),
    .LSR(1'h0),
    .Q(\CPU.instr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.isALU_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [6]),
    .C(\CPU.isALU_LUT4_Z_C [0]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isALU )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [2]),
    .Z(\CPU.isALU_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isALUimm_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.isALU ),
    .Z(\CPU.isALUimm )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALUreg_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.instr [5]),
    .Z(\CPU.isALUreg )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isAUIPC ),
    .D(\CPU.PCplusImm [2]),
    .Z(\CPU.isAUIPC_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isAUIPC ),
    .D(\CPU.PCplusImm [1]),
    .Z(\CPU.isAUIPC_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isAUIPC ),
    .D(\CPU.PC [0]),
    .Z(\CPU.aluOut_LUT4_Z_29_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [23]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.aluOut_LUT4_Z_6_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [22]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.aluOut_LUT4_Z_7_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [9]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [7]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [6]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [5]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [4]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [3]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [21]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [17]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [16]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [15]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.aluOut_LUT4_Z_14_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [14]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [13]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [11]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isAUIPC_LUT4_D_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [10]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.isAUIPC_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isAUIPC_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.isLUI_LUT4_Z_C [0]),
    .Z(\CPU.isAUIPC )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.isBranch_LUT4_D  (
    .A(\CPU.isBranch_LUT4_D_A [0]),
    .B(\CPU.isBranch_LUT4_D_A [1]),
    .C(\CPU.isBranch_LUT4_D_A [2]),
    .D(\CPU.isBranch ),
    .Z(\CPU.jumpToPCplusImm_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.isBranch_LUT4_D_A_L6MUX21_Z  (
    .D0(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0 ),
    .D1(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.isBranch_LUT4_D_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [14]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [3]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [14]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h3fff)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [1]),
    .C(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [2]),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [3]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0]),
    .Z(\CPU.isBranch_LUT4_D_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isBranch_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isStore_LUT4_Z_D ),
    .D(\CPU.instr [6]),
    .Z(\CPU.isBranch )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.isJALR_PFUMX_Z  (
    .ALUT(\CPU.isJALR_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isJALR_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.isJALR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.isJALR_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isJAL ),
    .B(\CPU.instr [4]),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [6]),
    .Z(\CPU.isJALR_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isJALR_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isJALR_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0110)
  ) \CPU.isJAL_LUT4_A  (
    .A(\CPU.isJAL ),
    .B(\CPU.instr [2]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isJAL_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT  (
    .ALUT(\CPU.isJAL_LUT4_A_Z ),
    .BLUT(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_C  (
    .A(\CPU.rs2 [3]),
    .B(\CPU.instr [23]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h5300)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_C_1  (
    .A(\CPU.rs2 [3]),
    .B(\CPU.instr [23]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_C_2  (
    .A(\CPU.rs2 [4]),
    .B(\CPU.instr [24]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h5300)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_C_3  (
    .A(\CPU.rs2 [4]),
    .B(\CPU.instr [24]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ac)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_C_4  (
    .A(\CPU.rs2 [5]),
    .B(\CPU.instr [25]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h5300)
  ) \CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_C_5  (
    .A(\CPU.rs2 [5]),
    .B(\CPU.instr [25]),
    .C(\CPU.isJAL_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.aluPlus_LUT4_Z_20_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C  (
    .A(1'h0),
    .B(mem_rdata[3]),
    .C(\CPU.isJAL ),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[31]),
    .C(\CPU.instr [31]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[30]),
    .C(\CPU.instr [30]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(mem_rdata[21]),
    .C(\CPU.instr [21]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.instr [20]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.instr [19]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.instr [18]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.instr [17]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(mem_rdata[16]),
    .C(\CPU.instr [16]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.instr [15]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(mem_rdata[14]),
    .C(\CPU.instr [14]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(mem_rdata[13]),
    .C(\CPU.instr [13]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(mem_rdata[12]),
    .C(\CPU.instr [12]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(mem_rdata[29]),
    .C(\CPU.instr [29]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(mem_rdata[11]),
    .C(\CPU.instr [11]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(mem_rdata[10]),
    .C(\CPU.instr [10]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(mem_rdata[9]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(mem_rdata[8]),
    .C(\CPU.instr [8]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(mem_rdata[7]),
    .C(\CPU.instr [7]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(mem_rdata[6]),
    .C(\CPU.instr [6]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(mem_rdata[5]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_27  (
    .A(1'h0),
    .B(mem_rdata[4]),
    .C(\CPU.instr [4]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_28  (
    .A(1'h0),
    .B(mem_rdata[2]),
    .C(\CPU.instr [2]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(mem_rdata[28]),
    .C(\CPU.instr [28]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(mem_rdata[27]),
    .C(\CPU.instr [27]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(mem_rdata[26]),
    .C(\CPU.instr [26]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(mem_rdata[25]),
    .C(\CPU.instr [25]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.instr [24]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.instr [23]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.isJAL_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.instr [22]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.isJAL_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isJAL_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJALR ),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.isJAL_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(mem_rdata[3]),
    .LSR(1'h0),
    .Q(\CPU.isJAL )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C [0]),
    .D(\CPU.instr [5]),
    .Z(\CPU.isLUI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C [0]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [30]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [31]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [31]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [28]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [28]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [27]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [27]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [24]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [24]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [23]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [23]),
    .Z(\CPU.aluOut_LUT4_Z_6_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [22]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [22]),
    .Z(\CPU.aluOut_LUT4_Z_7_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [21]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [21]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [17]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [17]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [15]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [15]),
    .Z(\CPU.aluOut_LUT4_Z_14_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_C_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [14]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [14]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [30]),
    .D(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [30]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [31]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [29]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [20]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [19]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [18]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [17]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [16]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [15]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [14]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [13]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [12]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [28]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [27]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [26]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [25]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [24]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [23]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [22]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI ),
    .D(\CPU.instr [21]),
    .Z(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.isLUI_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isLUI_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [31]),
    .Z(\CPU.isLoad_LUT4_D_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [30]),
    .Z(\CPU.isLoad_LUT4_D_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [28]),
    .Z(\CPU.isLoad_LUT4_D_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [27]),
    .Z(\CPU.isLoad_LUT4_D_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [24]),
    .Z(\CPU.isLoad_LUT4_D_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [21]),
    .Z(\CPU.isLoad_LUT4_D_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [19]),
    .Z(\CPU.isLoad_LUT4_D_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [18]),
    .Z(\CPU.isLoad_LUT4_D_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [17]),
    .Z(\CPU.isLoad_LUT4_D_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_C_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [16]),
    .Z(\CPU.isLoad_LUT4_D_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [14]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [13]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [2]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [1]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [11]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [10]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [9]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [7]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [6]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [5]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [4]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isLoad_LUT4_D_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [3]),
    .D(\CPU.isLoad ),
    .Z(\CPU.isLoad_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isLoad_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.isLoad_LUT4_Z_D ),
    .Z(\CPU.isLoad )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.isLoad_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [4]),
    .D(\CPU.isALU_LUT4_Z_C [0]),
    .Z(\CPU.isLoad_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [31]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [30]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [21]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [20]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [19]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [18]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [17]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [16]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [15]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [14]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [13]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [12]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [29]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [11]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [10]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [9]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [7]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [6]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [5]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [4]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [3]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [2]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [1]),
    .Z(\CPU.isSYSTEM_LUT4_C_29_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [28]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_30  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [0]),
    .Z(\CPU.aluOut_LUT4_Z_29_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [27]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [26]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [25]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [24]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [23]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isSYSTEM_LUT4_C_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [22]),
    .Z(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.isSYSTEM_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C [0]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [5]),
    .Z(\CPU.isSYSTEM )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isStore_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [6]),
    .D(\CPU.isStore_LUT4_Z_D ),
    .Z(\CPU.isStore )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isStore_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isStore_LUT4_Z_D ),
    .Z(\CPU.isStore_LUT4_Z_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.isStore_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [4]),
    .C(\CPU.isALU_LUT4_Z_C [0]),
    .D(\CPU.instr [5]),
    .Z(\CPU.isStore_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D  (
    .A(1'h0),
    .B(\CPU.PCplusImm [19]),
    .C(\CPU.PCplus4 [19]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.PCplusImm [13]),
    .C(\CPU.PCplus4 [13]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D_2  (
    .A(1'h0),
    .B(\CPU.PCplusImm [12]),
    .C(\CPU.PCplus4 [12]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.PCplusImm [11]),
    .C(\CPU.PCplus4 [11]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D_4  (
    .A(1'h0),
    .B(\CPU.PCplusImm [8]),
    .C(\CPU.PCplus4 [8]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D_5  (
    .A(1'h0),
    .B(\CPU.PCplusImm [7]),
    .C(\CPU.PCplus4 [7]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.jumpToPCplusImm_LUT4_D_6  (
    .A(1'h0),
    .B(\CPU.PCplusImm [6]),
    .C(\CPU.PCplus4 [6]),
    .D(\CPU.jumpToPCplusImm ),
    .Z(\CPU.jumpToPCplusImm_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.jumpToPCplusImm_PFUMX_Z  (
    .ALUT(\CPU.jumpToPCplusImm_PFUMX_Z_ALUT ),
    .BLUT(\CPU.jumpToPCplusImm_PFUMX_Z_BLUT ),
    .C0(\CPU.isJAL ),
    .Z(\CPU.jumpToPCplusImm )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.jumpToPCplusImm_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.jumpToPCplusImm_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.loadstore_addr_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.loadstore_addr_L6MUX21_Z_1  (
    .D0(\CPU.loadstore_addr_L6MUX21_Z_1_D0 ),
    .D1(\CPU.loadstore_addr_L6MUX21_Z_1_D1 ),
    .SD(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [17]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h8fff)
  ) \CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h7000)
  ) \CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [17]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hff70)
  ) \CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h008f)
  ) \CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.loadstore_addr_L6MUX21_Z_2  (
    .D0(\CPU.loadstore_addr_L6MUX21_Z_2_D0 ),
    .D1(\CPU.loadstore_addr_L6MUX21_Z_2_D1 ),
    .SD(\CPU.rs1 [20]),
    .Z(\CPU.loadstore_addr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [22]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hfbff)
  ) \CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0400)
  ) \CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [22]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hff4f)
  ) \CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h00b0)
  ) \CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [18]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0700)
  ) \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hf8ff)
  ) \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [18]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h80f0)
  ) \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h7f0f)
  ) \CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.loadstore_addr_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.loadstore_addr_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.loadstore_addr_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.loadstore_addr_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.loadstore_addr_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'he178)
  ) \CPU.loadstore_addr_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_A [0]),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [15]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.loadstore_addr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_A [0]),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.loadstore_addr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.loadstore_addr_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [0]),
    .D(\CPU.loadstore_addr_LUT4_Z_12_C [0]),
    .Z(\CPU.loadstore_addr [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_11_B [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_12_C [3]),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.loadstore_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_11_B [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_12_C [3]),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [24]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_12_B [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_12_C [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.loadstore_addr_LUT4_Z_11_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_12_B [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_12_C [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.loadstore_addr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.loadstore_addr_LUT4_Z_12_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_12_C [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_9_D [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.loadstore_addr_LUT4_Z_12_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_LUT4_Z_12_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [7]),
    .C(\CPU.instr [20]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_12_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_LUT4_Z_12_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [21]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_12_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_LUT4_Z_12_C_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [9]),
    .C(\CPU.instr [22]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_12_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_LUT4_Z_12_C_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [23]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_12_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5]),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.loadstore_addr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_14_B [0]),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.loadstore_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [18]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.rs1 [18]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.rs1 [18]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.loadstore_addr_LUT4_Z_14_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_15_B [0]),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.loadstore_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [22]),
    .B(\CPU.rs1 [21]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h3fff)
  ) \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [22]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [22]),
    .B(\CPU.rs1 [21]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_15_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h708f)
  ) \CPU.loadstore_addr_LUT4_Z_16  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.loadstore_addr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'he178)
  ) \CPU.loadstore_addr_LUT4_Z_2  (
    .A(\CPU.loadstore_addr_LUT4_Z_3_B [0]),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.loadstore_addr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_3_B [0]),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.loadstore_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.loadstore_addr_LUT4_Z_3_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B [0]),
    .C(\CPU.instr [30]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.loadstore_addr_LUT4_Z_3_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B [0]),
    .C(\CPU.instr [30]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.loadstore_addr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [7]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [27]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [9]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h3fff)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [9]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0223)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_6_B [0]),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h3bbf)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_6_B [0]),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [27]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [9]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0223)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_6_B [0]),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h3bbf)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_6_B [0]),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [9]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h333f)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [29]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hd400)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B [0]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [10]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffd4)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B [0]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [10]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0  (
    .D0(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z ),
    .D1(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1 ),
    .SD(\CPU.rs1 [12]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1  (
    .D0(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z ),
    .SD(\CPU.rs1 [12]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1  (
    .D0(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_1_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z ),
    .D1(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z ),
    .SD(\CPU.rs1 [13]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h300c)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h300c)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [15]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [14]),
    .B(\CPU.rs1 [13]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_5_B [0]),
    .C(\CPU.instr [28]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.loadstore_addr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.loadstore_addr_LUT4_Z_5_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_6_B [0]),
    .C(\CPU.instr [27]),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.loadstore_addr_LUT4_Z_5_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_6_B [0]),
    .C(\CPU.instr [27]),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.loadstore_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [4]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [6]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h3fff)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [6]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0223)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0]),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h3bbf)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0]),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [6]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0223)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0]),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h3bbf)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0]),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [6]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h333f)
  ) \CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [26]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_6_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.loadstore_addr_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_7_B [0]),
    .C(\CPU.instr [25]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.loadstore_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.loadstore_addr_LUT4_Z_7_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5]),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.loadstore_addr_LUT4_Z_7_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h30cf)
  ) \CPU.loadstore_addr_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .D(\CPU.mem_addr_LUT4_Z_D [3]),
    .Z(\CPU.loadstore_addr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z  (
    .D0(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0 ),
    .D1(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [5]),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h8f00)
  ) \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [31]),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [18]),
    .B(\CPU.rs1 [17]),
    .C(\CPU.rs1 [16]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.loadstore_addr_LUT4_Z_8_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.loadstore_addr_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr_LUT4_Z_9_C [0]),
    .D(\CPU.loadstore_addr_LUT4_Z_9_D [1]),
    .Z(\CPU.loadstore_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr_LUT4_Z_9_C [0]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr_LUT4_Z_9_C [0]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [0]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [1]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_9_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.loadstore_addr_LUT4_Z_9_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr_LUT4_Z_12_C [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.loadstore_addr_LUT4_Z_9_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.loadstore_addr_LUT4_Z_9_D_LUT4_Z  (
    .A(\CPU.instr [7]),
    .B(\CPU.instr [20]),
    .C(\CPU.instr [5]),
    .D(\CPU.rs1 [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_9_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h001f)
  ) \CPU.loadstore_addr_LUT4_Z_A_LUT4_Z  (
    .A(\CPU.rs1 [12]),
    .B(\CPU.rs1 [13]),
    .C(\CPU.instr [31]),
    .D(\CPU.loadstore_addr_LUT4_Z_4_B_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0]),
    .Z(\CPU.loadstore_addr_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.loadstore_addr_PFUMX_Z  (
    .ALUT(\CPU.loadstore_addr_PFUMX_Z_ALUT ),
    .BLUT(\CPU.loadstore_addr_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [11]),
    .Z(\CPU.loadstore_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.loadstore_addr_PFUMX_Z_1  (
    .ALUT(\CPU.loadstore_addr_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.loadstore_addr_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1 [9]),
    .Z(\CPU.loadstore_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.loadstore_addr_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_5_B [0]),
    .B(\CPU.instr [28]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.instr [29]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.loadstore_addr_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_5_B [0]),
    .B(\CPU.instr [28]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.instr [29]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.loadstore_addr_PFUMX_Z_2  (
    .ALUT(\CPU.loadstore_addr_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.loadstore_addr_PFUMX_Z_2_BLUT ),
    .C0(\CPU.rs1 [6]),
    .Z(\CPU.loadstore_addr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \CPU.loadstore_addr_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_7_B [0]),
    .B(\CPU.instr [25]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.instr [26]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \CPU.loadstore_addr_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_7_B [0]),
    .B(\CPU.instr [25]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.instr [26]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.loadstore_addr_PFUMX_Z_3  (
    .ALUT(\CPU.loadstore_addr_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.loadstore_addr_PFUMX_Z_3_BLUT ),
    .C0(\CPU.rs1 [20]),
    .Z(\CPU.loadstore_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf40b)
  ) \CPU.loadstore_addr_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hbf40)
  ) \CPU.loadstore_addr_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hef10)
  ) \CPU.loadstore_addr_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_3_B [0]),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf708)
  ) \CPU.loadstore_addr_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr_LUT4_Z_3_B [0]),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.loadstore_addr_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [15]),
    .C(\CPU.PC [15]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [14]),
    .C(\CPU.PC [14]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [5]),
    .C(\CPU.PC [5]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [21]),
    .C(\CPU.PC [21]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [1]),
    .C(\CPU.PC [1]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [0]),
    .C(\CPU.PC [0]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [3]),
    .C(\CPU.PC [3]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [2]),
    .C(\CPU.PC [2]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [4]),
    .C(\CPU.PC [4]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [19]),
    .C(\CPU.PC [19]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_18  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [23]),
    .C(\CPU.PC [23]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [18]),
    .C(\CPU.PC [18]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [13]),
    .C(\CPU.PC [13]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [17]),
    .C(\CPU.PC [17]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_21  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [22]),
    .C(\CPU.PC [22]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_22  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [16]),
    .C(\CPU.PC [16]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [12]),
    .C(\CPU.PC [12]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [11]),
    .C(\CPU.PC [11]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [10]),
    .C(\CPU.PC [10]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [9]),
    .C(\CPU.PC [9]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [8]),
    .C(\CPU.PC [8]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [7]),
    .C(\CPU.PC [7]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_addr_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [6]),
    .C(\CPU.PC [6]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.mem_addr_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.mem_addr_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.mem_addr_LUT4_Z_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.state [0]),
    .D(\CPU.state [1]),
    .Z(\CPU.mem_addr_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_addr_PFUMX_Z  (
    .ALUT(\CPU.mem_addr_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_addr_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(\CPU.mem_addr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.mem_addr_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC [20]),
    .Z(\CPU.mem_addr_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h30cf)
  ) \CPU.mem_addr_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr_LUT4_Z_8_B [0]),
    .C(\CPU.loadstore_addr_LUT4_Z_8_B [1]),
    .D(\CPU.mem_addr_LUT4_Z_D [3]),
    .Z(\CPU.mem_addr_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.mem_byteAccess_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.mem_byteAccess )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B  (
    .A(1'h0),
    .B(\CPU.mem_rdata [1]),
    .C(mem_rdata[17]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.mem_rdata [0]),
    .C(mem_rdata[16]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.mem_rdata_LUT4_B_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [1]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.mem_rdata_LUT4_B_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [1]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[31]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[30]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[21]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[20]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[19]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[18]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[17]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[16]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(mem_rdata[31]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(mem_rdata[14]),
    .C(mem_rdata[30]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(mem_rdata[13]),
    .C(mem_rdata[29]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(mem_rdata[12]),
    .C(mem_rdata[28]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[29]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(mem_rdata[11]),
    .C(mem_rdata[27]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(mem_rdata[10]),
    .C(mem_rdata[26]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(mem_rdata[9]),
    .C(mem_rdata[25]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(mem_rdata[8]),
    .C(mem_rdata[24]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(mem_rdata[7]),
    .C(mem_rdata[23]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(mem_rdata[6]),
    .C(mem_rdata[22]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(mem_rdata[5]),
    .C(mem_rdata[21]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_27  (
    .A(1'h0),
    .B(mem_rdata[4]),
    .C(mem_rdata[20]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_28  (
    .A(1'h0),
    .B(mem_rdata[3]),
    .C(mem_rdata[19]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_29  (
    .A(1'h0),
    .B(mem_rdata[2]),
    .C(mem_rdata[18]),
    .D(\CPU.mem_rdata_LUT4_B_D [1]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[28]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[27]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[26]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[25]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[24]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[23]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.LOAD_sign ),
    .C(mem_rdata[22]),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.mem_rdata_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata [1]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [1]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(\CPU.mem_rdata [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_rdata [0]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [0]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(\CPU.mem_rdata [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rstrb_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rstrb ),
    .D(\mult1.cs ),
    .Z(\CPU.mem_rstrb_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'he0ff)
  ) \CPU.mem_rstrb_LUT4_C_Z_LUT4_C  (
    .A(\mult1.s_LUT4_Z_C [4]),
    .B(\mult1.s_LUT4_Z_C [3]),
    .C(\CPU.mem_rstrb_LUT4_C_Z ),
    .D(resetn),
    .Z(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.mem_rstrb_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rstrb_LUT4_Z_C ),
    .D(\CPU.state [0]),
    .Z(\CPU.mem_rstrb )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rstrb_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.state [2]),
    .Z(\CPU.mem_rstrb_LUT4_Z_C )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [7]),
    .C(\CPU.rs2 [23]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2 [6]),
    .C(\CPU.rs2 [22]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [5]),
    .C(\CPU.rs2 [5]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [4]),
    .C(\CPU.rs2 [4]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_12  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [3]),
    .C(\CPU.rs2 [3]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_13  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [2]),
    .C(\CPU.rs2 [2]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [1]),
    .C(\CPU.rs2 [1]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [0]),
    .C(\CPU.rs2 [0]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs2 [5]),
    .C(\CPU.rs2 [21]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2 [4]),
    .C(\CPU.rs2 [20]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs2 [3]),
    .C(\CPU.rs2 [19]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2 [2]),
    .C(\CPU.rs2 [18]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2 [1]),
    .C(\CPU.rs2 [17]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.rs2 [0]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [7]),
    .C(\CPU.rs2 [7]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wdata_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.mem_wdata_LUT4_Z_9_B [6]),
    .C(\CPU.rs2 [6]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_wdata [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [15]),
    .C(\CPU.rs2 [31]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2 [14]),
    .C(\CPU.rs2 [30]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs2 [13]),
    .C(\CPU.rs2 [29]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2 [12]),
    .C(\CPU.rs2 [28]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs2 [11]),
    .C(\CPU.rs2 [27]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2 [10]),
    .C(\CPU.rs2 [26]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2 [9]),
    .C(\CPU.rs2 [25]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_wdata_LUT4_Z_9_B_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.rs2 [8]),
    .C(\CPU.rs2 [24]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_wdata_LUT4_Z_9_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_wmask_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.STORE_wmask [3]),
    .D(\mult1.wr ),
    .Z(\CPU.mem_wmask [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_wmask_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.STORE_wmask [2]),
    .D(\mult1.wr ),
    .Z(\CPU.mem_wmask [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_wmask_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.STORE_wmask [1]),
    .D(\mult1.wr ),
    .Z(\CPU.mem_wmask [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_wmask_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.STORE_wmask [0]),
    .D(\mult1.wr ),
    .Z(\CPU.mem_wmask [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.needToWait_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.needToWait_LUT4_Z_D [4]),
    .Z(\CPU.needToWait )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4f44)
  ) \CPU.needToWait_LUT4_Z_D_LUT4_A  (
    .A(\CPU.needToWait_LUT4_Z_D [4]),
    .B(\CPU.state [2]),
    .C(\CPU.needToWait_LUT4_Z_D_LUT4_A_C ),
    .D(\CPU.state [3]),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \CPU.needToWait_LUT4_Z_D_LUT4_A_1  (
    .A(\CPU.needToWait_LUT4_Z_D [4]),
    .B(\CPU.state [2]),
    .C(\CPU.needToWait_LUT4_Z_D_LUT4_A_C ),
    .D(\CPU.state [3]),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.needToWait_LUT4_Z_D_LUT4_A_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rbusy ),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.needToWait_LUT4_Z_D_LUT4_A_C )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.needToWait_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.needToWait_LUT4_Z_D_LUT4_Z_C ),
    .D(\CPU.isLoad_LUT4_Z_D ),
    .Z(\CPU.needToWait_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.needToWait_LUT4_Z_D_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.funct3IsShift ),
    .Z(\CPU.needToWait_LUT4_Z_D_LUT4_Z_C )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.predicate_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.predicate ),
    .D(\CPU.isBranch ),
    .Z(\CPU.predicate_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.predicate_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.predicate_LUT4_Z_C ),
    .D(\CPU.isBranch_LUT4_D_A [0]),
    .Z(\CPU.predicate )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.predicate_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isBranch_LUT4_D_A [1]),
    .D(\CPU.isBranch_LUT4_D_A [2]),
    .Z(\CPU.predicate_LUT4_Z_C )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A  (
    .A(\CPU.registerFile[0] [31]),
    .B(\CPU.registerFile[4] [31]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_1  (
    .A(\CPU.registerFile[0] [30]),
    .B(\CPU.registerFile[4] [30]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_10  (
    .A(\CPU.registerFile[0] [14]),
    .B(\CPU.registerFile[4] [14]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_A_10_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_11  (
    .A(\CPU.registerFile[0] [12]),
    .B(\CPU.registerFile[4] [12]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_12  (
    .A(\CPU.registerFile[0] [11]),
    .B(\CPU.registerFile[4] [11]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_13  (
    .A(\CPU.registerFile[0] [9]),
    .B(\CPU.registerFile[4] [9]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_14  (
    .A(\CPU.registerFile[0] [8]),
    .B(\CPU.registerFile[4] [8]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_15  (
    .A(\CPU.registerFile[0] [7]),
    .B(\CPU.registerFile[4] [7]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_A_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[0]_LUT4_A_15_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_15_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_15_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_15_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_15_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_4_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_15_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_16  (
    .A(\CPU.registerFile[0] [6]),
    .B(\CPU.registerFile[4] [6]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_17  (
    .A(\CPU.registerFile[0] [4]),
    .B(\CPU.registerFile[4] [4]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_18  (
    .A(\CPU.registerFile[0] [3]),
    .B(\CPU.registerFile[4] [3]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_19  (
    .A(\CPU.registerFile[0] [2]),
    .B(\CPU.registerFile[4] [2]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_2  (
    .A(\CPU.registerFile[0] [29]),
    .B(\CPU.registerFile[4] [29]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_20  (
    .A(\CPU.registerFile[0] [31]),
    .B(\CPU.registerFile[4] [31]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_A_20_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_20_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_20_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_20_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_20_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_6_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_20_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_21  (
    .A(\CPU.registerFile[0] [30]),
    .B(\CPU.registerFile[4] [30]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[0]_LUT4_A_22  (
    .A(\CPU.registerFile[0] [29]),
    .B(\CPU.registerFile[4] [29]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_A_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f11)
  ) \CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_22_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_22_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_22_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_22_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_26_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_22_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_23  (
    .A(\CPU.registerFile[0] [28]),
    .B(\CPU.registerFile[4] [28]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_28_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_24  (
    .A(\CPU.registerFile[0] [25]),
    .B(\CPU.registerFile[4] [25]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_30_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[0]_LUT4_A_25  (
    .A(\CPU.registerFile[0] [24]),
    .B(\CPU.registerFile[4] [24]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_A_25_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f11)
  ) \CPU.registerFile[0]_LUT4_A_25_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_25_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_25_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_25_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_25_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_29_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_25_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[0]_LUT4_A_26  (
    .A(\CPU.registerFile[0] [23]),
    .B(\CPU.registerFile[4] [23]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_27  (
    .A(\CPU.registerFile[0] [20]),
    .B(\CPU.registerFile[4] [20]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_34_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_28  (
    .A(\CPU.registerFile[0] [19]),
    .B(\CPU.registerFile[4] [19]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_35_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_29  (
    .A(\CPU.registerFile[0] [17]),
    .B(\CPU.registerFile[4] [17]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_37_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_3  (
    .A(\CPU.registerFile[0] [28]),
    .B(\CPU.registerFile[4] [28]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_30  (
    .A(\CPU.registerFile[0] [16]),
    .B(\CPU.registerFile[4] [16]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_A_30_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_31  (
    .A(\CPU.registerFile[0] [14]),
    .B(\CPU.registerFile[4] [14]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_A_31_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_31_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_31_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_31_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_31_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_10_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_31_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_32  (
    .A(\CPU.registerFile[0] [13]),
    .B(\CPU.registerFile[4] [13]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_39_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_33  (
    .A(\CPU.registerFile[0] [9]),
    .B(\CPU.registerFile[4] [9]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_A_33_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[0]_LUT4_A_33_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_33_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_33_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_33_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_33_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_13_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_33_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_34  (
    .A(\CPU.registerFile[0] [6]),
    .B(\CPU.registerFile[4] [6]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_A_34_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_35  (
    .A(\CPU.registerFile[0] [5]),
    .B(\CPU.registerFile[4] [5]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_42_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_36  (
    .A(\CPU.registerFile[0] [4]),
    .B(\CPU.registerFile[4] [4]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_43_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_37  (
    .A(\CPU.registerFile[0] [3]),
    .B(\CPU.registerFile[4] [3]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_44_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_38  (
    .A(\CPU.registerFile[0] [1]),
    .B(\CPU.registerFile[4] [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_A_38_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_39  (
    .A(\CPU.registerFile[0] [0]),
    .B(\CPU.registerFile[4] [0]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_47_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_4  (
    .A(\CPU.registerFile[0] [27]),
    .B(\CPU.registerFile[4] [27]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_5  (
    .A(\CPU.registerFile[0] [25]),
    .B(\CPU.registerFile[4] [25]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_6  (
    .A(\CPU.registerFile[0] [24]),
    .B(\CPU.registerFile[4] [24]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_7  (
    .A(\CPU.registerFile[0] [21]),
    .B(\CPU.registerFile[4] [21]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[0]_LUT4_A_7_Z [0]),
    .D(\CPU.registerFile[0]_LUT4_A_7_Z [1]),
    .Z(\CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[0]_LUT4_A_7_Z [2]),
    .D(\CPU.registerFile[0]_LUT4_A_7_Z [3]),
    .Z(\CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_7_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_8  (
    .A(\CPU.registerFile[0] [19]),
    .B(\CPU.registerFile[4] [19]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[0]_LUT4_A_8_Z_LUT4_A  (
    .A(\CPU.registerFile[0]_LUT4_A_8_Z [0]),
    .B(\CPU.registerFile[0]_LUT4_A_8_Z [1]),
    .C(\CPU.registerFile[0]_LUT4_A_8_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_8_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_1_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_8_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[0]_LUT4_A_9  (
    .A(\CPU.registerFile[0] [15]),
    .B(\CPU.registerFile[4] [15]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[0]_LUT4_A_9_Z [0]),
    .D(\CPU.registerFile[0]_LUT4_A_9_Z [1]),
    .Z(\CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[0]_LUT4_A_9_Z [2]),
    .D(\CPU.registerFile[0]_LUT4_A_9_Z [3]),
    .Z(\CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[0]_LUT4_A_9_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [26]),
    .C(\CPU.registerFile[4] [26]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [23]),
    .C(\CPU.registerFile[4] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [1]),
    .C(\CPU.registerFile[4] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_10_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [0]),
    .C(\CPU.registerFile[4] [0]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_11_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_11_Z [2]),
    .Z(\CPU.registerFile[2]_LUT4_A_25_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [27]),
    .C(\CPU.registerFile[4] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_12_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [26]),
    .C(\CPU.registerFile[4] [26]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_13_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_13_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_A_29_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [22]),
    .C(\CPU.registerFile[4] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_14_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [21]),
    .C(\CPU.registerFile[4] [21]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_15_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_15_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_A_33_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [18]),
    .C(\CPU.registerFile[4] [18]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_16_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_16_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_A_36_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [15]),
    .C(\CPU.registerFile[4] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_17_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [12]),
    .C(\CPU.registerFile[4] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [11]),
    .C(\CPU.registerFile[4] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [22]),
    .C(\CPU.registerFile[4] [22]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [10]),
    .C(\CPU.registerFile[4] [10]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_20_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_20_Z [2]),
    .Z(\CPU.registerFile[2]_LUT4_A_40_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [8]),
    .C(\CPU.registerFile[4] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_21_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [7]),
    .C(\CPU.registerFile[4] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [2]),
    .C(\CPU.registerFile[4] [2]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[0]_LUT4_B_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_23_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_23_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_A_45_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_2_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_2_Z [2]),
    .Z(\CPU.registerFile[2]_LUT4_A_9_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [20]),
    .C(\CPU.registerFile[4] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [18]),
    .C(\CPU.registerFile[4] [18]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [17]),
    .C(\CPU.registerFile[4] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [16]),
    .C(\CPU.registerFile[4] [16]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [13]),
    .C(\CPU.registerFile[4] [13]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_7_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_7_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_A_15_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[0]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [10]),
    .C(\CPU.registerFile[4] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[0]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [5]),
    .C(\CPU.registerFile[4] [5]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_B_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_9_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_9_Z [2]),
    .Z(\CPU.registerFile[2]_LUT4_A_21_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[0]_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[0]_LUT4_B_Z [2]),
    .Z(\CPU.registerFile[2]_LUT4_A_5_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_1  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_10  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_11  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_12  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_13  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_14  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_15  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_16  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_17  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_18  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_19  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_2  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_20  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_21  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_22  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_23  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_24  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_25  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_26  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_27  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_28  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_29  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_3  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_30  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_31  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_4  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_5  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_6  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_7  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_8  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_9  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A  (
    .A(\CPU.registerFile[10] [31]),
    .B(\CPU.registerFile[14] [31]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_1  (
    .A(\CPU.registerFile[10] [30]),
    .B(\CPU.registerFile[14] [30]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_10  (
    .A(\CPU.registerFile[10] [21]),
    .B(\CPU.registerFile[14] [21]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_10_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_10_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_10_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_10_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_10_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_10_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_9_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_10_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_11  (
    .A(\CPU.registerFile[10] [20]),
    .B(\CPU.registerFile[14] [20]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_11_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_12  (
    .A(\CPU.registerFile[10] [18]),
    .B(\CPU.registerFile[14] [18]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_13  (
    .A(\CPU.registerFile[10] [17]),
    .B(\CPU.registerFile[14] [17]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_13_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_14  (
    .A(\CPU.registerFile[10] [16]),
    .B(\CPU.registerFile[14] [16]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_15  (
    .A(\CPU.registerFile[10] [15]),
    .B(\CPU.registerFile[14] [15]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_15_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_15_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_15_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_15_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_15_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_12_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_15_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_16  (
    .A(\CPU.registerFile[10] [14]),
    .B(\CPU.registerFile[14] [14]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_16_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_16_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_16_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_16_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_16_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_13_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_16_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_17  (
    .A(\CPU.registerFile[10] [13]),
    .B(\CPU.registerFile[14] [13]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_17_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_17_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_17_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_17_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_17_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_17_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_14_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_17_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_18  (
    .A(\CPU.registerFile[10] [12]),
    .B(\CPU.registerFile[14] [12]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_18_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_18_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_18_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_18_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_18_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_15_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_18_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_19  (
    .A(\CPU.registerFile[10] [11]),
    .B(\CPU.registerFile[14] [11]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_19_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_19_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_19_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_19_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_19_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_16_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_19_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_1_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_1_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_1_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_1_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_1_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_1_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_1_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_2  (
    .A(\CPU.registerFile[10] [29]),
    .B(\CPU.registerFile[14] [29]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_20  (
    .A(\CPU.registerFile[10] [10]),
    .B(\CPU.registerFile[14] [10]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_20_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_21  (
    .A(\CPU.registerFile[10] [9]),
    .B(\CPU.registerFile[14] [9]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_21_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_21_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_21_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_21_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_21_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_21_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_18_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_21_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_22  (
    .A(\CPU.registerFile[10] [8]),
    .B(\CPU.registerFile[14] [8]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_22_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_22_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_22_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_22_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_22_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_19_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_22_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_23  (
    .A(\CPU.registerFile[10] [6]),
    .B(\CPU.registerFile[14] [6]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_23_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_23_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_23_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_23_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_23_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_23_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_20_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_23_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_24  (
    .A(\CPU.registerFile[10] [5]),
    .B(\CPU.registerFile[14] [5]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_25  (
    .A(\CPU.registerFile[10] [4]),
    .B(\CPU.registerFile[14] [4]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_25_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_25_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_25_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_25_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_25_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_25_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_21_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_25_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_26  (
    .A(\CPU.registerFile[10] [3]),
    .B(\CPU.registerFile[14] [3]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_26_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_26_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_26_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_26_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_26_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_22_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_26_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_27  (
    .A(\CPU.registerFile[10] [2]),
    .B(\CPU.registerFile[14] [2]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_27_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[10]_LUT4_A_27_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[10]_LUT4_A_27_Z [0]),
    .C(\CPU.registerFile[10]_LUT4_A_27_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_28  (
    .A(\CPU.registerFile[10] [1]),
    .B(\CPU.registerFile[14] [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_28_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_29  (
    .A(\CPU.registerFile[10] [0]),
    .B(\CPU.registerFile[14] [0]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_29_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_29_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_29_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_29_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_29_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_29_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_24_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_29_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_2_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_2_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_2_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_2_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_2_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_2_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_2_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_3  (
    .A(\CPU.registerFile[10] [28]),
    .B(\CPU.registerFile[14] [28]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_30  (
    .A(\CPU.registerFile[10] [31]),
    .B(\CPU.registerFile[14] [31]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_31  (
    .A(\CPU.registerFile[10] [30]),
    .B(\CPU.registerFile[14] [30]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_31_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_31_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_31_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_31_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_31_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_31_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_25_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_31_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_32  (
    .A(\CPU.registerFile[10] [29]),
    .B(\CPU.registerFile[14] [29]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_27_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_33  (
    .A(\CPU.registerFile[10] [28]),
    .B(\CPU.registerFile[14] [28]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_33_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_33_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_33_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_33_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_33_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_33_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_27_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_33_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_34  (
    .A(\CPU.registerFile[10] [27]),
    .B(\CPU.registerFile[14] [27]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_34_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_35  (
    .A(\CPU.registerFile[10] [26]),
    .B(\CPU.registerFile[14] [26]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_35_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_35_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_35_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_35_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_35_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_35_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_28_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_35_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_35_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_36  (
    .A(\CPU.registerFile[10] [25]),
    .B(\CPU.registerFile[14] [25]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_36_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[10]_LUT4_A_36_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[10]_LUT4_A_36_Z [0]),
    .C(\CPU.registerFile[10]_LUT4_A_36_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_37  (
    .A(\CPU.registerFile[10] [24]),
    .B(\CPU.registerFile[14] [24]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_31_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_38  (
    .A(\CPU.registerFile[10] [23]),
    .B(\CPU.registerFile[14] [23]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_32_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_39  (
    .A(\CPU.registerFile[10] [22]),
    .B(\CPU.registerFile[14] [22]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_39_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_3_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_3_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_3_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_3_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_3_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_3_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_3_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_4  (
    .A(\CPU.registerFile[10] [27]),
    .B(\CPU.registerFile[14] [27]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_40  (
    .A(\CPU.registerFile[10] [21]),
    .B(\CPU.registerFile[14] [21]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_40_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_40_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_40_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_40_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_40_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_40_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_31_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_40_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_40_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_41  (
    .A(\CPU.registerFile[10] [20]),
    .B(\CPU.registerFile[14] [20]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_41_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_41_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_41_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_41_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_41_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_41_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_32_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_41_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_41_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_42  (
    .A(\CPU.registerFile[10] [19]),
    .B(\CPU.registerFile[14] [19]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_42_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_42_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_42_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_42_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_42_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_42_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_33_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_42_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_42_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_43  (
    .A(\CPU.registerFile[10] [18]),
    .B(\CPU.registerFile[14] [18]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_43_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_43_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_43_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_43_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_43_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_43_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_34_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_43_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_43_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_44  (
    .A(\CPU.registerFile[10] [17]),
    .B(\CPU.registerFile[14] [17]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_44_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_44_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_44_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_44_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_44_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_44_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_35_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_44_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_44_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_45  (
    .A(\CPU.registerFile[10] [16]),
    .B(\CPU.registerFile[14] [16]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_45_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_45_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_45_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_45_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_45_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_45_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_36_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_45_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_45_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_46  (
    .A(\CPU.registerFile[10] [15]),
    .B(\CPU.registerFile[14] [15]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_46_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_47  (
    .A(\CPU.registerFile[10] [14]),
    .B(\CPU.registerFile[14] [14]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_48  (
    .A(\CPU.registerFile[10] [13]),
    .B(\CPU.registerFile[14] [13]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_48_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[10]_LUT4_A_48_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[10]_LUT4_A_48_Z [0]),
    .C(\CPU.registerFile[10]_LUT4_A_48_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_49  (
    .A(\CPU.registerFile[10] [12]),
    .B(\CPU.registerFile[14] [12]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_49_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_4_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_4_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_4_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_4_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_4_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_4_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_4_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_5  (
    .A(\CPU.registerFile[10] [26]),
    .B(\CPU.registerFile[14] [26]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_50  (
    .A(\CPU.registerFile[10] [11]),
    .B(\CPU.registerFile[14] [11]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_50_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_51  (
    .A(\CPU.registerFile[10] [10]),
    .B(\CPU.registerFile[14] [10]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_13_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_52  (
    .A(\CPU.registerFile[10] [8]),
    .B(\CPU.registerFile[14] [8]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_52_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[10]_LUT4_A_53  (
    .A(\CPU.registerFile[10] [7]),
    .B(\CPU.registerFile[14] [7]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[11]_LUT4_A_53_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_54  (
    .A(\CPU.registerFile[10] [6]),
    .B(\CPU.registerFile[14] [6]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_54_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_54_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_54_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_54_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_54_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_54_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_41_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_54_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_54_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_55  (
    .A(\CPU.registerFile[10] [5]),
    .B(\CPU.registerFile[14] [5]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_55_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_55_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_55_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_55_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_55_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_55_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_42_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_55_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_55_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_56  (
    .A(\CPU.registerFile[10] [4]),
    .B(\CPU.registerFile[14] [4]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_56_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[10]_LUT4_A_56_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[10]_LUT4_A_56_Z [0]),
    .C(\CPU.registerFile[10]_LUT4_A_56_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_57  (
    .A(\CPU.registerFile[10] [3]),
    .B(\CPU.registerFile[14] [3]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_57_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_57_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_57_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_57_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_57_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_57_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_43_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_57_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_57_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_58  (
    .A(\CPU.registerFile[10] [2]),
    .B(\CPU.registerFile[14] [2]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_58_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_58_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_58_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_58_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_58_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_58_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_44_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_58_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_58_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_59  (
    .A(\CPU.registerFile[10] [1]),
    .B(\CPU.registerFile[14] [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_59_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_59_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_59_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_59_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_59_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_59_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_45_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_59_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_59_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_6  (
    .A(\CPU.registerFile[10] [25]),
    .B(\CPU.registerFile[14] [25]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_60  (
    .A(\CPU.registerFile[10] [0]),
    .B(\CPU.registerFile[14] [0]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[10]_LUT4_A_60_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_60_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_60_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_60_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_60_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_60_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_46_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_60_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_60_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_6_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_6_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_6_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_6_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_6_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_5_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_6_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_7  (
    .A(\CPU.registerFile[10] [24]),
    .B(\CPU.registerFile[14] [24]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_7_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_7_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_7_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_7_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_7_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_6_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_7_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_8  (
    .A(\CPU.registerFile[10] [23]),
    .B(\CPU.registerFile[14] [23]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[11]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[10]_LUT4_A_9  (
    .A(\CPU.registerFile[10] [22]),
    .B(\CPU.registerFile[14] [22]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[10]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_9_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_9_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_9_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_9_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_9_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_8_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_9_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[10]_LUT4_A_Z_LUT4_A  (
    .A(\CPU.registerFile[10]_LUT4_A_Z [0]),
    .B(\CPU.registerFile[10]_LUT4_A_Z [1]),
    .C(\CPU.registerFile[10]_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[10]_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[10]_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A  (
    .A(\CPU.registerFile[11] [31]),
    .B(\CPU.registerFile[15] [31]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_1  (
    .A(\CPU.registerFile[11] [30]),
    .B(\CPU.registerFile[15] [30]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_10  (
    .A(\CPU.registerFile[11] [21]),
    .B(\CPU.registerFile[15] [21]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_10_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_11  (
    .A(\CPU.registerFile[11] [20]),
    .B(\CPU.registerFile[15] [20]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_11_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_11_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_11_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_11_Z [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_12  (
    .A(\CPU.registerFile[11] [18]),
    .B(\CPU.registerFile[15] [18]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_13  (
    .A(\CPU.registerFile[11] [17]),
    .B(\CPU.registerFile[15] [17]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_13_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_13_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_13_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_13_Z [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_14  (
    .A(\CPU.registerFile[11] [16]),
    .B(\CPU.registerFile[15] [16]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_15  (
    .A(\CPU.registerFile[11] [15]),
    .B(\CPU.registerFile[15] [15]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_16  (
    .A(\CPU.registerFile[11] [14]),
    .B(\CPU.registerFile[15] [14]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_17  (
    .A(\CPU.registerFile[11] [13]),
    .B(\CPU.registerFile[15] [13]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_17_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_18  (
    .A(\CPU.registerFile[11] [12]),
    .B(\CPU.registerFile[15] [12]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_19  (
    .A(\CPU.registerFile[11] [11]),
    .B(\CPU.registerFile[15] [11]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_2  (
    .A(\CPU.registerFile[11] [29]),
    .B(\CPU.registerFile[15] [29]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_20  (
    .A(\CPU.registerFile[11] [10]),
    .B(\CPU.registerFile[15] [10]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_20_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_20_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_20_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_20_Z [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_21  (
    .A(\CPU.registerFile[11] [9]),
    .B(\CPU.registerFile[15] [9]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_21_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_22  (
    .A(\CPU.registerFile[11] [8]),
    .B(\CPU.registerFile[15] [8]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_23  (
    .A(\CPU.registerFile[11] [6]),
    .B(\CPU.registerFile[15] [6]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_23_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_24  (
    .A(\CPU.registerFile[11] [5]),
    .B(\CPU.registerFile[15] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[9]_LUT4_A_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_25  (
    .A(\CPU.registerFile[11] [4]),
    .B(\CPU.registerFile[15] [4]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_25_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_26  (
    .A(\CPU.registerFile[11] [3]),
    .B(\CPU.registerFile[15] [3]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_27  (
    .A(\CPU.registerFile[11] [2]),
    .B(\CPU.registerFile[15] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_27_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_28  (
    .A(\CPU.registerFile[11] [1]),
    .B(\CPU.registerFile[15] [1]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_28_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_28_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_28_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_28_Z [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_29  (
    .A(\CPU.registerFile[11] [0]),
    .B(\CPU.registerFile[15] [0]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_29_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_3  (
    .A(\CPU.registerFile[11] [28]),
    .B(\CPU.registerFile[15] [28]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_30  (
    .A(\CPU.registerFile[11] [31]),
    .B(\CPU.registerFile[15] [31]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_31  (
    .A(\CPU.registerFile[11] [30]),
    .B(\CPU.registerFile[15] [30]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_31_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_32  (
    .A(\CPU.registerFile[11] [29]),
    .B(\CPU.registerFile[15] [29]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_27_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_33  (
    .A(\CPU.registerFile[11] [28]),
    .B(\CPU.registerFile[15] [28]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_33_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_34  (
    .A(\CPU.registerFile[11] [27]),
    .B(\CPU.registerFile[15] [27]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_34_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_34_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_34_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_34_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_35  (
    .A(\CPU.registerFile[11] [26]),
    .B(\CPU.registerFile[15] [26]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_35_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_36  (
    .A(\CPU.registerFile[11] [25]),
    .B(\CPU.registerFile[15] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_36_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_37  (
    .A(\CPU.registerFile[11] [24]),
    .B(\CPU.registerFile[15] [24]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_38  (
    .A(\CPU.registerFile[11] [23]),
    .B(\CPU.registerFile[15] [23]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_32_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_39  (
    .A(\CPU.registerFile[11] [22]),
    .B(\CPU.registerFile[15] [22]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_39_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_39_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_39_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_39_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_4  (
    .A(\CPU.registerFile[11] [27]),
    .B(\CPU.registerFile[15] [27]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_40  (
    .A(\CPU.registerFile[11] [21]),
    .B(\CPU.registerFile[15] [21]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_40_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_41  (
    .A(\CPU.registerFile[11] [20]),
    .B(\CPU.registerFile[15] [20]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_41_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_42  (
    .A(\CPU.registerFile[11] [19]),
    .B(\CPU.registerFile[15] [19]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_42_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_43  (
    .A(\CPU.registerFile[11] [18]),
    .B(\CPU.registerFile[15] [18]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_43_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_44  (
    .A(\CPU.registerFile[11] [17]),
    .B(\CPU.registerFile[15] [17]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_44_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_45  (
    .A(\CPU.registerFile[11] [16]),
    .B(\CPU.registerFile[15] [16]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_45_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_46  (
    .A(\CPU.registerFile[11] [15]),
    .B(\CPU.registerFile[15] [15]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_46_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_46_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_46_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_46_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_47  (
    .A(\CPU.registerFile[11] [14]),
    .B(\CPU.registerFile[15] [14]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_48  (
    .A(\CPU.registerFile[11] [13]),
    .B(\CPU.registerFile[15] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_48_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_49  (
    .A(\CPU.registerFile[11] [12]),
    .B(\CPU.registerFile[15] [12]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_49_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_49_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_49_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_49_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_5  (
    .A(\CPU.registerFile[11] [26]),
    .B(\CPU.registerFile[15] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[9]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_50  (
    .A(\CPU.registerFile[11] [11]),
    .B(\CPU.registerFile[15] [11]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_50_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_50_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_50_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_50_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_51  (
    .A(\CPU.registerFile[11] [10]),
    .B(\CPU.registerFile[15] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_13_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_52  (
    .A(\CPU.registerFile[11] [8]),
    .B(\CPU.registerFile[15] [8]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_52_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_52_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_52_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_52_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[11]_LUT4_A_53  (
    .A(\CPU.registerFile[11] [7]),
    .B(\CPU.registerFile[15] [7]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[11]_LUT4_A_53_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[11]_LUT4_A_53_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[11]_LUT4_A_53_Z [0]),
    .C(\CPU.registerFile[11]_LUT4_A_53_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_54  (
    .A(\CPU.registerFile[11] [6]),
    .B(\CPU.registerFile[15] [6]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_54_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_55  (
    .A(\CPU.registerFile[11] [5]),
    .B(\CPU.registerFile[15] [5]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_55_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_56  (
    .A(\CPU.registerFile[11] [4]),
    .B(\CPU.registerFile[15] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_56_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_57  (
    .A(\CPU.registerFile[11] [3]),
    .B(\CPU.registerFile[15] [3]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_57_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_58  (
    .A(\CPU.registerFile[11] [2]),
    .B(\CPU.registerFile[15] [2]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_58_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_59  (
    .A(\CPU.registerFile[11] [1]),
    .B(\CPU.registerFile[15] [1]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_59_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_6  (
    .A(\CPU.registerFile[11] [25]),
    .B(\CPU.registerFile[15] [25]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_60  (
    .A(\CPU.registerFile[11] [0]),
    .B(\CPU.registerFile[15] [0]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[10]_LUT4_A_60_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_7  (
    .A(\CPU.registerFile[11] [24]),
    .B(\CPU.registerFile[15] [24]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_8  (
    .A(\CPU.registerFile[11] [23]),
    .B(\CPU.registerFile[15] [23]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[11]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[11]_LUT4_A_9  (
    .A(\CPU.registerFile[11] [22]),
    .B(\CPU.registerFile[15] [22]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[10]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[12]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[12] [19]),
    .C(\CPU.registerFile[14] [19]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[12]_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[12]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[12] [7]),
    .C(\CPU.registerFile[14] [7]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[12]_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[12]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[12] [9]),
    .C(\CPU.registerFile[14] [9]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[12]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[13]_LUT4_A  (
    .A(\CPU.registerFile[13] [19]),
    .B(\CPU.registerFile[15] [19]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[13]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[13]_LUT4_A_1  (
    .A(\CPU.registerFile[13] [7]),
    .B(\CPU.registerFile[15] [7]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[13]_LUT4_A_2  (
    .A(\CPU.registerFile[13] [9]),
    .B(\CPU.registerFile[15] [9]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[13]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[13]_LUT4_A_2_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[12]_LUT4_B_2_Z ),
    .BLUT(\CPU.registerFile[13]_LUT4_A_2_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[13]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[13]_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[12]_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[13]_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[13]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A  (
    .A(\CPU.registerFile[16] [31]),
    .B(\CPU.registerFile[18] [31]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_1  (
    .A(\CPU.registerFile[16] [30]),
    .B(\CPU.registerFile[18] [30]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_10  (
    .A(\CPU.registerFile[16] [15]),
    .B(\CPU.registerFile[18] [15]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[21]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_11  (
    .A(\CPU.registerFile[16] [14]),
    .B(\CPU.registerFile[17] [14]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[20]_LUT4_A_11_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_12  (
    .A(\CPU.registerFile[16] [13]),
    .B(\CPU.registerFile[20] [13]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_13  (
    .A(\CPU.registerFile[16] [12]),
    .B(\CPU.registerFile[18] [12]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[21]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_14  (
    .A(\CPU.registerFile[16] [11]),
    .B(\CPU.registerFile[17] [11]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[20]_LUT4_A_13_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_15  (
    .A(\CPU.registerFile[16] [9]),
    .B(\CPU.registerFile[18] [9]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_16  (
    .A(\CPU.registerFile[16] [8]),
    .B(\CPU.registerFile[18] [8]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_17  (
    .A(\CPU.registerFile[16] [6]),
    .B(\CPU.registerFile[18] [6]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_18  (
    .A(\CPU.registerFile[16] [5]),
    .B(\CPU.registerFile[18] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_17_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_19  (
    .A(\CPU.registerFile[16] [4]),
    .B(\CPU.registerFile[18] [4]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_2  (
    .A(\CPU.registerFile[16] [29]),
    .B(\CPU.registerFile[17] [29]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[20]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_20  (
    .A(\CPU.registerFile[16] [3]),
    .B(\CPU.registerFile[18] [3]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_21  (
    .A(\CPU.registerFile[16] [2]),
    .B(\CPU.registerFile[18] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_20_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_22  (
    .A(\CPU.registerFile[16] [0]),
    .B(\CPU.registerFile[18] [0]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_21_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_23  (
    .A(\CPU.registerFile[16] [30]),
    .B(\CPU.registerFile[18] [30]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_24  (
    .A(\CPU.registerFile[16] [29]),
    .B(\CPU.registerFile[20] [29]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_24_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f11)
  ) \CPU.registerFile[16]_LUT4_A_24_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_24_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_24_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_24_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[16]_LUT4_A_24_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_7_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_A_24_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_25  (
    .A(\CPU.registerFile[16] [28]),
    .B(\CPU.registerFile[18] [28]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_23_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_26  (
    .A(\CPU.registerFile[16] [26]),
    .B(\CPU.registerFile[20] [26]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[16]_LUT4_A_26_Z [0]),
    .C(\CPU.registerFile[16]_LUT4_A_26_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_A_29_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_29_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_29_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_27  (
    .A(\CPU.registerFile[16] [25]),
    .B(\CPU.registerFile[18] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_24_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_28  (
    .A(\CPU.registerFile[16] [24]),
    .B(\CPU.registerFile[20] [24]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_28_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f11)
  ) \CPU.registerFile[16]_LUT4_A_28_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_28_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_28_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_28_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[16]_LUT4_A_28_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_9_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_A_28_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_28_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_29  (
    .A(\CPU.registerFile[16] [23]),
    .B(\CPU.registerFile[20] [23]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_29_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f11)
  ) \CPU.registerFile[16]_LUT4_A_29_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_29_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_29_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_29_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[16]_LUT4_A_29_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_10_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_A_29_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_3  (
    .A(\CPU.registerFile[16] [28]),
    .B(\CPU.registerFile[18] [28]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_30  (
    .A(\CPU.registerFile[16] [21]),
    .B(\CPU.registerFile[20] [21]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_30_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[16]_LUT4_A_30_Z [0]),
    .C(\CPU.registerFile[16]_LUT4_A_30_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_A_33_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_33_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_33_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_31  (
    .A(\CPU.registerFile[16] [20]),
    .B(\CPU.registerFile[18] [20]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_25_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_32  (
    .A(\CPU.registerFile[16] [19]),
    .B(\CPU.registerFile[18] [19]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_33  (
    .A(\CPU.registerFile[16] [18]),
    .B(\CPU.registerFile[20] [18]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_33_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[16]_LUT4_A_33_Z [0]),
    .C(\CPU.registerFile[16]_LUT4_A_33_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_A_36_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_36_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_36_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_34  (
    .A(\CPU.registerFile[16] [17]),
    .B(\CPU.registerFile[18] [17]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_27_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_35  (
    .A(\CPU.registerFile[16] [16]),
    .B(\CPU.registerFile[17] [16]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_36  (
    .A(\CPU.registerFile[16] [13]),
    .B(\CPU.registerFile[18] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_29_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_37  (
    .A(\CPU.registerFile[16] [10]),
    .B(\CPU.registerFile[18] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_30_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_38  (
    .A(\CPU.registerFile[16] [6]),
    .B(\CPU.registerFile[17] [6]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[20]_LUT4_A_31_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_39  (
    .A(\CPU.registerFile[16] [5]),
    .B(\CPU.registerFile[18] [5]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_32_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_4  (
    .A(\CPU.registerFile[16] [27]),
    .B(\CPU.registerFile[17] [27]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[20]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_40  (
    .A(\CPU.registerFile[16] [4]),
    .B(\CPU.registerFile[18] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_33_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_41  (
    .A(\CPU.registerFile[16] [3]),
    .B(\CPU.registerFile[18] [3]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_34_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_42  (
    .A(\CPU.registerFile[16] [2]),
    .B(\CPU.registerFile[20] [2]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_A_42_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[16]_LUT4_A_42_Z [0]),
    .C(\CPU.registerFile[16]_LUT4_A_42_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_A_45_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_45_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_45_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[16]_LUT4_A_43  (
    .A(\CPU.registerFile[16] [1]),
    .B(\CPU.registerFile[17] [1]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[20]_LUT4_A_35_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_44  (
    .A(\CPU.registerFile[16] [0]),
    .B(\CPU.registerFile[18] [0]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_36_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_5  (
    .A(\CPU.registerFile[16] [26]),
    .B(\CPU.registerFile[18] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_6  (
    .A(\CPU.registerFile[16] [25]),
    .B(\CPU.registerFile[18] [25]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_7  (
    .A(\CPU.registerFile[16] [24]),
    .B(\CPU.registerFile[18] [24]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_8  (
    .A(\CPU.registerFile[16] [22]),
    .B(\CPU.registerFile[18] [22]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[16]_LUT4_A_9  (
    .A(\CPU.registerFile[16] [21]),
    .B(\CPU.registerFile[18] [21]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [23]),
    .C(\CPU.registerFile[20] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [20]),
    .C(\CPU.registerFile[20] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [27]),
    .C(\CPU.registerFile[20] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_B_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[16]_LUT4_B_10_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[16]_LUT4_B_10_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_B_10_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [22]),
    .C(\CPU.registerFile[20] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_B_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[16]_LUT4_B_11_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[16]_LUT4_B_11_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_B_11_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [15]),
    .C(\CPU.registerFile[20] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [14]),
    .C(\CPU.registerFile[20] [14]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_B_13_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [12]),
    .C(\CPU.registerFile[20] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [11]),
    .C(\CPU.registerFile[20] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [9]),
    .C(\CPU.registerFile[20] [9]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_B_16_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [8]),
    .C(\CPU.registerFile[20] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_B_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[16]_LUT4_B_17_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[16]_LUT4_B_17_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_B_17_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [7]),
    .C(\CPU.registerFile[20] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [19]),
    .C(\CPU.registerFile[20] [19]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[16]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [18]),
    .C(\CPU.registerFile[20] [18]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[16]_LUT4_B_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[16]_LUT4_B_3_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[16]_LUT4_B_3_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_B_3_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [17]),
    .C(\CPU.registerFile[20] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [16]),
    .C(\CPU.registerFile[20] [16]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[16]_LUT4_B_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[16]_LUT4_B_5_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[16]_LUT4_B_5_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_B_5_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [10]),
    .C(\CPU.registerFile[20] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [7]),
    .C(\CPU.registerFile[20] [7]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[16]_LUT4_B_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [1]),
    .C(\CPU.registerFile[20] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[16]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [31]),
    .C(\CPU.registerFile[20] [31]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[16]_LUT4_B_9_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A  (
    .A(\CPU.registerFile[17] [31]),
    .B(\CPU.registerFile[19] [31]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_1  (
    .A(\CPU.registerFile[17] [30]),
    .B(\CPU.registerFile[19] [30]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_10  (
    .A(\CPU.registerFile[17] [12]),
    .B(\CPU.registerFile[19] [12]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[21]_LUT4_A_9_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_11  (
    .A(\CPU.registerFile[17] [9]),
    .B(\CPU.registerFile[19] [9]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_14_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_12  (
    .A(\CPU.registerFile[17] [8]),
    .B(\CPU.registerFile[19] [8]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_15_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_13  (
    .A(\CPU.registerFile[17] [6]),
    .B(\CPU.registerFile[19] [6]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_16_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_14  (
    .A(\CPU.registerFile[17] [5]),
    .B(\CPU.registerFile[19] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_17_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_15  (
    .A(\CPU.registerFile[17] [4]),
    .B(\CPU.registerFile[19] [4]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_18_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_16  (
    .A(\CPU.registerFile[17] [3]),
    .B(\CPU.registerFile[19] [3]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_19_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_17  (
    .A(\CPU.registerFile[17] [2]),
    .B(\CPU.registerFile[19] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_20_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_18  (
    .A(\CPU.registerFile[17] [0]),
    .B(\CPU.registerFile[19] [0]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_21_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_19  (
    .A(\CPU.registerFile[17] [30]),
    .B(\CPU.registerFile[19] [30]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_22_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_2  (
    .A(\CPU.registerFile[17] [28]),
    .B(\CPU.registerFile[19] [28]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_3_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[17]_LUT4_A_20  (
    .A(\CPU.registerFile[17] [29]),
    .B(\CPU.registerFile[21] [29]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_24_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_21  (
    .A(\CPU.registerFile[17] [28]),
    .B(\CPU.registerFile[19] [28]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_23_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[17]_LUT4_A_22  (
    .A(\CPU.registerFile[17] [26]),
    .B(\CPU.registerFile[21] [26]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_23  (
    .A(\CPU.registerFile[17] [25]),
    .B(\CPU.registerFile[19] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_24_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[17]_LUT4_A_24  (
    .A(\CPU.registerFile[17] [24]),
    .B(\CPU.registerFile[21] [24]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_28_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[17]_LUT4_A_25  (
    .A(\CPU.registerFile[17] [23]),
    .B(\CPU.registerFile[21] [23]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_29_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[17]_LUT4_A_26  (
    .A(\CPU.registerFile[17] [21]),
    .B(\CPU.registerFile[21] [21]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_30_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_27  (
    .A(\CPU.registerFile[17] [20]),
    .B(\CPU.registerFile[19] [20]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_25_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_28  (
    .A(\CPU.registerFile[17] [19]),
    .B(\CPU.registerFile[19] [19]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_26_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[17]_LUT4_A_29  (
    .A(\CPU.registerFile[17] [18]),
    .B(\CPU.registerFile[21] [18]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_33_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_3  (
    .A(\CPU.registerFile[17] [26]),
    .B(\CPU.registerFile[19] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_5_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_30  (
    .A(\CPU.registerFile[17] [17]),
    .B(\CPU.registerFile[19] [17]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_27_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_31  (
    .A(\CPU.registerFile[17] [13]),
    .B(\CPU.registerFile[19] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_29_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_32  (
    .A(\CPU.registerFile[17] [10]),
    .B(\CPU.registerFile[19] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_30_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_33  (
    .A(\CPU.registerFile[17] [5]),
    .B(\CPU.registerFile[19] [5]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_32_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_34  (
    .A(\CPU.registerFile[17] [4]),
    .B(\CPU.registerFile[19] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_33_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_35  (
    .A(\CPU.registerFile[17] [3]),
    .B(\CPU.registerFile[19] [3]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_34_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[17]_LUT4_A_36  (
    .A(\CPU.registerFile[17] [2]),
    .B(\CPU.registerFile[21] [2]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[16]_LUT4_A_42_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_37  (
    .A(\CPU.registerFile[17] [0]),
    .B(\CPU.registerFile[19] [0]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[20]_LUT4_A_36_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_4  (
    .A(\CPU.registerFile[17] [25]),
    .B(\CPU.registerFile[19] [25]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_6_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_5  (
    .A(\CPU.registerFile[17] [24]),
    .B(\CPU.registerFile[19] [24]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_7_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_6  (
    .A(\CPU.registerFile[17] [22]),
    .B(\CPU.registerFile[19] [22]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_8_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_7  (
    .A(\CPU.registerFile[17] [21]),
    .B(\CPU.registerFile[19] [21]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[20]_LUT4_A_9_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[17]_LUT4_A_8  (
    .A(\CPU.registerFile[17] [15]),
    .B(\CPU.registerFile[19] [15]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[21]_LUT4_A_8_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[17]_LUT4_A_9  (
    .A(\CPU.registerFile[17] [13]),
    .B(\CPU.registerFile[21] [13]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[17]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[17]_LUT4_A_9_Z [0]),
    .C(\CPU.registerFile[17]_LUT4_A_9_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_A_15_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_15_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_15_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [23]),
    .C(\CPU.registerFile[21] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [20]),
    .C(\CPU.registerFile[21] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [27]),
    .C(\CPU.registerFile[21] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_10_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[17]_LUT4_B_10_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[17]_LUT4_B_10_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_10_Z_LUT4_D_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [22]),
    .C(\CPU.registerFile[21] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_11_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[17]_LUT4_B_11_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[17]_LUT4_B_11_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_11_Z_LUT4_D_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [15]),
    .C(\CPU.registerFile[21] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_12_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_12_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_12_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[17]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [14]),
    .C(\CPU.registerFile[21] [14]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[17]_LUT4_B_13_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[17]_LUT4_B_13_Z [2]),
    .Z(\CPU.registerFile[18]_LUT4_A_20_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [12]),
    .C(\CPU.registerFile[21] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_14_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_14_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_14_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [11]),
    .C(\CPU.registerFile[21] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_15_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_15_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_15_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[17]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [9]),
    .C(\CPU.registerFile[21] [9]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[17]_LUT4_B_16_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[17]_LUT4_B_16_Z [2]),
    .Z(\CPU.registerFile[18]_LUT4_A_23_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [8]),
    .C(\CPU.registerFile[21] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_17_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[17]_LUT4_B_17_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[17]_LUT4_B_17_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_17_Z_LUT4_D_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [7]),
    .C(\CPU.registerFile[21] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_18_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_18_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_18_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_1_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_1_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_1_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[17]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [19]),
    .C(\CPU.registerFile[21] [19]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[17]_LUT4_B_2_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[17]_LUT4_B_2_Z [2]),
    .Z(\CPU.registerFile[18]_LUT4_A_2_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [18]),
    .C(\CPU.registerFile[21] [18]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[17]_LUT4_B_3_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[17]_LUT4_B_3_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_3_Z_LUT4_D_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [17]),
    .C(\CPU.registerFile[21] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_4_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_4_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_4_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [16]),
    .C(\CPU.registerFile[21] [16]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[17]_LUT4_B_5_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[17]_LUT4_B_5_Z ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_5_Z_LUT4_D_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [10]),
    .C(\CPU.registerFile[21] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_6_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_6_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_6_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[17]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [7]),
    .C(\CPU.registerFile[21] [7]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[17]_LUT4_B_7_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[17]_LUT4_B_7_Z [2]),
    .Z(\CPU.registerFile[18]_LUT4_A_8_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[17]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [1]),
    .C(\CPU.registerFile[21] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[17]_LUT4_B_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[17]_LUT4_B_8_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_8_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_8_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[17]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [31]),
    .C(\CPU.registerFile[21] [31]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[17]_LUT4_B_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[17]_LUT4_B_9_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[17]_LUT4_B_9_Z [2]),
    .Z(\CPU.registerFile[18]_LUT4_A_10_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.registerFile[17]_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[17]_LUT4_B_Z [0]),
    .B(\CPU.registerFile[17]_LUT4_B_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A  (
    .A(\CPU.registerFile[18] [23]),
    .B(\CPU.registerFile[22] [23]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_1  (
    .A(\CPU.registerFile[18] [20]),
    .B(\CPU.registerFile[22] [20]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_10  (
    .A(\CPU.registerFile[18] [31]),
    .B(\CPU.registerFile[22] [31]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_10_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[18]_LUT4_A_10_Z_LUT4_A  (
    .A(\CPU.registerFile[18]_LUT4_A_10_Z [0]),
    .B(\CPU.registerFile[18]_LUT4_A_10_Z [1]),
    .C(\CPU.registerFile[18]_LUT4_A_10_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[18]_LUT4_A_10_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[18]_LUT4_A_10_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_9_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_11  (
    .A(\CPU.registerFile[18] [27]),
    .B(\CPU.registerFile[22] [27]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_11_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_12  (
    .A(\CPU.registerFile[18] [26]),
    .B(\CPU.registerFile[22] [26]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[18]_LUT4_A_12_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[18]_LUT4_A_12_Z [0]),
    .C(\CPU.registerFile[18]_LUT4_A_12_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_13  (
    .A(\CPU.registerFile[18] [24]),
    .B(\CPU.registerFile[22] [24]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_13_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_14  (
    .A(\CPU.registerFile[18] [23]),
    .B(\CPU.registerFile[22] [23]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_15  (
    .A(\CPU.registerFile[18] [22]),
    .B(\CPU.registerFile[22] [22]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_16  (
    .A(\CPU.registerFile[18] [21]),
    .B(\CPU.registerFile[22] [21]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[18]_LUT4_A_16_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[18]_LUT4_A_16_Z [0]),
    .C(\CPU.registerFile[18]_LUT4_A_16_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_17  (
    .A(\CPU.registerFile[18] [18]),
    .B(\CPU.registerFile[22] [18]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_17_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[18]_LUT4_A_17_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[18]_LUT4_A_17_Z [0]),
    .C(\CPU.registerFile[18]_LUT4_A_17_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_18  (
    .A(\CPU.registerFile[18] [16]),
    .B(\CPU.registerFile[22] [16]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_18_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_19  (
    .A(\CPU.registerFile[18] [15]),
    .B(\CPU.registerFile[22] [15]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_2  (
    .A(\CPU.registerFile[18] [19]),
    .B(\CPU.registerFile[22] [19]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[18]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_20  (
    .A(\CPU.registerFile[18] [14]),
    .B(\CPU.registerFile[22] [14]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_20_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[18]_LUT4_A_20_Z_LUT4_A  (
    .A(\CPU.registerFile[18]_LUT4_A_20_Z [0]),
    .B(\CPU.registerFile[18]_LUT4_A_20_Z [1]),
    .C(\CPU.registerFile[18]_LUT4_A_20_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[18]_LUT4_A_20_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[18]_LUT4_A_20_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_13_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_21  (
    .A(\CPU.registerFile[18] [12]),
    .B(\CPU.registerFile[22] [12]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_21_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_22  (
    .A(\CPU.registerFile[18] [11]),
    .B(\CPU.registerFile[22] [11]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_23  (
    .A(\CPU.registerFile[18] [9]),
    .B(\CPU.registerFile[22] [9]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_23_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[18]_LUT4_A_23_Z_LUT4_A  (
    .A(\CPU.registerFile[18]_LUT4_A_23_Z [0]),
    .B(\CPU.registerFile[18]_LUT4_A_23_Z [1]),
    .C(\CPU.registerFile[18]_LUT4_A_23_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[18]_LUT4_A_23_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[18]_LUT4_A_23_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_16_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_24  (
    .A(\CPU.registerFile[18] [8]),
    .B(\CPU.registerFile[22] [8]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_24_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_25  (
    .A(\CPU.registerFile[18] [7]),
    .B(\CPU.registerFile[22] [7]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_25_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_26  (
    .A(\CPU.registerFile[18] [2]),
    .B(\CPU.registerFile[22] [2]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[18]_LUT4_A_26_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[18]_LUT4_A_26_Z [0]),
    .C(\CPU.registerFile[18]_LUT4_A_26_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[18]_LUT4_A_2_Z_LUT4_A  (
    .A(\CPU.registerFile[18]_LUT4_A_2_Z [0]),
    .B(\CPU.registerFile[18]_LUT4_A_2_Z [1]),
    .C(\CPU.registerFile[18]_LUT4_A_2_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[18]_LUT4_A_2_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[18]_LUT4_A_2_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_2_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_3  (
    .A(\CPU.registerFile[18] [18]),
    .B(\CPU.registerFile[22] [18]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_4  (
    .A(\CPU.registerFile[18] [17]),
    .B(\CPU.registerFile[22] [17]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_5  (
    .A(\CPU.registerFile[18] [16]),
    .B(\CPU.registerFile[22] [16]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_6  (
    .A(\CPU.registerFile[18] [13]),
    .B(\CPU.registerFile[22] [13]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[18]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[18]_LUT4_A_6_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[18]_LUT4_A_6_Z [0]),
    .C(\CPU.registerFile[18]_LUT4_A_6_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_7  (
    .A(\CPU.registerFile[18] [10]),
    .B(\CPU.registerFile[22] [10]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[18]_LUT4_A_8  (
    .A(\CPU.registerFile[18] [7]),
    .B(\CPU.registerFile[22] [7]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[18]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[18]_LUT4_A_8_Z_LUT4_A  (
    .A(\CPU.registerFile[18]_LUT4_A_8_Z [0]),
    .B(\CPU.registerFile[18]_LUT4_A_8_Z [1]),
    .C(\CPU.registerFile[18]_LUT4_A_8_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[18]_LUT4_A_8_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[18]_LUT4_A_8_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[16]_LUT4_B_7_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_A_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[18]_LUT4_A_9  (
    .A(\CPU.registerFile[18] [1]),
    .B(\CPU.registerFile[22] [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[18]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [29]),
    .C(\CPU.registerFile[19] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[18]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [27]),
    .C(\CPU.registerFile[19] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_B_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[18]_LUT4_B_1_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[18]_LUT4_B_1_Z [2]),
    .Z(\CPU.registerFile[20]_LUT4_A_4_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[18]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [14]),
    .C(\CPU.registerFile[19] [14]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_B_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[18]_LUT4_B_2_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[18]_LUT4_B_2_Z [2]),
    .Z(\CPU.registerFile[20]_LUT4_A_11_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[18]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [11]),
    .C(\CPU.registerFile[19] [11]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_B_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[18]_LUT4_B_3_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[18]_LUT4_B_3_Z [2]),
    .Z(\CPU.registerFile[20]_LUT4_A_13_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[18]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [29]),
    .C(\CPU.registerFile[22] [29]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[18]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[18]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [6]),
    .C(\CPU.registerFile[19] [6]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_B_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[18]_LUT4_B_5_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[18]_LUT4_B_5_Z [2]),
    .Z(\CPU.registerFile[20]_LUT4_A_31_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[18]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [1]),
    .C(\CPU.registerFile[19] [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_B_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[18]_LUT4_B_6_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[18]_LUT4_B_6_Z [2]),
    .Z(\CPU.registerFile[20]_LUT4_A_35_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[18]_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[18]_LUT4_B_Z [2]),
    .Z(\CPU.registerFile[20]_LUT4_A_2_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A  (
    .A(\CPU.registerFile[19] [23]),
    .B(\CPU.registerFile[23] [23]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_1  (
    .A(\CPU.registerFile[19] [20]),
    .B(\CPU.registerFile[23] [20]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_10  (
    .A(\CPU.registerFile[19] [31]),
    .B(\CPU.registerFile[23] [31]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_10_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_11  (
    .A(\CPU.registerFile[19] [27]),
    .B(\CPU.registerFile[23] [27]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_11_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_12  (
    .A(\CPU.registerFile[19] [26]),
    .B(\CPU.registerFile[23] [26]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_13  (
    .A(\CPU.registerFile[19] [24]),
    .B(\CPU.registerFile[23] [24]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_13_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_13_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_13_Z [3]),
    .Z(\CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_13_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_13_Z [1]),
    .Z(\CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[19]_LUT4_A_13_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_14  (
    .A(\CPU.registerFile[19] [23]),
    .B(\CPU.registerFile[23] [23]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_14_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_14_Z [3]),
    .Z(\CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_14_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_14_Z [1]),
    .Z(\CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[19]_LUT4_A_14_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_15  (
    .A(\CPU.registerFile[19] [22]),
    .B(\CPU.registerFile[23] [22]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_16  (
    .A(\CPU.registerFile[19] [21]),
    .B(\CPU.registerFile[23] [21]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_17  (
    .A(\CPU.registerFile[19] [18]),
    .B(\CPU.registerFile[23] [18]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_17_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_18  (
    .A(\CPU.registerFile[19] [16]),
    .B(\CPU.registerFile[23] [16]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_19  (
    .A(\CPU.registerFile[19] [15]),
    .B(\CPU.registerFile[23] [15]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_2  (
    .A(\CPU.registerFile[19] [19]),
    .B(\CPU.registerFile[23] [19]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_20  (
    .A(\CPU.registerFile[19] [14]),
    .B(\CPU.registerFile[23] [14]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_20_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_21  (
    .A(\CPU.registerFile[19] [12]),
    .B(\CPU.registerFile[23] [12]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_21_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_22  (
    .A(\CPU.registerFile[19] [11]),
    .B(\CPU.registerFile[23] [11]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_23  (
    .A(\CPU.registerFile[19] [9]),
    .B(\CPU.registerFile[23] [9]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_23_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_24  (
    .A(\CPU.registerFile[19] [8]),
    .B(\CPU.registerFile[23] [8]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_24_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_25  (
    .A(\CPU.registerFile[19] [7]),
    .B(\CPU.registerFile[23] [7]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_25_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_26  (
    .A(\CPU.registerFile[19] [2]),
    .B(\CPU.registerFile[23] [2]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[18]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_3  (
    .A(\CPU.registerFile[19] [18]),
    .B(\CPU.registerFile[23] [18]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.registerFile[19]_LUT4_A_3_Z_LUT4_A  (
    .A(\CPU.registerFile[19]_LUT4_A_3_Z [0]),
    .B(mem_rdata[23]),
    .C(\CPU.registerFile[19]_LUT4_A_3_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_3_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef00)
  ) \CPU.registerFile[19]_LUT4_A_3_Z_LUT4_Z  (
    .A(\CPU.registerFile[27]_LUT4_A_3_Z [0]),
    .B(\CPU.registerFile[27]_LUT4_A_3_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[24]),
    .Z(\CPU.registerFile[19]_LUT4_A_3_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_4  (
    .A(\CPU.registerFile[19] [17]),
    .B(\CPU.registerFile[23] [17]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_5  (
    .A(\CPU.registerFile[19] [16]),
    .B(\CPU.registerFile[23] [16]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.registerFile[19]_LUT4_A_5_Z_LUT4_A  (
    .A(\CPU.registerFile[19]_LUT4_A_5_Z [0]),
    .B(mem_rdata[23]),
    .C(\CPU.registerFile[19]_LUT4_A_5_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_5_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef00)
  ) \CPU.registerFile[19]_LUT4_A_5_Z_LUT4_Z  (
    .A(\CPU.registerFile[27]_LUT4_A_5_Z [0]),
    .B(\CPU.registerFile[27]_LUT4_A_5_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[24]),
    .Z(\CPU.registerFile[19]_LUT4_A_5_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_6  (
    .A(\CPU.registerFile[19] [13]),
    .B(\CPU.registerFile[23] [13]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_7  (
    .A(\CPU.registerFile[19] [10]),
    .B(\CPU.registerFile[23] [10]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[19]_LUT4_A_8  (
    .A(\CPU.registerFile[19] [7]),
    .B(\CPU.registerFile[23] [7]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[18]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[19]_LUT4_A_9  (
    .A(\CPU.registerFile[19] [1]),
    .B(\CPU.registerFile[23] [1]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.registerFile[19]_LUT4_A_Z_LUT4_A  (
    .A(\CPU.registerFile[19]_LUT4_A_Z [0]),
    .B(mem_rdata[23]),
    .C(\CPU.registerFile[19]_LUT4_A_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef00)
  ) \CPU.registerFile[19]_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.registerFile[27]_LUT4_A_Z [0]),
    .B(\CPU.registerFile[27]_LUT4_A_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[24]),
    .Z(\CPU.registerFile[19]_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[19]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[19] [29]),
    .C(\CPU.registerFile[23] [29]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[19]_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[19]_LUT4_B_Z [2]),
    .Z(\CPU.registerFile[27]_LUT4_A_10_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A  (
    .A(\CPU.registerFile[1] [31]),
    .B(\CPU.registerFile[5] [31]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_1  (
    .A(\CPU.registerFile[1] [30]),
    .B(\CPU.registerFile[5] [30]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_10  (
    .A(\CPU.registerFile[1] [14]),
    .B(\CPU.registerFile[5] [14]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_A_10_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_10_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_10_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_10_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_11  (
    .A(\CPU.registerFile[1] [12]),
    .B(\CPU.registerFile[5] [12]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_16_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_12  (
    .A(\CPU.registerFile[1] [11]),
    .B(\CPU.registerFile[5] [11]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_12_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_12_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_12_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_13  (
    .A(\CPU.registerFile[1] [9]),
    .B(\CPU.registerFile[5] [9]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_18_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_14  (
    .A(\CPU.registerFile[1] [8]),
    .B(\CPU.registerFile[5] [8]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_19_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_15  (
    .A(\CPU.registerFile[1] [7]),
    .B(\CPU.registerFile[5] [7]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_16  (
    .A(\CPU.registerFile[1] [6]),
    .B(\CPU.registerFile[5] [6]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_20_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_17  (
    .A(\CPU.registerFile[1] [4]),
    .B(\CPU.registerFile[5] [4]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_22_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_18  (
    .A(\CPU.registerFile[1] [3]),
    .B(\CPU.registerFile[5] [3]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_23_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_19  (
    .A(\CPU.registerFile[1] [2]),
    .B(\CPU.registerFile[5] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_24_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_2  (
    .A(\CPU.registerFile[1] [29]),
    .B(\CPU.registerFile[5] [29]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_20  (
    .A(\CPU.registerFile[1] [31]),
    .B(\CPU.registerFile[5] [31]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_20_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_21  (
    .A(\CPU.registerFile[1] [30]),
    .B(\CPU.registerFile[5] [30]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_26_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[1]_LUT4_A_22  (
    .A(\CPU.registerFile[1] [29]),
    .B(\CPU.registerFile[5] [29]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_23  (
    .A(\CPU.registerFile[1] [28]),
    .B(\CPU.registerFile[5] [28]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_28_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_24  (
    .A(\CPU.registerFile[1] [25]),
    .B(\CPU.registerFile[5] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_30_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[1]_LUT4_A_25  (
    .A(\CPU.registerFile[1] [24]),
    .B(\CPU.registerFile[5] [24]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_25_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[1]_LUT4_A_26  (
    .A(\CPU.registerFile[1] [23]),
    .B(\CPU.registerFile[5] [23]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[1]_LUT4_A_26_Z_LUT4_A  (
    .A(\CPU.registerFile[1]_LUT4_A_26_Z [0]),
    .B(\CPU.registerFile[1]_LUT4_A_26_Z [1]),
    .C(\CPU.registerFile[1]_LUT4_A_26_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_A_26_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_30_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_A_26_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_A_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_27  (
    .A(\CPU.registerFile[1] [20]),
    .B(\CPU.registerFile[5] [20]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_34_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_28  (
    .A(\CPU.registerFile[1] [19]),
    .B(\CPU.registerFile[5] [19]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_35_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_29  (
    .A(\CPU.registerFile[1] [17]),
    .B(\CPU.registerFile[5] [17]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_37_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_2_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_2_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_2_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_3  (
    .A(\CPU.registerFile[1] [28]),
    .B(\CPU.registerFile[5] [28]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_3_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_30  (
    .A(\CPU.registerFile[1] [16]),
    .B(\CPU.registerFile[5] [16]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_A_30_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_30_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_30_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_30_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_31  (
    .A(\CPU.registerFile[1] [14]),
    .B(\CPU.registerFile[5] [14]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_31_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_32  (
    .A(\CPU.registerFile[1] [13]),
    .B(\CPU.registerFile[5] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_39_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_33  (
    .A(\CPU.registerFile[1] [9]),
    .B(\CPU.registerFile[5] [9]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[0]_LUT4_A_33_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_34  (
    .A(\CPU.registerFile[1] [6]),
    .B(\CPU.registerFile[5] [6]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_A_34_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_34_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_34_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_34_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_35  (
    .A(\CPU.registerFile[1] [5]),
    .B(\CPU.registerFile[5] [5]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_42_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_36  (
    .A(\CPU.registerFile[1] [4]),
    .B(\CPU.registerFile[5] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_43_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_37  (
    .A(\CPU.registerFile[1] [3]),
    .B(\CPU.registerFile[5] [3]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_44_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_38  (
    .A(\CPU.registerFile[1] [1]),
    .B(\CPU.registerFile[5] [1]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_A_38_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_38_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_38_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_38_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_39  (
    .A(\CPU.registerFile[1] [0]),
    .B(\CPU.registerFile[5] [0]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_47_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_4  (
    .A(\CPU.registerFile[1] [27]),
    .B(\CPU.registerFile[5] [27]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[1]_LUT4_A_4_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_A_4_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_A_4_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_5  (
    .A(\CPU.registerFile[1] [25]),
    .B(\CPU.registerFile[5] [25]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_6_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_6  (
    .A(\CPU.registerFile[1] [24]),
    .B(\CPU.registerFile[5] [24]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_7_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_7  (
    .A(\CPU.registerFile[1] [21]),
    .B(\CPU.registerFile[5] [21]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_7_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_8  (
    .A(\CPU.registerFile[1] [19]),
    .B(\CPU.registerFile[5] [19]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[1]_LUT4_A_9  (
    .A(\CPU.registerFile[1] [15]),
    .B(\CPU.registerFile[5] [15]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_9_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [26]),
    .C(\CPU.registerFile[5] [26]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [23]),
    .C(\CPU.registerFile[5] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [1]),
    .C(\CPU.registerFile[5] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_10_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_10_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_23_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_10_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_B_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [0]),
    .C(\CPU.registerFile[5] [0]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_11_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [27]),
    .C(\CPU.registerFile[5] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_12_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[1]_LUT4_B_12_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_12_Z [2]),
    .Z(\CPU.registerFile[8]_LUT4_A_6_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [26]),
    .C(\CPU.registerFile[5] [26]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_13_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [22]),
    .C(\CPU.registerFile[5] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_14_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[1]_LUT4_B_14_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_14_Z [2]),
    .Z(\CPU.registerFile[8]_LUT4_A_8_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [21]),
    .C(\CPU.registerFile[5] [21]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_15_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [18]),
    .C(\CPU.registerFile[5] [18]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_16_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [15]),
    .C(\CPU.registerFile[5] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_17_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_17_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_37_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_17_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_B_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [12]),
    .C(\CPU.registerFile[5] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_18_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_38_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_18_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_B_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [11]),
    .C(\CPU.registerFile[5] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_19_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_39_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_19_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_B_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_1_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_1_Z [1]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [22]),
    .C(\CPU.registerFile[5] [22]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [10]),
    .C(\CPU.registerFile[5] [10]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_20_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [8]),
    .C(\CPU.registerFile[5] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[1]_LUT4_B_21_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_21_Z [2]),
    .Z(\CPU.registerFile[8]_LUT4_A_12_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [7]),
    .C(\CPU.registerFile[5] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_22_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_40_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_22_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[1]_LUT4_B_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [2]),
    .C(\CPU.registerFile[5] [2]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[1]_LUT4_B_23_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [20]),
    .C(\CPU.registerFile[5] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_3_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_10_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_3_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_B_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [18]),
    .C(\CPU.registerFile[5] [18]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[1]_LUT4_B_4_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_4_Z [2]),
    .Z(\CPU.registerFile[8]_LUT4_A_1_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [17]),
    .C(\CPU.registerFile[5] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_5_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_11_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_5_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_B_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [16]),
    .C(\CPU.registerFile[5] [16]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[1]_LUT4_B_6_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_6_Z [2]),
    .Z(\CPU.registerFile[8]_LUT4_A_2_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [13]),
    .C(\CPU.registerFile[5] [13]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [10]),
    .C(\CPU.registerFile[5] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[1]_LUT4_B_8_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_17_Z ),
    .BLUT(\CPU.registerFile[1]_LUT4_B_8_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_B_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[1]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [5]),
    .C(\CPU.registerFile[5] [5]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[1]_LUT4_B_9_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A  (
    .A(\CPU.registerFile[20] [31]),
    .B(\CPU.registerFile[22] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_1  (
    .A(\CPU.registerFile[20] [30]),
    .B(\CPU.registerFile[22] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_10  (
    .A(\CPU.registerFile[20] [15]),
    .B(\CPU.registerFile[22] [15]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[21]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_11  (
    .A(\CPU.registerFile[20] [14]),
    .B(\CPU.registerFile[21] [14]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_11_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_11_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[22]_LUT4_B_2_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_11_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_12  (
    .A(\CPU.registerFile[20] [12]),
    .B(\CPU.registerFile[22] [12]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[21]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_13  (
    .A(\CPU.registerFile[20] [11]),
    .B(\CPU.registerFile[21] [11]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_13_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_13_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[22]_LUT4_B_3_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_13_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_14  (
    .A(\CPU.registerFile[20] [9]),
    .B(\CPU.registerFile[22] [9]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_14_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_14_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_14_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_14_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_14_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_15  (
    .A(\CPU.registerFile[20] [8]),
    .B(\CPU.registerFile[22] [8]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_15_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_15_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_15_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_15_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_15_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_16  (
    .A(\CPU.registerFile[20] [6]),
    .B(\CPU.registerFile[22] [6]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_16_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_16_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_16_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_16_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_16_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_17  (
    .A(\CPU.registerFile[20] [5]),
    .B(\CPU.registerFile[22] [5]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_17_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_17_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_17_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_17_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_17_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_17_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_18  (
    .A(\CPU.registerFile[20] [4]),
    .B(\CPU.registerFile[22] [4]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_18_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_18_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_18_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_18_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_18_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_19  (
    .A(\CPU.registerFile[20] [3]),
    .B(\CPU.registerFile[22] [3]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_19_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_19_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_19_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_19_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_19_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_1_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_1_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_1_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_1_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_1_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_2  (
    .A(\CPU.registerFile[20] [29]),
    .B(\CPU.registerFile[21] [29]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_20  (
    .A(\CPU.registerFile[20] [2]),
    .B(\CPU.registerFile[22] [2]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_20_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_20_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_20_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_20_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_20_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_21  (
    .A(\CPU.registerFile[20] [0]),
    .B(\CPU.registerFile[22] [0]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_21_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_21_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_21_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_21_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_21_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_22  (
    .A(\CPU.registerFile[20] [30]),
    .B(\CPU.registerFile[22] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_22_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_22_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_22_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_22_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_22_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_23  (
    .A(\CPU.registerFile[20] [28]),
    .B(\CPU.registerFile[22] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_23_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_23_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_23_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_23_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_23_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_23_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_24  (
    .A(\CPU.registerFile[20] [25]),
    .B(\CPU.registerFile[22] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_24_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_24_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_24_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_24_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_24_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_25  (
    .A(\CPU.registerFile[20] [20]),
    .B(\CPU.registerFile[22] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_25_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_25_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_25_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_25_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_25_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_25_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_26  (
    .A(\CPU.registerFile[20] [19]),
    .B(\CPU.registerFile[22] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_26_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_26_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_26_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_26_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_26_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_27  (
    .A(\CPU.registerFile[20] [17]),
    .B(\CPU.registerFile[22] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_27_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_27_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_27_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_27_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_27_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_27_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_28  (
    .A(\CPU.registerFile[20] [16]),
    .B(\CPU.registerFile[21] [16]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_29  (
    .A(\CPU.registerFile[20] [13]),
    .B(\CPU.registerFile[22] [13]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_29_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_29_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_29_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_29_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_29_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_2_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[22]_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_2_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_3  (
    .A(\CPU.registerFile[20] [28]),
    .B(\CPU.registerFile[22] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_30  (
    .A(\CPU.registerFile[20] [10]),
    .B(\CPU.registerFile[22] [10]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_30_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_30_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_30_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_30_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_30_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_30_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_31  (
    .A(\CPU.registerFile[20] [6]),
    .B(\CPU.registerFile[21] [6]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_31_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_31_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[22]_LUT4_B_4_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_31_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_32  (
    .A(\CPU.registerFile[20] [5]),
    .B(\CPU.registerFile[22] [5]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_32_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_32_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_32_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_32_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_32_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_32_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_33  (
    .A(\CPU.registerFile[20] [4]),
    .B(\CPU.registerFile[22] [4]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_33_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_33_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_33_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_33_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_33_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_34  (
    .A(\CPU.registerFile[20] [3]),
    .B(\CPU.registerFile[22] [3]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_34_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_34_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_34_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_34_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_34_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_34_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_35  (
    .A(\CPU.registerFile[20] [1]),
    .B(\CPU.registerFile[21] [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_35_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_35_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[22]_LUT4_B_5_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_35_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_35_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_36  (
    .A(\CPU.registerFile[20] [0]),
    .B(\CPU.registerFile[22] [0]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_36_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_36_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_36_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_36_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_36_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_36_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_3_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_3_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_3_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_3_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_3_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[20]_LUT4_A_4  (
    .A(\CPU.registerFile[20] [27]),
    .B(\CPU.registerFile[21] [27]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_4_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[22]_LUT4_B_1_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_4_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_5  (
    .A(\CPU.registerFile[20] [26]),
    .B(\CPU.registerFile[22] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_5_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_5_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_5_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_5_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_5_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_6  (
    .A(\CPU.registerFile[20] [25]),
    .B(\CPU.registerFile[22] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_6_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_6_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_6_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_6_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_6_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_7  (
    .A(\CPU.registerFile[20] [24]),
    .B(\CPU.registerFile[22] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_7_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_7_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_7_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_7_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_7_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_8  (
    .A(\CPU.registerFile[20] [22]),
    .B(\CPU.registerFile[22] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_8_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_8_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_8_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_8_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[20]_LUT4_A_9  (
    .A(\CPU.registerFile[20] [21]),
    .B(\CPU.registerFile[22] [21]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_9_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_9_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_9_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_9_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_9_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_Z [2]),
    .D(\CPU.registerFile[20]_LUT4_A_Z [3]),
    .Z(\CPU.registerFile[20]_LUT4_A_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[20]_LUT4_A_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[20]_LUT4_A_Z [0]),
    .D(\CPU.registerFile[20]_LUT4_A_Z [1]),
    .Z(\CPU.registerFile[20]_LUT4_A_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[20]_LUT4_A_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A  (
    .A(\CPU.registerFile[21] [31]),
    .B(\CPU.registerFile[23] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_1  (
    .A(\CPU.registerFile[21] [30]),
    .B(\CPU.registerFile[23] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_10  (
    .A(\CPU.registerFile[21] [9]),
    .B(\CPU.registerFile[23] [9]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_14_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_11  (
    .A(\CPU.registerFile[21] [8]),
    .B(\CPU.registerFile[23] [8]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_12  (
    .A(\CPU.registerFile[21] [6]),
    .B(\CPU.registerFile[23] [6]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_13  (
    .A(\CPU.registerFile[21] [5]),
    .B(\CPU.registerFile[23] [5]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_14  (
    .A(\CPU.registerFile[21] [4]),
    .B(\CPU.registerFile[23] [4]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_15  (
    .A(\CPU.registerFile[21] [3]),
    .B(\CPU.registerFile[23] [3]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_16  (
    .A(\CPU.registerFile[21] [2]),
    .B(\CPU.registerFile[23] [2]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_17  (
    .A(\CPU.registerFile[21] [0]),
    .B(\CPU.registerFile[23] [0]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_18  (
    .A(\CPU.registerFile[21] [30]),
    .B(\CPU.registerFile[23] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_19  (
    .A(\CPU.registerFile[21] [28]),
    .B(\CPU.registerFile[23] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_2  (
    .A(\CPU.registerFile[21] [28]),
    .B(\CPU.registerFile[23] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_20  (
    .A(\CPU.registerFile[21] [25]),
    .B(\CPU.registerFile[23] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_21  (
    .A(\CPU.registerFile[21] [20]),
    .B(\CPU.registerFile[23] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_22  (
    .A(\CPU.registerFile[21] [19]),
    .B(\CPU.registerFile[23] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_23  (
    .A(\CPU.registerFile[21] [17]),
    .B(\CPU.registerFile[23] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_27_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_24  (
    .A(\CPU.registerFile[21] [13]),
    .B(\CPU.registerFile[23] [13]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_25  (
    .A(\CPU.registerFile[21] [10]),
    .B(\CPU.registerFile[23] [10]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_30_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_26  (
    .A(\CPU.registerFile[21] [5]),
    .B(\CPU.registerFile[23] [5]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_32_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_27  (
    .A(\CPU.registerFile[21] [4]),
    .B(\CPU.registerFile[23] [4]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_28  (
    .A(\CPU.registerFile[21] [3]),
    .B(\CPU.registerFile[23] [3]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_34_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_29  (
    .A(\CPU.registerFile[21] [0]),
    .B(\CPU.registerFile[23] [0]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[20]_LUT4_A_36_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_3  (
    .A(\CPU.registerFile[21] [26]),
    .B(\CPU.registerFile[23] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_4  (
    .A(\CPU.registerFile[21] [25]),
    .B(\CPU.registerFile[23] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_5  (
    .A(\CPU.registerFile[21] [24]),
    .B(\CPU.registerFile[23] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_6  (
    .A(\CPU.registerFile[21] [22]),
    .B(\CPU.registerFile[23] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_7  (
    .A(\CPU.registerFile[21] [21]),
    .B(\CPU.registerFile[23] [21]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[20]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_8  (
    .A(\CPU.registerFile[21] [15]),
    .B(\CPU.registerFile[23] [15]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[21]_LUT4_A_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[21]_LUT4_A_8_Z [2]),
    .D(\CPU.registerFile[21]_LUT4_A_8_Z [3]),
    .Z(\CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[21]_LUT4_A_8_Z [0]),
    .D(\CPU.registerFile[21]_LUT4_A_8_Z [1]),
    .Z(\CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[21]_LUT4_A_8_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[21]_LUT4_A_9  (
    .A(\CPU.registerFile[21] [12]),
    .B(\CPU.registerFile[23] [12]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[21]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[21]_LUT4_A_9_Z [2]),
    .D(\CPU.registerFile[21]_LUT4_A_9_Z [3]),
    .Z(\CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[21]_LUT4_A_9_Z [0]),
    .D(\CPU.registerFile[21]_LUT4_A_9_Z [1]),
    .Z(\CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[21]_LUT4_A_9_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[22]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[22] [29]),
    .C(\CPU.registerFile[23] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[22]_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[22]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[22] [27]),
    .C(\CPU.registerFile[23] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[22]_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[22]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[22] [14]),
    .C(\CPU.registerFile[23] [14]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[22]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[22]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[22] [11]),
    .C(\CPU.registerFile[23] [11]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[22]_LUT4_B_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[22]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[22] [6]),
    .C(\CPU.registerFile[23] [6]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[22]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[22]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[22] [1]),
    .C(\CPU.registerFile[23] [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[22]_LUT4_B_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A  (
    .A(\CPU.registerFile[24] [31]),
    .B(\CPU.registerFile[28] [31]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_1  (
    .A(\CPU.registerFile[24] [30]),
    .B(\CPU.registerFile[28] [30]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_10  (
    .A(\CPU.registerFile[24] [19]),
    .B(\CPU.registerFile[28] [19]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_10_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_11  (
    .A(\CPU.registerFile[24] [15]),
    .B(\CPU.registerFile[28] [15]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_11_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_12  (
    .A(\CPU.registerFile[24] [14]),
    .B(\CPU.registerFile[28] [14]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_12_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_12_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_12_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_12_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_12_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_10_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_12_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_12_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_13  (
    .A(\CPU.registerFile[24] [13]),
    .B(\CPU.registerFile[28] [13]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_13_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_14  (
    .A(\CPU.registerFile[24] [12]),
    .B(\CPU.registerFile[28] [12]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_15  (
    .A(\CPU.registerFile[24] [11]),
    .B(\CPU.registerFile[28] [11]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_15_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_15_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_15_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_15_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_15_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_13_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_15_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_16  (
    .A(\CPU.registerFile[24] [9]),
    .B(\CPU.registerFile[28] [9]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_17  (
    .A(\CPU.registerFile[24] [8]),
    .B(\CPU.registerFile[28] [8]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_17_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_18  (
    .A(\CPU.registerFile[24] [7]),
    .B(\CPU.registerFile[28] [7]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_19  (
    .A(\CPU.registerFile[24] [6]),
    .B(\CPU.registerFile[28] [6]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_2  (
    .A(\CPU.registerFile[24] [29]),
    .B(\CPU.registerFile[28] [29]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[24]_LUT4_A_20  (
    .A(\CPU.registerFile[24] [5]),
    .B(\CPU.registerFile[26] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[28]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_21  (
    .A(\CPU.registerFile[24] [4]),
    .B(\CPU.registerFile[28] [4]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_21_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_22  (
    .A(\CPU.registerFile[24] [3]),
    .B(\CPU.registerFile[28] [3]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_23  (
    .A(\CPU.registerFile[24] [2]),
    .B(\CPU.registerFile[28] [2]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_23_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_24  (
    .A(\CPU.registerFile[24] [0]),
    .B(\CPU.registerFile[28] [0]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_24_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[24]_LUT4_A_25  (
    .A(\CPU.registerFile[24] [31]),
    .B(\CPU.registerFile[28] [31]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[27]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_26  (
    .A(\CPU.registerFile[24] [30]),
    .B(\CPU.registerFile[28] [30]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_27  (
    .A(\CPU.registerFile[24] [28]),
    .B(\CPU.registerFile[28] [28]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_27_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_28  (
    .A(\CPU.registerFile[24] [26]),
    .B(\CPU.registerFile[28] [26]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_28_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_29  (
    .A(\CPU.registerFile[24] [25]),
    .B(\CPU.registerFile[28] [25]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_29_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_2_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_2_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_2_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_2_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_2_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_2_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_2_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_3  (
    .A(\CPU.registerFile[24] [28]),
    .B(\CPU.registerFile[28] [28]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_30  (
    .A(\CPU.registerFile[24] [21]),
    .B(\CPU.registerFile[28] [21]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_30_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_31  (
    .A(\CPU.registerFile[24] [20]),
    .B(\CPU.registerFile[28] [20]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_31_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_32  (
    .A(\CPU.registerFile[24] [19]),
    .B(\CPU.registerFile[28] [19]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_32_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_33  (
    .A(\CPU.registerFile[24] [18]),
    .B(\CPU.registerFile[28] [18]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_33_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_34  (
    .A(\CPU.registerFile[24] [17]),
    .B(\CPU.registerFile[28] [17]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_34_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_35  (
    .A(\CPU.registerFile[24] [16]),
    .B(\CPU.registerFile[28] [16]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_A_35_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_35_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_35_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_35_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_35_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_35_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_30_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_35_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_A_35_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[24]_LUT4_A_36  (
    .A(\CPU.registerFile[24] [14]),
    .B(\CPU.registerFile[28] [14]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_36_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_37  (
    .A(\CPU.registerFile[24] [13]),
    .B(\CPU.registerFile[28] [13]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_37_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[24]_LUT4_A_38  (
    .A(\CPU.registerFile[24] [10]),
    .B(\CPU.registerFile[26] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[28]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_39  (
    .A(\CPU.registerFile[24] [9]),
    .B(\CPU.registerFile[28] [9]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_39_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_4  (
    .A(\CPU.registerFile[24] [27]),
    .B(\CPU.registerFile[28] [27]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_40  (
    .A(\CPU.registerFile[24] [6]),
    .B(\CPU.registerFile[28] [6]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_A_40_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_40_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_40_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_40_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_40_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_40_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_32_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_40_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_A_40_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_41  (
    .A(\CPU.registerFile[24] [5]),
    .B(\CPU.registerFile[28] [5]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_41_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_42  (
    .A(\CPU.registerFile[24] [4]),
    .B(\CPU.registerFile[28] [4]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_42_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_43  (
    .A(\CPU.registerFile[24] [3]),
    .B(\CPU.registerFile[28] [3]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_43_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_44  (
    .A(\CPU.registerFile[24] [2]),
    .B(\CPU.registerFile[28] [2]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_44_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_45  (
    .A(\CPU.registerFile[24] [1]),
    .B(\CPU.registerFile[28] [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_A_45_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_45_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_45_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_45_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_45_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_45_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_37_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_45_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_A_45_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_46  (
    .A(\CPU.registerFile[24] [0]),
    .B(\CPU.registerFile[28] [0]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_46_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[24]_LUT4_A_4_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_A_4_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_A_4_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_A_4_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_A_4_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_4_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_A_4_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_A_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[24]_LUT4_A_5  (
    .A(\CPU.registerFile[24] [26]),
    .B(\CPU.registerFile[26] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[28]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_6  (
    .A(\CPU.registerFile[24] [25]),
    .B(\CPU.registerFile[28] [25]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_7  (
    .A(\CPU.registerFile[24] [24]),
    .B(\CPU.registerFile[28] [24]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_8  (
    .A(\CPU.registerFile[24] [22]),
    .B(\CPU.registerFile[28] [22]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[24]_LUT4_A_9  (
    .A(\CPU.registerFile[24] [21]),
    .B(\CPU.registerFile[28] [21]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [23]),
    .C(\CPU.registerFile[28] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [20]),
    .C(\CPU.registerFile[28] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[24]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [23]),
    .C(\CPU.registerFile[28] [23]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[24]_LUT4_B_10_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_10_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_A_29_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [22]),
    .C(\CPU.registerFile[28] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[24]_LUT4_B_11_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_11_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_B_11_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [15]),
    .C(\CPU.registerFile[28] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_12_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_12_Z [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_19_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_19_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_19_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_19_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [12]),
    .C(\CPU.registerFile[28] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_13_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_13_Z [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_21_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_21_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_21_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_21_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [11]),
    .C(\CPU.registerFile[28] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_14_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_14_Z [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_22_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_22_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_22_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_22_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [8]),
    .C(\CPU.registerFile[28] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[24]_LUT4_B_15_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_15_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_B_15_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [7]),
    .C(\CPU.registerFile[28] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_16_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_16_Z [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_25_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_25_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_25_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_25_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_1_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_1_Z [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_1_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_1_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_1_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_1_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [18]),
    .C(\CPU.registerFile[28] [18]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[24]_LUT4_B_2_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_2_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_B_2_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [17]),
    .C(\CPU.registerFile[28] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_3_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_3_Z [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_4_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_4_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_4_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_4_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [16]),
    .C(\CPU.registerFile[28] [16]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[24]_LUT4_B_4_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_4_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_B_4_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [10]),
    .C(\CPU.registerFile[28] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_5_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_5_Z [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_7_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_7_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_7_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_7_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [1]),
    .C(\CPU.registerFile[28] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_6_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_6_Z [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_9_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_9_Z [3]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_9_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_9_Z [1]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[24]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [29]),
    .C(\CPU.registerFile[28] [29]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[24]_LUT4_B_7_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_7_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_A_24_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[24]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [27]),
    .C(\CPU.registerFile[28] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[24]_LUT4_B_8_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_8_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_B_8_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[24]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [24]),
    .C(\CPU.registerFile[28] [24]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[24]_LUT4_B_9_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[24]_LUT4_B_9_Z [2]),
    .Z(\CPU.registerFile[16]_LUT4_A_28_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[24]_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_Z [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00ef)
  ) \CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z_LUT4_A  (
    .A(\CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [1]),
    .C(mem_rdata[24]),
    .D(\CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B_Z [1]),
    .C(mem_rdata[24]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A  (
    .A(\CPU.registerFile[25] [31]),
    .B(\CPU.registerFile[29] [31]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_1  (
    .A(\CPU.registerFile[25] [30]),
    .B(\CPU.registerFile[29] [30]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_10  (
    .A(\CPU.registerFile[25] [19]),
    .B(\CPU.registerFile[29] [19]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_10_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[25]_LUT4_A_10_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_A_10_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_A_10_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_11  (
    .A(\CPU.registerFile[25] [15]),
    .B(\CPU.registerFile[29] [15]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_11_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_11_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_11_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_11_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_11_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_11_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_9_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_11_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_12  (
    .A(\CPU.registerFile[25] [14]),
    .B(\CPU.registerFile[29] [14]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_13  (
    .A(\CPU.registerFile[25] [13]),
    .B(\CPU.registerFile[29] [13]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_13_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_13_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_13_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_13_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_13_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_13_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_11_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_13_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_14  (
    .A(\CPU.registerFile[25] [12]),
    .B(\CPU.registerFile[29] [12]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_14_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_14_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_14_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_14_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_14_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_12_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_14_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_14_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_15  (
    .A(\CPU.registerFile[25] [11]),
    .B(\CPU.registerFile[29] [11]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_A_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_16  (
    .A(\CPU.registerFile[25] [9]),
    .B(\CPU.registerFile[29] [9]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_16_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_16_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_16_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_16_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_16_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_14_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_16_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_17  (
    .A(\CPU.registerFile[25] [8]),
    .B(\CPU.registerFile[29] [8]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_17_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_17_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_17_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_17_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_17_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_17_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_15_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_17_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_18  (
    .A(\CPU.registerFile[25] [7]),
    .B(\CPU.registerFile[29] [7]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[25]_LUT4_A_18_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_A_18_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_A_18_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_19  (
    .A(\CPU.registerFile[25] [6]),
    .B(\CPU.registerFile[29] [6]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_19_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_19_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_19_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_19_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_19_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_16_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_19_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_1_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_1_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_1_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_1_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_1_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_1_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_1_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_2  (
    .A(\CPU.registerFile[25] [29]),
    .B(\CPU.registerFile[29] [29]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[25]_LUT4_A_20  (
    .A(\CPU.registerFile[25] [5]),
    .B(\CPU.registerFile[27] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[28]_LUT4_A_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_21  (
    .A(\CPU.registerFile[25] [4]),
    .B(\CPU.registerFile[29] [4]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_21_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_21_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_21_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_21_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_21_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_21_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_17_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_21_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_22  (
    .A(\CPU.registerFile[25] [3]),
    .B(\CPU.registerFile[29] [3]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_22_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_22_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_22_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_22_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_22_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_18_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_22_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_23  (
    .A(\CPU.registerFile[25] [2]),
    .B(\CPU.registerFile[29] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_23_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_23_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_19_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_23_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_24  (
    .A(\CPU.registerFile[25] [0]),
    .B(\CPU.registerFile[29] [0]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_24_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_24_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_24_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_24_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_24_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_24_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_20_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_24_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[25]_LUT4_A_25  (
    .A(\CPU.registerFile[25] [31]),
    .B(\CPU.registerFile[29] [31]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[27]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_26  (
    .A(\CPU.registerFile[25] [30]),
    .B(\CPU.registerFile[29] [30]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_26_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_26_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_26_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_26_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_26_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_21_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_26_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_27  (
    .A(\CPU.registerFile[25] [28]),
    .B(\CPU.registerFile[29] [28]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_27_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_27_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_27_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_27_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_27_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_27_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_22_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_27_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_27_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_28  (
    .A(\CPU.registerFile[25] [26]),
    .B(\CPU.registerFile[29] [26]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_28_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_28_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_28_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_28_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_28_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_28_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_23_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_28_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_28_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_29  (
    .A(\CPU.registerFile[25] [25]),
    .B(\CPU.registerFile[29] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_29_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_29_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_24_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_29_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_3  (
    .A(\CPU.registerFile[25] [28]),
    .B(\CPU.registerFile[29] [28]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_30  (
    .A(\CPU.registerFile[25] [21]),
    .B(\CPU.registerFile[29] [21]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_30_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_30_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_30_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_30_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_30_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_30_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_25_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_30_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_30_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_31  (
    .A(\CPU.registerFile[25] [20]),
    .B(\CPU.registerFile[29] [20]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_31_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_31_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_31_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_31_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_31_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_31_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_26_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_31_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_32  (
    .A(\CPU.registerFile[25] [19]),
    .B(\CPU.registerFile[29] [19]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_32_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_32_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_32_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_32_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_32_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_32_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_27_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_32_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_32_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_33  (
    .A(\CPU.registerFile[25] [18]),
    .B(\CPU.registerFile[29] [18]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_33_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_33_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_33_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_33_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_33_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_33_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_28_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_33_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_34  (
    .A(\CPU.registerFile[25] [17]),
    .B(\CPU.registerFile[29] [17]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_34_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_34_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_34_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_34_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_34_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_34_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_29_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_34_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_34_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_35  (
    .A(\CPU.registerFile[25] [16]),
    .B(\CPU.registerFile[29] [16]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_A_35_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[25]_LUT4_A_36  (
    .A(\CPU.registerFile[25] [14]),
    .B(\CPU.registerFile[29] [14]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_36_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[25]_LUT4_A_36_Z [2]),
    .D(\CPU.registerFile[25]_LUT4_A_36_Z [3]),
    .Z(\CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[25]_LUT4_A_36_Z [0]),
    .D(\CPU.registerFile[25]_LUT4_A_36_Z [1]),
    .Z(\CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_37  (
    .A(\CPU.registerFile[25] [13]),
    .B(\CPU.registerFile[29] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_37_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_37_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_31_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_37_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_37_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[25]_LUT4_A_38  (
    .A(\CPU.registerFile[25] [10]),
    .B(\CPU.registerFile[27] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[28]_LUT4_A_2_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_39  (
    .A(\CPU.registerFile[25] [9]),
    .B(\CPU.registerFile[29] [9]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_39_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[25]_LUT4_A_39_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_A_39_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_A_39_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_3_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_3_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_3_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_3_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_3_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_3_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_3_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_4  (
    .A(\CPU.registerFile[25] [27]),
    .B(\CPU.registerFile[29] [27]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[24]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_40  (
    .A(\CPU.registerFile[25] [6]),
    .B(\CPU.registerFile[29] [6]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_A_40_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_41  (
    .A(\CPU.registerFile[25] [5]),
    .B(\CPU.registerFile[29] [5]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_41_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_41_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_41_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_41_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_41_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_41_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_33_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_41_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_41_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_42  (
    .A(\CPU.registerFile[25] [4]),
    .B(\CPU.registerFile[29] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_42_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_42_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_34_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_42_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_42_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_43  (
    .A(\CPU.registerFile[25] [3]),
    .B(\CPU.registerFile[29] [3]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_43_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_43_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_43_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_43_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_43_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_43_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_35_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_43_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_43_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_44  (
    .A(\CPU.registerFile[25] [2]),
    .B(\CPU.registerFile[29] [2]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_44_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_44_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_44_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_44_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_44_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_44_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_36_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_44_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_44_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_45  (
    .A(\CPU.registerFile[25] [1]),
    .B(\CPU.registerFile[29] [1]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[24]_LUT4_A_45_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_46  (
    .A(\CPU.registerFile[25] [0]),
    .B(\CPU.registerFile[29] [0]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_46_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_46_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_46_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_46_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_46_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_46_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_38_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_46_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_46_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[25]_LUT4_A_5  (
    .A(\CPU.registerFile[25] [26]),
    .B(\CPU.registerFile[27] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[28]_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_6  (
    .A(\CPU.registerFile[25] [25]),
    .B(\CPU.registerFile[29] [25]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_6_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_6_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_6_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_6_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_6_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_5_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_6_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_7  (
    .A(\CPU.registerFile[25] [24]),
    .B(\CPU.registerFile[29] [24]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_7_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_7_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_7_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_7_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_7_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_6_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_7_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_8  (
    .A(\CPU.registerFile[25] [22]),
    .B(\CPU.registerFile[29] [22]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_8_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_8_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_8_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_8_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_8_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_7_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_8_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[25]_LUT4_A_9  (
    .A(\CPU.registerFile[25] [21]),
    .B(\CPU.registerFile[29] [21]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_9_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_9_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_9_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_9_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_9_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_8_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_9_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[25]_LUT4_A_Z_LUT4_A  (
    .A(\CPU.registerFile[25]_LUT4_A_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[30]_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [23]),
    .C(\CPU.registerFile[29] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [20]),
    .C(\CPU.registerFile[29] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [23]),
    .C(\CPU.registerFile[29] [23]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_B_10_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [22]),
    .C(\CPU.registerFile[29] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_B_11_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_11_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_11_Z_LUT4_D_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_15_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_15_Z [3]),
    .Z(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_15_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_15_Z [1]),
    .Z(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [15]),
    .C(\CPU.registerFile[29] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [12]),
    .C(\CPU.registerFile[29] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_13_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [11]),
    .C(\CPU.registerFile[29] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [8]),
    .C(\CPU.registerFile[29] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_B_15_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_15_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_15_Z_LUT4_D_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_24_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_24_Z [3]),
    .Z(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_24_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_24_Z [1]),
    .Z(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [7]),
    .C(\CPU.registerFile[29] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[24]_LUT4_B_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [18]),
    .C(\CPU.registerFile[29] [18]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_2_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_2_Z_LUT4_D_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(\CPU.registerFile[8]_LUT4_A_1_Z [0]),
    .B(\CPU.registerFile[8]_LUT4_A_1_Z [1]),
    .C(\CPU.registerFile[8]_LUT4_A_1_Z [2]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [17]),
    .C(\CPU.registerFile[29] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [16]),
    .C(\CPU.registerFile[29] [16]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[25]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_4_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_4_Z_LUT4_D_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(\CPU.registerFile[8]_LUT4_A_2_Z [0]),
    .B(\CPU.registerFile[8]_LUT4_A_2_Z [1]),
    .C(\CPU.registerFile[8]_LUT4_A_2_Z [2]),
    .D(mem_rdata[23]),
    .Z(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [10]),
    .C(\CPU.registerFile[29] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [1]),
    .C(\CPU.registerFile[29] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[24]_LUT4_B_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [29]),
    .C(\CPU.registerFile[29] [29]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_B_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [27]),
    .C(\CPU.registerFile[29] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_B_8_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_8_Z ),
    .BLUT(\CPU.registerFile[24]_LUT4_B_8_Z_LUT4_D_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_11_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_11_Z [3]),
    .Z(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_11_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_11_Z [1]),
    .Z(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[25]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [24]),
    .C(\CPU.registerFile[29] [24]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_B_9_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A  (
    .A(\CPU.registerFile[26] [23]),
    .B(\CPU.registerFile[30] [23]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[27]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_1  (
    .A(\CPU.registerFile[26] [20]),
    .B(\CPU.registerFile[30] [20]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_10  (
    .A(\CPU.registerFile[26] [29]),
    .B(\CPU.registerFile[30] [29]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[27]_LUT4_A_10_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_11  (
    .A(\CPU.registerFile[26] [27]),
    .B(\CPU.registerFile[30] [27]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_11_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_12  (
    .A(\CPU.registerFile[26] [24]),
    .B(\CPU.registerFile[30] [24]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_13_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_13  (
    .A(\CPU.registerFile[26] [23]),
    .B(\CPU.registerFile[30] [23]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_14_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_14  (
    .A(\CPU.registerFile[26] [22]),
    .B(\CPU.registerFile[30] [22]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_15_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_15  (
    .A(\CPU.registerFile[26] [15]),
    .B(\CPU.registerFile[30] [15]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_19_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_16  (
    .A(\CPU.registerFile[26] [14]),
    .B(\CPU.registerFile[30] [14]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[25]_LUT4_A_36_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_17  (
    .A(\CPU.registerFile[26] [12]),
    .B(\CPU.registerFile[30] [12]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_21_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_18  (
    .A(\CPU.registerFile[26] [11]),
    .B(\CPU.registerFile[30] [11]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_22_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_19  (
    .A(\CPU.registerFile[26] [9]),
    .B(\CPU.registerFile[30] [9]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[26]_LUT4_A_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[26]_LUT4_A_19_Z [0]),
    .C(\CPU.registerFile[26]_LUT4_A_19_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[13]_LUT4_A_2_Z [0]),
    .B(\CPU.registerFile[13]_LUT4_A_2_Z [1]),
    .C(\CPU.registerFile[13]_LUT4_A_2_Z [2]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_2  (
    .A(\CPU.registerFile[26] [19]),
    .B(\CPU.registerFile[30] [19]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[26]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_20  (
    .A(\CPU.registerFile[26] [8]),
    .B(\CPU.registerFile[30] [8]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_24_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_21  (
    .A(\CPU.registerFile[26] [7]),
    .B(\CPU.registerFile[30] [7]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[19]_LUT4_A_25_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[26]_LUT4_A_2_Z [0]),
    .C(\CPU.registerFile[26]_LUT4_A_2_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[13]_LUT4_A_Z [0]),
    .B(\CPU.registerFile[13]_LUT4_A_Z [1]),
    .C(\CPU.registerFile[13]_LUT4_A_Z [2]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_3  (
    .A(\CPU.registerFile[26] [18]),
    .B(\CPU.registerFile[30] [18]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[27]_LUT4_A_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_4  (
    .A(\CPU.registerFile[26] [17]),
    .B(\CPU.registerFile[30] [17]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_4_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_5  (
    .A(\CPU.registerFile[26] [16]),
    .B(\CPU.registerFile[30] [16]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[27]_LUT4_A_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_6  (
    .A(\CPU.registerFile[26] [10]),
    .B(\CPU.registerFile[30] [10]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_7_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[26]_LUT4_A_7  (
    .A(\CPU.registerFile[26] [7]),
    .B(\CPU.registerFile[30] [7]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[26]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[26]_LUT4_A_7_Z [0]),
    .C(\CPU.registerFile[26]_LUT4_A_7_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[9]_LUT4_A_4_Z [0]),
    .B(\CPU.registerFile[9]_LUT4_A_4_Z [1]),
    .C(\CPU.registerFile[9]_LUT4_A_4_Z [2]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_8  (
    .A(\CPU.registerFile[26] [1]),
    .B(\CPU.registerFile[30] [1]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[19]_LUT4_A_9_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[26]_LUT4_A_9  (
    .A(\CPU.registerFile[26] [31]),
    .B(\CPU.registerFile[30] [31]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[27]_LUT4_A_9_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [31]),
    .C(\CPU.registerFile[27] [31]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [30]),
    .C(\CPU.registerFile[27] [30]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [14]),
    .C(\CPU.registerFile[27] [14]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_10_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_10_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_12_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [13]),
    .C(\CPU.registerFile[27] [13]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_11_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_11_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_13_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [12]),
    .C(\CPU.registerFile[27] [12]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_12_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_12_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_12_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_14_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [11]),
    .C(\CPU.registerFile[27] [11]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_13_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_13_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_15_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [9]),
    .C(\CPU.registerFile[27] [9]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_14_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_14_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_14_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_16_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [8]),
    .C(\CPU.registerFile[27] [8]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_15_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_15_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_17_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [6]),
    .C(\CPU.registerFile[27] [6]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_16_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_16_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_19_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [4]),
    .C(\CPU.registerFile[27] [4]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_17_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_17_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_21_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [3]),
    .C(\CPU.registerFile[27] [3]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_18_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_18_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_22_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [2]),
    .C(\CPU.registerFile[27] [2]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_19_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_19_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_23_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_1_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_1_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_1_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [29]),
    .C(\CPU.registerFile[27] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [0]),
    .C(\CPU.registerFile[27] [0]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_20_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_20_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_24_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [30]),
    .C(\CPU.registerFile[27] [30]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_21_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_21_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_26_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [28]),
    .C(\CPU.registerFile[27] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_22_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_22_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_27_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [26]),
    .C(\CPU.registerFile[27] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_23_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_23_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_28_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_24  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [25]),
    .C(\CPU.registerFile[27] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_24_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_24_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_29_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_25  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [21]),
    .C(\CPU.registerFile[27] [21]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_25_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_25_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_30_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_26  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [20]),
    .C(\CPU.registerFile[27] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_26_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_26_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_31_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_27  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [19]),
    .C(\CPU.registerFile[27] [19]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_27_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_27_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_27_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_32_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_28  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [18]),
    .C(\CPU.registerFile[27] [18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_28_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_28_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_28_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_33_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_29  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [17]),
    .C(\CPU.registerFile[27] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_29_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_29_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_34_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_2_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_2_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_2_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [28]),
    .C(\CPU.registerFile[27] [28]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_30  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [16]),
    .C(\CPU.registerFile[27] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_30_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_30_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_30_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_35_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_31  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [13]),
    .C(\CPU.registerFile[27] [13]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_31_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_31_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_37_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_32  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [6]),
    .C(\CPU.registerFile[27] [6]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_32_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_32_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_32_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_40_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_33  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [5]),
    .C(\CPU.registerFile[27] [5]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_33_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_33_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_41_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_34  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [4]),
    .C(\CPU.registerFile[27] [4]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_34_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_34_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_34_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_42_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_35  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [3]),
    .C(\CPU.registerFile[27] [3]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_35_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_35_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_35_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_43_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_36  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [2]),
    .C(\CPU.registerFile[27] [2]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_36_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_36_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_36_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_44_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_37  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [1]),
    .C(\CPU.registerFile[27] [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_37_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_37_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_37_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_45_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_38  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [0]),
    .C(\CPU.registerFile[27] [0]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_B_38_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_38_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_38_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_46_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_3_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_3_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_3_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [27]),
    .C(\CPU.registerFile[27] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_4_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_4_Z [2]),
    .Z(\CPU.registerFile[24]_LUT4_A_4_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [25]),
    .C(\CPU.registerFile[27] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_5_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_5_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_6_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [24]),
    .C(\CPU.registerFile[27] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_6_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_6_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_7_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [22]),
    .C(\CPU.registerFile[27] [22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_7_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_7_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_8_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [21]),
    .C(\CPU.registerFile[27] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_8_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_8_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_9_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[26]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[26] [15]),
    .C(\CPU.registerFile[27] [15]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_B_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_9_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_9_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_11_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[26]_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[26]_LUT4_B_Z [2]),
    .Z(\CPU.registerFile[25]_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A  (
    .A(\CPU.registerFile[27] [23]),
    .B(\CPU.registerFile[31] [23]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[27]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_1  (
    .A(\CPU.registerFile[27] [20]),
    .B(\CPU.registerFile[31] [20]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_10  (
    .A(\CPU.registerFile[27] [29]),
    .B(\CPU.registerFile[31] [29]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[27]_LUT4_A_10_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'heef0)
  ) \CPU.registerFile[27]_LUT4_A_10_Z_LUT4_A  (
    .A(\CPU.registerFile[27]_LUT4_A_10_Z [0]),
    .B(\CPU.registerFile[27]_LUT4_A_10_Z [1]),
    .C(\CPU.registerFile[27]_LUT4_A_10_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[27]_LUT4_A_10_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[27]_LUT4_A_10_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[18]_LUT4_B_4_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[27]_LUT4_A_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_11  (
    .A(\CPU.registerFile[27] [27]),
    .B(\CPU.registerFile[31] [27]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_12  (
    .A(\CPU.registerFile[27] [24]),
    .B(\CPU.registerFile[31] [24]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_13  (
    .A(\CPU.registerFile[27] [23]),
    .B(\CPU.registerFile[31] [23]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_14_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_14  (
    .A(\CPU.registerFile[27] [22]),
    .B(\CPU.registerFile[31] [22]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_15  (
    .A(\CPU.registerFile[27] [15]),
    .B(\CPU.registerFile[31] [15]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_16  (
    .A(\CPU.registerFile[27] [14]),
    .B(\CPU.registerFile[31] [14]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[25]_LUT4_A_36_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_17  (
    .A(\CPU.registerFile[27] [12]),
    .B(\CPU.registerFile[31] [12]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_18  (
    .A(\CPU.registerFile[27] [11]),
    .B(\CPU.registerFile[31] [11]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_19  (
    .A(\CPU.registerFile[27] [9]),
    .B(\CPU.registerFile[31] [9]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[26]_LUT4_A_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_2  (
    .A(\CPU.registerFile[27] [19]),
    .B(\CPU.registerFile[31] [19]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_20  (
    .A(\CPU.registerFile[27] [8]),
    .B(\CPU.registerFile[31] [8]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_21  (
    .A(\CPU.registerFile[27] [7]),
    .B(\CPU.registerFile[31] [7]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[19]_LUT4_A_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_3  (
    .A(\CPU.registerFile[27] [18]),
    .B(\CPU.registerFile[31] [18]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[27]_LUT4_A_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_4  (
    .A(\CPU.registerFile[27] [17]),
    .B(\CPU.registerFile[31] [17]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_5  (
    .A(\CPU.registerFile[27] [16]),
    .B(\CPU.registerFile[31] [16]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[27]_LUT4_A_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_6  (
    .A(\CPU.registerFile[27] [10]),
    .B(\CPU.registerFile[31] [10]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[27]_LUT4_A_7  (
    .A(\CPU.registerFile[27] [7]),
    .B(\CPU.registerFile[31] [7]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[26]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_8  (
    .A(\CPU.registerFile[27] [1]),
    .B(\CPU.registerFile[31] [1]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[19]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[27]_LUT4_A_9  (
    .A(\CPU.registerFile[27] [31]),
    .B(\CPU.registerFile[31] [31]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[27]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[27]_LUT4_A_9_Z [2]),
    .D(\CPU.registerFile[27]_LUT4_A_9_Z [3]),
    .Z(\CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[27]_LUT4_A_9_Z [0]),
    .D(\CPU.registerFile[27]_LUT4_A_9_Z [1]),
    .Z(\CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[28]_LUT4_A  (
    .A(\CPU.registerFile[28] [26]),
    .B(\CPU.registerFile[30] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[28]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[28]_LUT4_A_1  (
    .A(\CPU.registerFile[28] [5]),
    .B(\CPU.registerFile[30] [5]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[28]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[28]_LUT4_A_1_Z [2]),
    .D(\CPU.registerFile[28]_LUT4_A_1_Z [3]),
    .Z(\CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[28]_LUT4_A_1_Z [0]),
    .D(\CPU.registerFile[28]_LUT4_A_1_Z [1]),
    .Z(\CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[28]_LUT4_A_1_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[28]_LUT4_A_2  (
    .A(\CPU.registerFile[28] [10]),
    .B(\CPU.registerFile[30] [10]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[28]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[28]_LUT4_A_2_Z [2]),
    .D(\CPU.registerFile[28]_LUT4_A_2_Z [3]),
    .Z(\CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[28]_LUT4_A_2_Z [0]),
    .D(\CPU.registerFile[28]_LUT4_A_2_Z [1]),
    .Z(\CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[28]_LUT4_A_2_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[28]_LUT4_A_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[28]_LUT4_A_Z [2]),
    .D(\CPU.registerFile[28]_LUT4_A_Z [3]),
    .Z(\CPU.registerFile[28]_LUT4_A_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[28]_LUT4_A_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[28]_LUT4_A_Z [0]),
    .D(\CPU.registerFile[28]_LUT4_A_Z [1]),
    .Z(\CPU.registerFile[28]_LUT4_A_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[28]_LUT4_A_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[28]_LUT4_A_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[28]_LUT4_A_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[29]_LUT4_A  (
    .A(\CPU.registerFile[29] [26]),
    .B(\CPU.registerFile[31] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[28]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[29]_LUT4_A_1  (
    .A(\CPU.registerFile[29] [5]),
    .B(\CPU.registerFile[31] [5]),
    .C(mem_rdata[21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[28]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[29]_LUT4_A_2  (
    .A(\CPU.registerFile[29] [10]),
    .B(\CPU.registerFile[31] [10]),
    .C(mem_rdata[16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[28]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A  (
    .A(\CPU.registerFile[2] [31]),
    .B(\CPU.registerFile[6] [31]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_1  (
    .A(\CPU.registerFile[2] [30]),
    .B(\CPU.registerFile[6] [30]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_10  (
    .A(\CPU.registerFile[2] [21]),
    .B(\CPU.registerFile[6] [21]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[2]_LUT4_A_11  (
    .A(\CPU.registerFile[2] [18]),
    .B(\CPU.registerFile[6] [18]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_11_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[2]_LUT4_A_12  (
    .A(\CPU.registerFile[2] [16]),
    .B(\CPU.registerFile[6] [16]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_13  (
    .A(\CPU.registerFile[2] [15]),
    .B(\CPU.registerFile[6] [15]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[0]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_14  (
    .A(\CPU.registerFile[2] [14]),
    .B(\CPU.registerFile[6] [14]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_15  (
    .A(\CPU.registerFile[2] [13]),
    .B(\CPU.registerFile[6] [13]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_16  (
    .A(\CPU.registerFile[2] [12]),
    .B(\CPU.registerFile[6] [12]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_16_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_16_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_16_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_16_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_16_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_17  (
    .A(\CPU.registerFile[2] [11]),
    .B(\CPU.registerFile[6] [11]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_17_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_18  (
    .A(\CPU.registerFile[2] [9]),
    .B(\CPU.registerFile[6] [9]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_18_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_18_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_18_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_18_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_18_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_18_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_19  (
    .A(\CPU.registerFile[2] [8]),
    .B(\CPU.registerFile[6] [8]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_19_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_19_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_19_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_19_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_19_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_19_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_1_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_1_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_1_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_1_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_1_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_2  (
    .A(\CPU.registerFile[2] [29]),
    .B(\CPU.registerFile[6] [29]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_20  (
    .A(\CPU.registerFile[2] [6]),
    .B(\CPU.registerFile[6] [6]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_20_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_20_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_20_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_20_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_20_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_20_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_21  (
    .A(\CPU.registerFile[2] [5]),
    .B(\CPU.registerFile[6] [5]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_21_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[2]_LUT4_A_21_Z_LUT4_A  (
    .A(\CPU.registerFile[2]_LUT4_A_21_Z [0]),
    .B(\CPU.registerFile[2]_LUT4_A_21_Z [1]),
    .C(\CPU.registerFile[2]_LUT4_A_21_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_21_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_9_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_21_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_22  (
    .A(\CPU.registerFile[2] [4]),
    .B(\CPU.registerFile[6] [4]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_22_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_22_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_22_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_22_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_22_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_22_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_23  (
    .A(\CPU.registerFile[2] [3]),
    .B(\CPU.registerFile[6] [3]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_23_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_23_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_23_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_23_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_23_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_23_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_24  (
    .A(\CPU.registerFile[2] [2]),
    .B(\CPU.registerFile[6] [2]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_24_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_24_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_24_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_24_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_24_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_25  (
    .A(\CPU.registerFile[2] [0]),
    .B(\CPU.registerFile[6] [0]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_25_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A  (
    .A(\CPU.registerFile[2]_LUT4_A_25_Z [0]),
    .B(\CPU.registerFile[2]_LUT4_A_25_Z [1]),
    .C(\CPU.registerFile[2]_LUT4_A_25_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_21_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_25_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_11_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_25_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_26  (
    .A(\CPU.registerFile[2] [30]),
    .B(\CPU.registerFile[6] [30]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_26_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_26_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_26_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_26_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_26_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_26_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_27  (
    .A(\CPU.registerFile[2] [29]),
    .B(\CPU.registerFile[6] [29]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_27_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_28  (
    .A(\CPU.registerFile[2] [28]),
    .B(\CPU.registerFile[6] [28]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_28_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_28_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_28_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_28_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_28_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_28_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_29  (
    .A(\CPU.registerFile[2] [26]),
    .B(\CPU.registerFile[6] [26]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_29_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_3  (
    .A(\CPU.registerFile[2] [28]),
    .B(\CPU.registerFile[6] [28]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_30  (
    .A(\CPU.registerFile[2] [25]),
    .B(\CPU.registerFile[6] [25]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_30_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_30_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_30_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_30_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_30_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_31  (
    .A(\CPU.registerFile[2] [24]),
    .B(\CPU.registerFile[6] [24]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_31_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_32  (
    .A(\CPU.registerFile[2] [23]),
    .B(\CPU.registerFile[6] [23]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_32_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_33  (
    .A(\CPU.registerFile[2] [21]),
    .B(\CPU.registerFile[6] [21]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_33_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_34  (
    .A(\CPU.registerFile[2] [20]),
    .B(\CPU.registerFile[6] [20]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_34_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_34_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_34_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_34_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_34_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_34_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_35  (
    .A(\CPU.registerFile[2] [19]),
    .B(\CPU.registerFile[6] [19]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_35_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_35_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_35_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_35_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_35_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_35_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_36  (
    .A(\CPU.registerFile[2] [18]),
    .B(\CPU.registerFile[6] [18]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_36_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_37  (
    .A(\CPU.registerFile[2] [17]),
    .B(\CPU.registerFile[6] [17]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_37_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_37_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_37_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_37_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_37_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_37_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_38  (
    .A(\CPU.registerFile[2] [16]),
    .B(\CPU.registerFile[6] [16]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_39  (
    .A(\CPU.registerFile[2] [13]),
    .B(\CPU.registerFile[6] [13]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_39_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_39_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_39_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_39_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_39_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_3_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_3_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_3_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_3_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_3_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_4  (
    .A(\CPU.registerFile[2] [27]),
    .B(\CPU.registerFile[6] [27]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_40  (
    .A(\CPU.registerFile[2] [10]),
    .B(\CPU.registerFile[6] [10]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_40_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[2]_LUT4_A_40_Z_LUT4_A  (
    .A(\CPU.registerFile[2]_LUT4_A_40_Z [0]),
    .B(\CPU.registerFile[2]_LUT4_A_40_Z [1]),
    .C(\CPU.registerFile[2]_LUT4_A_40_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_40_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_20_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_40_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_40_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_41  (
    .A(\CPU.registerFile[2] [6]),
    .B(\CPU.registerFile[6] [6]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_41_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_42  (
    .A(\CPU.registerFile[2] [5]),
    .B(\CPU.registerFile[6] [5]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_42_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_42_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_42_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_42_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_42_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_42_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_43  (
    .A(\CPU.registerFile[2] [4]),
    .B(\CPU.registerFile[6] [4]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_43_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_43_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_43_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_43_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_43_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_44  (
    .A(\CPU.registerFile[2] [3]),
    .B(\CPU.registerFile[6] [3]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_44_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_44_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_44_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_44_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_44_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_44_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_45  (
    .A(\CPU.registerFile[2] [2]),
    .B(\CPU.registerFile[6] [2]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_45_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_46  (
    .A(\CPU.registerFile[2] [1]),
    .B(\CPU.registerFile[6] [1]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_A_46_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_47  (
    .A(\CPU.registerFile[2] [0]),
    .B(\CPU.registerFile[6] [0]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_A_47_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_47_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_47_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_47_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_47_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_47_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_5  (
    .A(\CPU.registerFile[2] [26]),
    .B(\CPU.registerFile[6] [26]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[2]_LUT4_A_5_Z_LUT4_A  (
    .A(\CPU.registerFile[2]_LUT4_A_5_Z [0]),
    .B(\CPU.registerFile[2]_LUT4_A_5_Z [1]),
    .C(\CPU.registerFile[2]_LUT4_A_5_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_5_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_5_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_6  (
    .A(\CPU.registerFile[2] [25]),
    .B(\CPU.registerFile[6] [25]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_6_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_6_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_6_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_6_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_6_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_7  (
    .A(\CPU.registerFile[2] [24]),
    .B(\CPU.registerFile[6] [24]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_7_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_7_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_7_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_7_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_7_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.registerFile[2]_LUT4_A_8  (
    .A(\CPU.registerFile[2] [23]),
    .B(\CPU.registerFile[6] [23]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[2]_LUT4_A_9  (
    .A(\CPU.registerFile[2] [22]),
    .B(\CPU.registerFile[6] [22]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A  (
    .A(\CPU.registerFile[2]_LUT4_A_9_Z [0]),
    .B(\CPU.registerFile[2]_LUT4_A_9_Z [1]),
    .C(\CPU.registerFile[2]_LUT4_A_9_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_8_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_9_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_2_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_9_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_Z [0]),
    .D(\CPU.registerFile[2]_LUT4_A_Z [1]),
    .Z(\CPU.registerFile[2]_LUT4_A_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[2]_LUT4_A_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[2]_LUT4_A_Z [2]),
    .D(\CPU.registerFile[2]_LUT4_A_Z [3]),
    .Z(\CPU.registerFile[2]_LUT4_A_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[2]_LUT4_A_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [20]),
    .C(\CPU.registerFile[6] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[2]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [19]),
    .C(\CPU.registerFile[6] [19]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_B_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[2]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [14]),
    .C(\CPU.registerFile[6] [14]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_B_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[2]_LUT4_B_10_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[2]_LUT4_B_10_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_31_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [12]),
    .C(\CPU.registerFile[6] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [11]),
    .C(\CPU.registerFile[6] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[2]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [9]),
    .C(\CPU.registerFile[6] [9]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_B_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[2]_LUT4_B_13_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[2]_LUT4_B_13_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_33_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [8]),
    .C(\CPU.registerFile[6] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_14_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [7]),
    .C(\CPU.registerFile[6] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[2]_LUT4_B_1_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[2]_LUT4_B_1_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_8_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [17]),
    .C(\CPU.registerFile[6] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [10]),
    .C(\CPU.registerFile[6] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[2]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [7]),
    .C(\CPU.registerFile[6] [7]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[2]_LUT4_B_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[2]_LUT4_B_4_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[2]_LUT4_B_4_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_15_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [1]),
    .C(\CPU.registerFile[6] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[2]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [31]),
    .C(\CPU.registerFile[6] [31]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[2]_LUT4_B_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[2]_LUT4_B_6_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[2]_LUT4_B_6_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_20_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [27]),
    .C(\CPU.registerFile[6] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [22]),
    .C(\CPU.registerFile[6] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[2]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [15]),
    .C(\CPU.registerFile[6] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [31]),
    .C(\CPU.registerFile[31] [31]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [30]),
    .C(\CPU.registerFile[31] [30]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [14]),
    .C(\CPU.registerFile[31] [14]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_10_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [13]),
    .C(\CPU.registerFile[31] [13]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_11_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [12]),
    .C(\CPU.registerFile[31] [12]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_12_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [11]),
    .C(\CPU.registerFile[31] [11]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_13_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [9]),
    .C(\CPU.registerFile[31] [9]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_14_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [8]),
    .C(\CPU.registerFile[31] [8]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_15_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [6]),
    .C(\CPU.registerFile[31] [6]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_16_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [4]),
    .C(\CPU.registerFile[31] [4]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_17_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [3]),
    .C(\CPU.registerFile[31] [3]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_18_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [2]),
    .C(\CPU.registerFile[31] [2]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_19_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [29]),
    .C(\CPU.registerFile[31] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [0]),
    .C(\CPU.registerFile[31] [0]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_20_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [30]),
    .C(\CPU.registerFile[31] [30]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_21_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [28]),
    .C(\CPU.registerFile[31] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_22_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [26]),
    .C(\CPU.registerFile[31] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_23_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_24  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [25]),
    .C(\CPU.registerFile[31] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_24_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_25  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [21]),
    .C(\CPU.registerFile[31] [21]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_25_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_26  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [20]),
    .C(\CPU.registerFile[31] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_26_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_27  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [19]),
    .C(\CPU.registerFile[31] [19]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_27_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_28  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [18]),
    .C(\CPU.registerFile[31] [18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_28_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_29  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [17]),
    .C(\CPU.registerFile[31] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_29_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [28]),
    .C(\CPU.registerFile[31] [28]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_30  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [16]),
    .C(\CPU.registerFile[31] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_30_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_31  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [13]),
    .C(\CPU.registerFile[31] [13]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_31_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_32  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [6]),
    .C(\CPU.registerFile[31] [6]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_32_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_33  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [5]),
    .C(\CPU.registerFile[31] [5]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_33_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_34  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [4]),
    .C(\CPU.registerFile[31] [4]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_34_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_35  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [3]),
    .C(\CPU.registerFile[31] [3]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_35_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_36  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [2]),
    .C(\CPU.registerFile[31] [2]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_36_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_37  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [1]),
    .C(\CPU.registerFile[31] [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_37_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_38  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [0]),
    .C(\CPU.registerFile[31] [0]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[30]_LUT4_B_38_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [27]),
    .C(\CPU.registerFile[31] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [25]),
    .C(\CPU.registerFile[31] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [24]),
    .C(\CPU.registerFile[31] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [22]),
    .C(\CPU.registerFile[31] [22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [21]),
    .C(\CPU.registerFile[31] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_8_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[30]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[30] [15]),
    .C(\CPU.registerFile[31] [15]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[30]_LUT4_B_9_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A  (
    .A(\CPU.registerFile[3] [31]),
    .B(\CPU.registerFile[7] [31]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_1  (
    .A(\CPU.registerFile[3] [30]),
    .B(\CPU.registerFile[7] [30]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_10  (
    .A(\CPU.registerFile[3] [21]),
    .B(\CPU.registerFile[7] [21]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[3]_LUT4_A_11  (
    .A(\CPU.registerFile[3] [18]),
    .B(\CPU.registerFile[7] [18]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_11_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf100)
  ) \CPU.registerFile[3]_LUT4_A_11_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_11_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_11_Z [1]),
    .C(mem_rdata[23]),
    .D(\CPU.registerFile[3]_LUT4_A_11_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00ef)
  ) \CPU.registerFile[3]_LUT4_A_11_Z_LUT4_Z  (
    .A(\CPU.registerFile[11]_LUT4_A_12_Z [0]),
    .B(\CPU.registerFile[11]_LUT4_A_12_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[24]),
    .Z(\CPU.registerFile[3]_LUT4_A_11_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[3]_LUT4_A_12  (
    .A(\CPU.registerFile[3] [16]),
    .B(\CPU.registerFile[7] [16]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf100)
  ) \CPU.registerFile[3]_LUT4_A_12_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_12_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_12_Z [1]),
    .C(mem_rdata[23]),
    .D(\CPU.registerFile[3]_LUT4_A_12_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00ef)
  ) \CPU.registerFile[3]_LUT4_A_12_Z_LUT4_Z  (
    .A(\CPU.registerFile[11]_LUT4_A_14_Z [0]),
    .B(\CPU.registerFile[11]_LUT4_A_14_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[24]),
    .Z(\CPU.registerFile[3]_LUT4_A_12_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_13  (
    .A(\CPU.registerFile[3] [15]),
    .B(\CPU.registerFile[7] [15]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[0]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_14  (
    .A(\CPU.registerFile[3] [14]),
    .B(\CPU.registerFile[7] [14]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_14_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_14_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[20]_LUT4_A_11_Z [0]),
    .B(\CPU.registerFile[20]_LUT4_A_11_Z [1]),
    .C(\CPU.registerFile[20]_LUT4_A_11_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_15  (
    .A(\CPU.registerFile[3] [13]),
    .B(\CPU.registerFile[7] [13]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_15_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_15_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_7_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_15_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_16  (
    .A(\CPU.registerFile[3] [12]),
    .B(\CPU.registerFile[7] [12]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_17  (
    .A(\CPU.registerFile[3] [11]),
    .B(\CPU.registerFile[7] [11]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_17_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_17_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_17_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[20]_LUT4_A_13_Z [0]),
    .B(\CPU.registerFile[20]_LUT4_A_13_Z [1]),
    .C(\CPU.registerFile[20]_LUT4_A_13_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_18  (
    .A(\CPU.registerFile[3] [9]),
    .B(\CPU.registerFile[7] [9]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_18_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_19  (
    .A(\CPU.registerFile[3] [8]),
    .B(\CPU.registerFile[7] [8]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_19_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_2  (
    .A(\CPU.registerFile[3] [29]),
    .B(\CPU.registerFile[7] [29]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_20  (
    .A(\CPU.registerFile[3] [6]),
    .B(\CPU.registerFile[7] [6]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_20_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_21  (
    .A(\CPU.registerFile[3] [5]),
    .B(\CPU.registerFile[7] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_21_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_22  (
    .A(\CPU.registerFile[3] [4]),
    .B(\CPU.registerFile[7] [4]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_22_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_23  (
    .A(\CPU.registerFile[3] [3]),
    .B(\CPU.registerFile[7] [3]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_23_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_24  (
    .A(\CPU.registerFile[3] [2]),
    .B(\CPU.registerFile[7] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_24_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_25  (
    .A(\CPU.registerFile[3] [0]),
    .B(\CPU.registerFile[7] [0]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_25_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_26  (
    .A(\CPU.registerFile[3] [30]),
    .B(\CPU.registerFile[7] [30]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_26_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_27  (
    .A(\CPU.registerFile[3] [29]),
    .B(\CPU.registerFile[7] [29]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_27_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[3]_LUT4_A_27_Z [2]),
    .D(\CPU.registerFile[3]_LUT4_A_27_Z [3]),
    .Z(\CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[3]_LUT4_A_27_Z [0]),
    .D(\CPU.registerFile[3]_LUT4_A_27_Z [1]),
    .Z(\CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_28  (
    .A(\CPU.registerFile[3] [28]),
    .B(\CPU.registerFile[7] [28]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_28_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_29  (
    .A(\CPU.registerFile[3] [26]),
    .B(\CPU.registerFile[7] [26]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_29_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_29_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_13_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_29_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_2_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_2_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[20]_LUT4_A_2_Z [0]),
    .B(\CPU.registerFile[20]_LUT4_A_2_Z [1]),
    .C(\CPU.registerFile[20]_LUT4_A_2_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_3  (
    .A(\CPU.registerFile[3] [28]),
    .B(\CPU.registerFile[7] [28]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_3_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_30  (
    .A(\CPU.registerFile[3] [25]),
    .B(\CPU.registerFile[7] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_30_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_31  (
    .A(\CPU.registerFile[3] [24]),
    .B(\CPU.registerFile[7] [24]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_31_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[3]_LUT4_A_31_Z [2]),
    .D(\CPU.registerFile[3]_LUT4_A_31_Z [3]),
    .Z(\CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[3]_LUT4_A_31_Z [0]),
    .D(\CPU.registerFile[3]_LUT4_A_31_Z [1]),
    .Z(\CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_31_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_32  (
    .A(\CPU.registerFile[3] [23]),
    .B(\CPU.registerFile[7] [23]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_32_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[3]_LUT4_A_32_Z [2]),
    .D(\CPU.registerFile[3]_LUT4_A_32_Z [3]),
    .Z(\CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[3]_LUT4_A_32_Z [0]),
    .D(\CPU.registerFile[3]_LUT4_A_32_Z [1]),
    .Z(\CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_32_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_33  (
    .A(\CPU.registerFile[3] [21]),
    .B(\CPU.registerFile[7] [21]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_33_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_33_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_15_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_33_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_34  (
    .A(\CPU.registerFile[3] [20]),
    .B(\CPU.registerFile[7] [20]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_34_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_35  (
    .A(\CPU.registerFile[3] [19]),
    .B(\CPU.registerFile[7] [19]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_35_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_36  (
    .A(\CPU.registerFile[3] [18]),
    .B(\CPU.registerFile[7] [18]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_36_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_36_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_16_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_36_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_36_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_37  (
    .A(\CPU.registerFile[3] [17]),
    .B(\CPU.registerFile[7] [17]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_37_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_38  (
    .A(\CPU.registerFile[3] [16]),
    .B(\CPU.registerFile[7] [16]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_38_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_38_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_18_Z [2]),
    .D(\CPU.registerFile[19]_LUT4_A_18_Z [3]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[19]_LUT4_A_18_Z [0]),
    .D(\CPU.registerFile[19]_LUT4_A_18_Z [1]),
    .Z(\CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_39  (
    .A(\CPU.registerFile[3] [13]),
    .B(\CPU.registerFile[7] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_39_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_4  (
    .A(\CPU.registerFile[3] [27]),
    .B(\CPU.registerFile[7] [27]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_40  (
    .A(\CPU.registerFile[3] [10]),
    .B(\CPU.registerFile[7] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_40_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_41  (
    .A(\CPU.registerFile[3] [6]),
    .B(\CPU.registerFile[7] [6]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_41_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_41_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_41_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[20]_LUT4_A_31_Z [0]),
    .B(\CPU.registerFile[20]_LUT4_A_31_Z [1]),
    .C(\CPU.registerFile[20]_LUT4_A_31_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_42  (
    .A(\CPU.registerFile[3] [5]),
    .B(\CPU.registerFile[7] [5]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_42_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_43  (
    .A(\CPU.registerFile[3] [4]),
    .B(\CPU.registerFile[7] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_43_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_44  (
    .A(\CPU.registerFile[3] [3]),
    .B(\CPU.registerFile[7] [3]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_44_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_45  (
    .A(\CPU.registerFile[3] [2]),
    .B(\CPU.registerFile[7] [2]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_45_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_A_45_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[1]_LUT4_B_23_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_45_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_45_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_46  (
    .A(\CPU.registerFile[3] [1]),
    .B(\CPU.registerFile[7] [1]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_A_46_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_46_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_46_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[20]_LUT4_A_35_Z [0]),
    .B(\CPU.registerFile[20]_LUT4_A_35_Z [1]),
    .C(\CPU.registerFile[20]_LUT4_A_35_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_47  (
    .A(\CPU.registerFile[3] [0]),
    .B(\CPU.registerFile[7] [0]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[2]_LUT4_A_47_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3]_LUT4_A_4_Z [0]),
    .C(\CPU.registerFile[3]_LUT4_A_4_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[20]_LUT4_A_4_Z [0]),
    .B(\CPU.registerFile[20]_LUT4_A_4_Z [1]),
    .C(\CPU.registerFile[20]_LUT4_A_4_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_5  (
    .A(\CPU.registerFile[3] [26]),
    .B(\CPU.registerFile[7] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_6  (
    .A(\CPU.registerFile[3] [25]),
    .B(\CPU.registerFile[7] [25]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_7  (
    .A(\CPU.registerFile[3] [24]),
    .B(\CPU.registerFile[7] [24]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_7_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.registerFile[3]_LUT4_A_8  (
    .A(\CPU.registerFile[3] [23]),
    .B(\CPU.registerFile[7] [23]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf100)
  ) \CPU.registerFile[3]_LUT4_A_8_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_A_8_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_A_8_Z [1]),
    .C(mem_rdata[23]),
    .D(\CPU.registerFile[3]_LUT4_A_8_Z [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00ef)
  ) \CPU.registerFile[3]_LUT4_A_8_Z_LUT4_Z  (
    .A(\CPU.registerFile[11]_LUT4_A_8_Z [0]),
    .B(\CPU.registerFile[11]_LUT4_A_8_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[24]),
    .Z(\CPU.registerFile[3]_LUT4_A_8_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[3]_LUT4_A_9  (
    .A(\CPU.registerFile[3] [22]),
    .B(\CPU.registerFile[7] [22]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[2]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [20]),
    .C(\CPU.registerFile[7] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[3]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [19]),
    .C(\CPU.registerFile[7] [19]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[3]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [14]),
    .C(\CPU.registerFile[7] [14]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_10_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [12]),
    .C(\CPU.registerFile[7] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_11_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_11_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_18_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_18_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_18_Z [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [11]),
    .C(\CPU.registerFile[7] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_12_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_12_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_19_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_19_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_19_Z [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[3]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [9]),
    .C(\CPU.registerFile[7] [9]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_13_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [8]),
    .C(\CPU.registerFile[7] [8]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_14_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_14_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_14_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.registerFile[8]_LUT4_A_12_Z [0]),
    .B(\CPU.registerFile[8]_LUT4_A_12_Z [1]),
    .C(\CPU.registerFile[8]_LUT4_A_12_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [7]),
    .C(\CPU.registerFile[7] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_15_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_15_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_22_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_22_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_22_Z [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [17]),
    .C(\CPU.registerFile[7] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_2_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_2_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_5_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_5_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_5_Z [1]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [10]),
    .C(\CPU.registerFile[7] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_3_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_3_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_8_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_8_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_8_Z [1]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[3]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [7]),
    .C(\CPU.registerFile[7] [7]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [1]),
    .C(\CPU.registerFile[7] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_5_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_5_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_10_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_10_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_10_Z [1]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[3]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [31]),
    .C(\CPU.registerFile[7] [31]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [27]),
    .C(\CPU.registerFile[7] [27]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_7_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_7_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_7_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.registerFile[8]_LUT4_A_6_Z [0]),
    .B(\CPU.registerFile[8]_LUT4_A_6_Z [1]),
    .C(\CPU.registerFile[8]_LUT4_A_6_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [22]),
    .C(\CPU.registerFile[7] [22]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_8_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_8_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.registerFile[8]_LUT4_A_8_Z [0]),
    .B(\CPU.registerFile[8]_LUT4_A_8_Z [1]),
    .C(\CPU.registerFile[8]_LUT4_A_8_Z [2]),
    .D(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[3]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [15]),
    .C(\CPU.registerFile[7] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_9_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_9_Z [1]),
    .C(mem_rdata[18]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_17_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_17_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_17_Z [1]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a03)
  ) \CPU.registerFile[3]_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[3]_LUT4_B_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_Z [1]),
    .C(mem_rdata[23]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[1]_LUT4_B_3_Z [2]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1]_LUT4_B_3_Z [0]),
    .C(\CPU.registerFile[1]_LUT4_B_3_Z [1]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A  (
    .A(\CPU.registerFile[8] [26]),
    .B(\CPU.registerFile[12] [26]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_1  (
    .A(\CPU.registerFile[8] [18]),
    .B(\CPU.registerFile[12] [18]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_A_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_10  (
    .A(\CPU.registerFile[8] [13]),
    .B(\CPU.registerFile[12] [13]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_11  (
    .A(\CPU.registerFile[8] [10]),
    .B(\CPU.registerFile[12] [10]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_13_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_12  (
    .A(\CPU.registerFile[8] [8]),
    .B(\CPU.registerFile[12] [8]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_A_12_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[8]_LUT4_A_12_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[8]_LUT4_A_12_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[0]_LUT4_B_21_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_12_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_13  (
    .A(\CPU.registerFile[8] [4]),
    .B(\CPU.registerFile[12] [4]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_16_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[8]_LUT4_A_1_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[8]_LUT4_A_1_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[0]_LUT4_B_4_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[8]_LUT4_A_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_2  (
    .A(\CPU.registerFile[8] [16]),
    .B(\CPU.registerFile[12] [16]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_A_2_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[8]_LUT4_A_2_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[8]_LUT4_A_2_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[0]_LUT4_B_6_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[8]_LUT4_A_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_3  (
    .A(\CPU.registerFile[8] [5]),
    .B(\CPU.registerFile[12] [5]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_5_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_4  (
    .A(\CPU.registerFile[8] [2]),
    .B(\CPU.registerFile[12] [2]),
    .C(mem_rdata[20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_5  (
    .A(\CPU.registerFile[8] [31]),
    .B(\CPU.registerFile[12] [31]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_7_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_6  (
    .A(\CPU.registerFile[8] [27]),
    .B(\CPU.registerFile[12] [27]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_A_6_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[8]_LUT4_A_6_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[8]_LUT4_A_6_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[0]_LUT4_B_12_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_7  (
    .A(\CPU.registerFile[8] [25]),
    .B(\CPU.registerFile[12] [25]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_A_9_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_8  (
    .A(\CPU.registerFile[8] [22]),
    .B(\CPU.registerFile[12] [22]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_A_8_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[8]_LUT4_A_8_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[8]_LUT4_A_8_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.registerFile[0]_LUT4_B_14_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[8]_LUT4_A_9  (
    .A(\CPU.registerFile[8] [14]),
    .B(\CPU.registerFile[12] [14]),
    .C(mem_rdata[15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_A_9_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[8]_LUT4_A_9_Z [0]),
    .D(\CPU.registerFile[8]_LUT4_A_9_Z [1]),
    .Z(\CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[8]_LUT4_A_9_Z [2]),
    .D(\CPU.registerFile[8]_LUT4_A_9_Z [3]),
    .Z(\CPU.registerFile[8]_LUT4_A_9_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [31]),
    .C(\CPU.registerFile[12] [31]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [30]),
    .C(\CPU.registerFile[12] [30]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [20]),
    .C(\CPU.registerFile[12] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_10_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_10_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_10_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_3_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [19]),
    .C(\CPU.registerFile[10] [19]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[8]_LUT4_B_11_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_11_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_11_Z [2]),
    .Z(\CPU.registerFile[13]_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [17]),
    .C(\CPU.registerFile[12] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_12_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_12_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_12_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_5_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [15]),
    .C(\CPU.registerFile[12] [15]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_13_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_13_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_15_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [14]),
    .C(\CPU.registerFile[12] [14]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_14_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_14_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_14_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_16_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [13]),
    .C(\CPU.registerFile[12] [13]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_15_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_15_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_15_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_17_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [12]),
    .C(\CPU.registerFile[12] [12]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_16_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_16_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_16_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_18_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [11]),
    .C(\CPU.registerFile[12] [11]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_17_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_17_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_17_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_19_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [10]),
    .C(\CPU.registerFile[12] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_18_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_18_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_18_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_8_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [9]),
    .C(\CPU.registerFile[12] [9]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_19_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_19_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_19_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_21_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_1_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_1_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_1_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [29]),
    .C(\CPU.registerFile[12] [29]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_2_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [8]),
    .C(\CPU.registerFile[12] [8]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_20_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_20_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_20_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_22_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [7]),
    .C(\CPU.registerFile[10] [7]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[8]_LUT4_B_21_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_21_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_21_Z [2]),
    .Z(\CPU.registerFile[9]_LUT4_A_4_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [6]),
    .C(\CPU.registerFile[12] [6]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_22_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_22_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_22_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_23_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [4]),
    .C(\CPU.registerFile[12] [4]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_23_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_23_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_23_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_25_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_24  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [3]),
    .C(\CPU.registerFile[12] [3]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_24_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_24_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_24_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_26_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_25  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [1]),
    .C(\CPU.registerFile[12] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_25_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_25_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_25_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_10_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_26  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [0]),
    .C(\CPU.registerFile[12] [0]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_26_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_26_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_26_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_29_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_27  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [30]),
    .C(\CPU.registerFile[12] [30]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_27_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_27_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_27_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_31_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_28  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [29]),
    .C(\CPU.registerFile[12] [29]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_28_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_28_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_28_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_22_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_29  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [28]),
    .C(\CPU.registerFile[12] [28]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_29_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_29_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_29_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_33_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_2_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_2_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_2_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [28]),
    .C(\CPU.registerFile[12] [28]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_30  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [26]),
    .C(\CPU.registerFile[12] [26]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_30_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_30_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_30_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_35_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_31  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [24]),
    .C(\CPU.registerFile[12] [24]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_31_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_31_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_31_Z [2]),
    .Z(\CPU.registerFile[0]_LUT4_A_25_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_32  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [23]),
    .C(\CPU.registerFile[12] [23]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_32_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_32_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_32_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_A_26_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_33  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [21]),
    .C(\CPU.registerFile[12] [21]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_33_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_33_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_33_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_40_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_34  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [20]),
    .C(\CPU.registerFile[12] [20]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_34_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_34_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_34_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_41_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_35  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [19]),
    .C(\CPU.registerFile[12] [19]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_35_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_35_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_35_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_42_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_36  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [18]),
    .C(\CPU.registerFile[12] [18]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_36_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_36_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_36_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_43_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_37  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [17]),
    .C(\CPU.registerFile[12] [17]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_37_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_37_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_37_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_44_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_38  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [16]),
    .C(\CPU.registerFile[12] [16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_38_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_38_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_38_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_45_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_39  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [15]),
    .C(\CPU.registerFile[12] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_39_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_39_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_39_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_17_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_3_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_3_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_3_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [27]),
    .C(\CPU.registerFile[12] [27]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_40  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [12]),
    .C(\CPU.registerFile[12] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_40_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_40_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_40_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_18_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_41  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [11]),
    .C(\CPU.registerFile[12] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_41_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_41_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_41_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_19_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_42  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [9]),
    .C(\CPU.registerFile[10] [9]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[8]_LUT4_B_42_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_42_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_42_Z [2]),
    .Z(\CPU.registerFile[13]_LUT4_A_2_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_43  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [7]),
    .C(\CPU.registerFile[12] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_43_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_43_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_43_Z [2]),
    .Z(\CPU.registerFile[1]_LUT4_B_22_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_44  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [6]),
    .C(\CPU.registerFile[12] [6]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_44_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_44_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_44_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_54_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_45  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [5]),
    .C(\CPU.registerFile[12] [5]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_45_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_45_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_45_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_55_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_46  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [3]),
    .C(\CPU.registerFile[12] [3]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_46_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_46_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_46_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_57_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_47  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [2]),
    .C(\CPU.registerFile[12] [2]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_47_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_47_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_47_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_58_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_48  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [1]),
    .C(\CPU.registerFile[12] [1]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_48_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_48_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_48_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_59_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_49  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [0]),
    .C(\CPU.registerFile[12] [0]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[8]_LUT4_B_49_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_49_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_49_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_60_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_4_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_4_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_4_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [25]),
    .C(\CPU.registerFile[12] [25]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_5_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_5_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_6_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [24]),
    .C(\CPU.registerFile[12] [24]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_6_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_6_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_6_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_7_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[8]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [23]),
    .C(\CPU.registerFile[12] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.registerFile[8]_LUT4_B_7_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_7_Z [2]),
    .Z(\CPU.registerFile[8]_LUT4_B_7_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [22]),
    .C(\CPU.registerFile[12] [22]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_8_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_8_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_8_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_9_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[8]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [21]),
    .C(\CPU.registerFile[12] [21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[8]_LUT4_B_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_9_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_9_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_10_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.registerFile[8]_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[8]_LUT4_B_Z [2]),
    .Z(\CPU.registerFile[10]_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A  (
    .A(\CPU.registerFile[9] [26]),
    .B(\CPU.registerFile[13] [26]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[9]_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[9]_LUT4_A_1  (
    .A(\CPU.registerFile[9] [19]),
    .B(\CPU.registerFile[11] [19]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[13]_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_10  (
    .A(\CPU.registerFile[9] [22]),
    .B(\CPU.registerFile[13] [22]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_8_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_11  (
    .A(\CPU.registerFile[9] [14]),
    .B(\CPU.registerFile[13] [14]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_9_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_12  (
    .A(\CPU.registerFile[9] [13]),
    .B(\CPU.registerFile[13] [13]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[9]_LUT4_A_12_Z [0]),
    .C(\CPU.registerFile[9]_LUT4_A_12_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[25]_LUT4_A_37_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_37_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_37_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_13  (
    .A(\CPU.registerFile[9] [10]),
    .B(\CPU.registerFile[13] [10]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_13_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_13_Z [0]),
    .D(\CPU.registerFile[9]_LUT4_A_13_Z [1]),
    .Z(\CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_13_Z [2]),
    .D(\CPU.registerFile[9]_LUT4_A_13_Z [3]),
    .Z(\CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[9]_LUT4_A_14  (
    .A(\CPU.registerFile[9] [9]),
    .B(\CPU.registerFile[11] [9]),
    .C(mem_rdata[17]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[13]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_15  (
    .A(\CPU.registerFile[9] [8]),
    .B(\CPU.registerFile[13] [8]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_12_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_16  (
    .A(\CPU.registerFile[9] [4]),
    .B(\CPU.registerFile[13] [4]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_16_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[9]_LUT4_A_16_Z [0]),
    .C(\CPU.registerFile[9]_LUT4_A_16_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[25]_LUT4_A_42_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_42_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_42_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_2  (
    .A(\CPU.registerFile[9] [18]),
    .B(\CPU.registerFile[13] [18]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[8]_LUT4_A_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_3  (
    .A(\CPU.registerFile[9] [16]),
    .B(\CPU.registerFile[13] [16]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[8]_LUT4_A_2_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.registerFile[9]_LUT4_A_4  (
    .A(\CPU.registerFile[9] [7]),
    .B(\CPU.registerFile[11] [7]),
    .C(mem_rdata[22]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[9]_LUT4_A_4_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[9]_LUT4_A_4_Z_PFUMX_Z  (
    .ALUT(\CPU.registerFile[12]_LUT4_B_1_Z ),
    .BLUT(\CPU.registerFile[9]_LUT4_A_4_Z_PFUMX_Z_BLUT ),
    .C0(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_A_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_5  (
    .A(\CPU.registerFile[9] [5]),
    .B(\CPU.registerFile[13] [5]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[9]_LUT4_A_5_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_5_Z [0]),
    .D(\CPU.registerFile[9]_LUT4_A_5_Z [1]),
    .Z(\CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_5_Z [2]),
    .D(\CPU.registerFile[9]_LUT4_A_5_Z [3]),
    .Z(\CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_6  (
    .A(\CPU.registerFile[9] [2]),
    .B(\CPU.registerFile[13] [2]),
    .C(mem_rdata[22]),
    .D(mem_rdata[20]),
    .Z(\CPU.registerFile[9]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[9]_LUT4_A_6_Z [0]),
    .C(\CPU.registerFile[9]_LUT4_A_6_Z [1]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [2]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[25]_LUT4_A_23_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_23_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_23_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_7  (
    .A(\CPU.registerFile[9] [31]),
    .B(\CPU.registerFile[13] [31]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_7_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_7_Z [0]),
    .D(\CPU.registerFile[9]_LUT4_A_7_Z [1]),
    .Z(\CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_7_Z [2]),
    .D(\CPU.registerFile[9]_LUT4_A_7_Z [3]),
    .Z(\CPU.registerFile[9]_LUT4_A_7_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_8  (
    .A(\CPU.registerFile[9] [27]),
    .B(\CPU.registerFile[13] [27]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[8]_LUT4_A_6_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hca00)
  ) \CPU.registerFile[9]_LUT4_A_9  (
    .A(\CPU.registerFile[9] [25]),
    .B(\CPU.registerFile[13] [25]),
    .C(mem_rdata[17]),
    .D(mem_rdata[15]),
    .Z(\CPU.registerFile[9]_LUT4_A_9_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[9]_LUT4_A_9_Z [0]),
    .C(\CPU.registerFile[9]_LUT4_A_9_Z [1]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0ee)
  ) \CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [0]),
    .B(\CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [1]),
    .C(\CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [2]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.registerFile[25]_LUT4_A_29_Z [0]),
    .B(\CPU.registerFile[25]_LUT4_A_29_Z [1]),
    .C(\CPU.registerFile[25]_LUT4_A_29_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_Z [0]),
    .D(\CPU.registerFile[9]_LUT4_A_Z [1]),
    .Z(\CPU.registerFile[9]_LUT4_A_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.registerFile[9]_LUT4_A_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile[9]_LUT4_A_Z [2]),
    .D(\CPU.registerFile[9]_LUT4_A_Z [3]),
    .Z(\CPU.registerFile[9]_LUT4_A_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [31]),
    .C(\CPU.registerFile[13] [31]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [30]),
    .C(\CPU.registerFile[13] [30]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [20]),
    .C(\CPU.registerFile[13] [20]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_10_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [17]),
    .C(\CPU.registerFile[13] [17]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_11_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [15]),
    .C(\CPU.registerFile[13] [15]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_12_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [14]),
    .C(\CPU.registerFile[13] [14]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_13_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [13]),
    .C(\CPU.registerFile[13] [13]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_14_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [12]),
    .C(\CPU.registerFile[13] [12]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_15_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [11]),
    .C(\CPU.registerFile[13] [11]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_16_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [10]),
    .C(\CPU.registerFile[13] [10]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_17_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [9]),
    .C(\CPU.registerFile[13] [9]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_18_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [8]),
    .C(\CPU.registerFile[13] [8]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_19_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [29]),
    .C(\CPU.registerFile[13] [29]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [6]),
    .C(\CPU.registerFile[13] [6]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_20_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [4]),
    .C(\CPU.registerFile[13] [4]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_21_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [3]),
    .C(\CPU.registerFile[13] [3]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_22_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [1]),
    .C(\CPU.registerFile[13] [1]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_23_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_24  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [0]),
    .C(\CPU.registerFile[13] [0]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_24_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_25  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [30]),
    .C(\CPU.registerFile[13] [30]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_25_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_26  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [29]),
    .C(\CPU.registerFile[13] [29]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_26_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_27  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [28]),
    .C(\CPU.registerFile[13] [28]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_27_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_28  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [26]),
    .C(\CPU.registerFile[13] [26]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_28_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_29  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [24]),
    .C(\CPU.registerFile[13] [24]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_29_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [28]),
    .C(\CPU.registerFile[13] [28]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.registerFile[9]_LUT4_B_30  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [23]),
    .C(\CPU.registerFile[13] [23]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_30_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_31  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [21]),
    .C(\CPU.registerFile[13] [21]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_31_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_32  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [20]),
    .C(\CPU.registerFile[13] [20]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_32_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_33  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [19]),
    .C(\CPU.registerFile[13] [19]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_33_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_34  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [18]),
    .C(\CPU.registerFile[13] [18]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_34_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_35  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [17]),
    .C(\CPU.registerFile[13] [17]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_35_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_36  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [16]),
    .C(\CPU.registerFile[13] [16]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_36_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_37  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [15]),
    .C(\CPU.registerFile[13] [15]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_37_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_38  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [12]),
    .C(\CPU.registerFile[13] [12]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_38_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_39  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [11]),
    .C(\CPU.registerFile[13] [11]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_39_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [27]),
    .C(\CPU.registerFile[13] [27]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_40  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [7]),
    .C(\CPU.registerFile[13] [7]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_40_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_41  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [6]),
    .C(\CPU.registerFile[13] [6]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_41_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_42  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [5]),
    .C(\CPU.registerFile[13] [5]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_42_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_43  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [3]),
    .C(\CPU.registerFile[13] [3]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_43_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_44  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [2]),
    .C(\CPU.registerFile[13] [2]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_44_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_45  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [1]),
    .C(\CPU.registerFile[13] [1]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_45_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_46  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [0]),
    .C(\CPU.registerFile[13] [0]),
    .D(mem_rdata[17]),
    .Z(\CPU.registerFile[9]_LUT4_B_46_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [25]),
    .C(\CPU.registerFile[13] [25]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [24]),
    .C(\CPU.registerFile[13] [24]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [23]),
    .C(\CPU.registerFile[13] [23]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.registerFile[9]_LUT4_B_7_Z_PFUMX_ALUT  (
    .ALUT(\CPU.registerFile[9]_LUT4_B_7_Z ),
    .BLUT(\CPU.registerFile[8]_LUT4_B_7_Z_LUT4_D_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [22]),
    .C(\CPU.registerFile[13] [22]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_8_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.registerFile[9]_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [21]),
    .C(\CPU.registerFile[13] [21]),
    .D(mem_rdata[22]),
    .Z(\CPU.registerFile[9]_LUT4_B_9_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [31]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [30]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [21]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [20]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [19]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [18]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [17]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [16]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [15]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [14]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [13]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [12]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [29]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [11]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [10]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [9]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [8]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [7]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [6]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [5]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [28]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [0]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [27]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [26]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [25]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [24]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [23]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [22]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [31]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [30]),
    .C(\CPU.rs1 [30]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [21]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [20]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [19]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [18]),
    .C(\CPU.rs1 [18]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [17]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [16]),
    .C(\CPU.rs1 [16]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [15]),
    .C(\CPU.rs1 [15]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [14]),
    .C(\CPU.rs1 [14]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [13]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [12]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [29]),
    .C(\CPU.rs1 [29]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [11]),
    .C(\CPU.rs1 [11]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [10]),
    .C(\CPU.rs1 [10]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [9]),
    .C(\CPU.rs1 [9]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [8]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_24  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [7]),
    .C(\CPU.rs1 [7]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_25  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [6]),
    .C(\CPU.rs1 [6]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_26  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [5]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_27  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [4]),
    .C(\CPU.rs1 [4]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_28  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [3]),
    .C(\CPU.rs1 [3]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_29  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [2]),
    .C(\CPU.rs1 [2]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [28]),
    .C(\CPU.rs1 [28]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_30  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [1]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_31  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [0]),
    .C(\CPU.rs1 [0]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [27]),
    .C(\CPU.rs1 [27]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [26]),
    .C(\CPU.rs1 [26]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [25]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [24]),
    .C(\CPU.rs1 [24]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [23]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI [22]),
    .C(\CPU.rs1 [22]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [2]),
    .D(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [0]),
    .C(\CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT ),
    .C0(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z [0]),
    .C(\CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_A_36_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_39_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B_PFUMX_Z_1  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_29_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT ),
    .C0(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z_B [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[9]_LUT4_A_13_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_43_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_PFUMX_Z_1  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_33_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A_Z [0]),
    .C(\CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A_Z [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[3]_LUT4_A_27_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_30_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_PFUMX_Z_1  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_24_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ),
    .C0(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[19]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z [0]),
    .C(\CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z [1]),
    .D(mem_rdata[18]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[27]_LUT4_A_9_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[16]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [31]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [30]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [21]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [20]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [19]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [18]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [17]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [16]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [15]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [14]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [13]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [12]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [29]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [11]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [10]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [9]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [8]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [7]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [6]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [5]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [28]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [0]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [27]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [26]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [25]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [24]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [23]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [22]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [31]),
    .C(\CPU.rs2 [31]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_1  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [30]),
    .C(\CPU.rs2 [30]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_10  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [21]),
    .C(\CPU.rs2 [21]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_11  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [20]),
    .C(\CPU.rs2 [20]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_12  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [19]),
    .C(\CPU.rs2 [19]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_13  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [18]),
    .C(\CPU.rs2 [18]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_14  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [17]),
    .C(\CPU.rs2 [17]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_15  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [16]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_16  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [15]),
    .C(\CPU.rs2 [15]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_17  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [14]),
    .C(\CPU.rs2 [14]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_18  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [13]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_19  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [12]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_2  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [29]),
    .C(\CPU.rs2 [29]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_20  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [11]),
    .C(\CPU.rs2 [11]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_21  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [10]),
    .C(\CPU.rs2 [10]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_22  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [9]),
    .C(\CPU.rs2 [9]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_23  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [8]),
    .C(\CPU.rs2 [8]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_24  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [7]),
    .C(\CPU.rs2 [7]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_25  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [6]),
    .C(\CPU.rs2 [6]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_26  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [5]),
    .C(\CPU.rs2 [5]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_27  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [4]),
    .C(\CPU.rs2 [4]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_28  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [3]),
    .C(\CPU.rs2 [3]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_29  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [2]),
    .C(\CPU.rs2 [2]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_3  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [28]),
    .C(\CPU.rs2 [28]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_30  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [1]),
    .C(\CPU.rs2 [1]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_31  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [0]),
    .C(\CPU.rs2 [0]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_4  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [27]),
    .C(\CPU.rs2 [27]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_5  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [26]),
    .C(\CPU.rs2 [26]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_6  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [25]),
    .C(\CPU.rs2 [25]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_7  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [24]),
    .C(\CPU.rs2 [24]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_8  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [23]),
    .C(\CPU.rs2 [23]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_9  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI [22]),
    .C(\CPU.rs2 [22]),
    .D(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hee0f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hee0f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [0]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z_LUT4_D_Z ),
    .C0(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hee0f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [0]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A_PFUMX_Z  (
    .ALUT(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_B_Z ),
    .BLUT(\CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z_LUT4_D_Z ),
    .C0(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf011)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B_LUT4_Z  (
    .A(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h11f0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B_LUT4_Z_1  (
    .A(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [0]),
    .B(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [1]),
    .C(\CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [2]),
    .D(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT ),
    .C0(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z_B [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[9]_LUT4_A_5_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[2]_LUT4_A_24_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B_PFUMX_Z_1  (
    .ALUT(\CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[20]_LUT4_A_20_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z [0]),
    .C(\CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ),
    .C0(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z_B [1]),
    .D(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.registerFile[9]_LUT4_A_Z_LUT4_C_Z ),
    .BLUT(\CPU.registerFile[9]_LUT4_A_Z_LUT4_C_1_Z ),
    .C0(mem_rdata[21]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z [0]),
    .C(\CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ),
    .C0(mem_rdata[23]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_B [0]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_B [1]),
    .D(mem_rdata[24]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q  (
    .CE(\CPU.state_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [0]),
    .LSR(\CPU.state_TRELLIS_FF_Q_LSR ),
    .Q(\CPU.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [3]),
    .LSR(\CPU.state_TRELLIS_FF_Q_1_LSR ),
    .Q(\CPU.state [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [2]),
    .LSR(\CPU.state_TRELLIS_FF_Q_2_LSR ),
    .Q(\CPU.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [1]),
    .LSR(\CPU.state_TRELLIS_FF_Q_3_LSR ),
    .Q(\CPU.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h03af)
  ) \CPU.state_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5]),
    .B(\CPU.state [1]),
    .C(\CPU.state [3]),
    .D(\mapped_spi_flash.rbusy ),
    .Z(\CPU.state_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_D1 ),
    .SD(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_1_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_4_B [4]),
    .Z(\CPU.writeBackData [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_4_B [0]),
    .B(\CPU.aluOut_LUT4_Z_4_B [1]),
    .C(\CPU.aluOut_LUT4_Z_4_B [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [26]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_2_SD [5]),
    .Z(\CPU.writeBackData [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_6_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_6_C [0]),
    .B(\CPU.aluOut_LUT4_Z_6_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [23]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_6_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_2_SD [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_6_C [0]),
    .B(\CPU.aluOut_LUT4_Z_6_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_6_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_6_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [23]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_3_SD [5]),
    .Z(\CPU.writeBackData [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_7_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_7_C [0]),
    .B(\CPU.aluOut_LUT4_Z_7_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [22]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_7_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_3_SD [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_7_C [0]),
    .B(\CPU.aluOut_LUT4_Z_7_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_7_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_7_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_29_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_14_C [0]),
    .B(\CPU.aluOut_LUT4_Z_14_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [15]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [21]),
    .C(\CPU.isAUIPC_LUT4_C_Z [21]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [21]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_1  (
    .A(\CPU.writeBackData_PFUMX_Z_1_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [10]),
    .C(\CPU.isAUIPC_LUT4_C_Z [10]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [10]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [9]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [9]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_12  (
    .A(\CPU.writeBackData_PFUMX_Z_3_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_3_C0 [2]),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0 [3]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [7]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [7]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [5]),
    .C(\CPU.isAUIPC_LUT4_C_Z [5]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [2]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [19]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [19]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [18]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [18]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [17]),
    .C(\CPU.isAUIPC_LUT4_C_Z [17]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [17]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [16]),
    .C(\CPU.isAUIPC_LUT4_C_Z [16]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [16]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [14]),
    .C(\CPU.isAUIPC_LUT4_C_Z [14]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [14]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [13]),
    .C(\CPU.isAUIPC_LUT4_C_Z [13]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_8  (
    .A(\CPU.writeBackData_PFUMX_Z_2_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0 [3]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [11]),
    .C(\CPU.isAUIPC_LUT4_C_Z [11]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [11]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [22]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .D(\CPU.PCplus4 [5]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .D(\CPU.PCplus4 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .D(\CPU.PCplus4 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .D(\CPU.PC [1]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [21]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [19]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [7]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [6]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [2]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [18]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [17]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [16]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [14]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [13]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [11]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [10]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D_LUT4_D_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [9]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_4  (
    .D0(\CPU.writeBackData_L6MUX21_Z_4_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_4_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_4_SD [6]),
    .Z(\CPU.writeBackData [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_14_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_14_C [0]),
    .B(\CPU.aluOut_LUT4_Z_14_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluOut_LUT4_Z_14_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_14_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [15]),
    .D(\CPU.isLoad ),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_SD [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_5  (
    .D0(\CPU.writeBackData_L6MUX21_Z_5_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_5_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_5_SD [4]),
    .Z(\CPU.writeBackData [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_29_C [0]),
    .B(\CPU.aluOut_LUT4_Z_29_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_29_C [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [0]),
    .D(\CPU.isLoad ),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .D(\CPU.PC [0]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_5_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_5_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_29_C [0]),
    .B(\CPU.aluOut_LUT4_Z_29_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_29_C [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0]),
    .B(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [1]),
    .C(\CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2]),
    .D(\CPU.isALU ),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [29]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [31]),
    .C(\CPU.isLoad_LUT4_D_Z [31]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [31]),
    .Z(\CPU.writeBackData [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [30]),
    .C(\CPU.isLoad_LUT4_D_Z [30]),
    .D(\CPU.isSYSTEM_LUT4_C_29_Z [30]),
    .Z(\CPU.writeBackData [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_10  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [14]),
    .B(\CPU.isAUIPC_LUT4_C_Z [14]),
    .C(\CPU.isLoad_LUT4_D_Z [14]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [14]),
    .Z(\CPU.writeBackData [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [13]),
    .D(\CPU.isLoad_LUT4_D_Z [13]),
    .Z(\CPU.writeBackData [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_12  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [11]),
    .B(\CPU.isAUIPC_LUT4_C_Z [11]),
    .C(\CPU.isLoad_LUT4_D_Z [11]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [11]),
    .Z(\CPU.writeBackData [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_13  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [10]),
    .B(\CPU.isAUIPC_LUT4_C_Z [10]),
    .C(\CPU.isLoad_LUT4_D_Z [10]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [10]),
    .Z(\CPU.writeBackData [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [9]),
    .C(\CPU.isLoad_LUT4_D_Z [9]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [9]),
    .Z(\CPU.writeBackData [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_15  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [7]),
    .C(\CPU.isLoad_LUT4_D_Z [7]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [7]),
    .Z(\CPU.writeBackData [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_16  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [6]),
    .C(\CPU.isLoad_LUT4_D_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [6]),
    .Z(\CPU.writeBackData [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_17  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [5]),
    .B(\CPU.isLoad_LUT4_D_Z [5]),
    .C(\CPU.isAUIPC_LUT4_C_Z [5]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [5]),
    .Z(\CPU.writeBackData [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_18  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [4]),
    .C(\CPU.isLoad_LUT4_D_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [4]),
    .Z(\CPU.writeBackData [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_19  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [3]),
    .C(\CPU.isLoad_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [3]),
    .Z(\CPU.writeBackData [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.writeBackData_LUT4_Z_2  (
    .A(\CPU.aluOut [28]),
    .B(\CPU.isALU ),
    .C(\CPU.isSYSTEM_LUT4_C_29_Z [28]),
    .D(\CPU.isLoad_LUT4_D_Z [28]),
    .Z(\CPU.writeBackData [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [2]),
    .C(\CPU.isLoad_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [2]),
    .Z(\CPU.writeBackData [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [1]),
    .D(\CPU.isLoad_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.writeBackData_LUT4_Z_3  (
    .A(\CPU.aluOut [27]),
    .B(\CPU.isALU ),
    .C(\CPU.isSYSTEM_LUT4_C_29_Z [27]),
    .D(\CPU.isLoad_LUT4_D_Z [27]),
    .Z(\CPU.writeBackData [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [24]),
    .D(\CPU.isLoad_LUT4_D_Z [24]),
    .Z(\CPU.writeBackData [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_5  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [21]),
    .B(\CPU.isAUIPC_LUT4_C_Z [21]),
    .C(\CPU.writeBackData_LUT4_Z_9_C [21]),
    .D(\CPU.isLoad_LUT4_D_Z [21]),
    .Z(\CPU.writeBackData [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [19]),
    .C(\CPU.writeBackData_LUT4_Z_9_C [19]),
    .D(\CPU.isLoad_LUT4_D_Z [19]),
    .Z(\CPU.writeBackData [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.writeBackData_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [18]),
    .C(\CPU.writeBackData_LUT4_Z_9_C [18]),
    .D(\CPU.isLoad_LUT4_D_Z [18]),
    .Z(\CPU.writeBackData [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_8  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [17]),
    .B(\CPU.isAUIPC_LUT4_C_Z [17]),
    .C(\CPU.writeBackData_LUT4_Z_9_C [17]),
    .D(\CPU.isLoad_LUT4_D_Z [17]),
    .Z(\CPU.writeBackData [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_LUT4_Z_9  (
    .A(\CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [16]),
    .B(\CPU.isAUIPC_LUT4_C_Z [16]),
    .C(\CPU.writeBackData_LUT4_Z_9_C [16]),
    .D(\CPU.isLoad_LUT4_D_Z [16]),
    .Z(\CPU.writeBackData [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_BLUT ),
    .C0(\CPU.aluOut_LUT4_Z_5_C [4]),
    .Z(\CPU.writeBackData [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.writeBackData [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_1_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [20]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [20]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [20]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [20]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLoad ),
    .D(\CPU.LOAD_data [20]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z  (
    .ALUT(\CPU.aluOut_LUT4_Z_9_D_LUT4_A_Z ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU ),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.writeBackData [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_2_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isLUI_LUT4_Z_C_LUT4_C_Z [12]),
    .D(\CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [12]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [12]),
    .C(\CPU.aluOut_LUT4_Z_8_D [12]),
    .D(\CPU.isALU ),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [12]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [12]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [12]),
    .D(\CPU.isLoad ),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.writeBackData [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_3_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_3_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isSYSTEM ),
    .D(\CPU.cycles [8]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluOut [8]),
    .D(\CPU.isALU ),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplusImm [8]),
    .D(\CPU.isAUIPC ),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PCplus4 [8]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_D ),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LOAD_data [8]),
    .D(\CPU.isLoad ),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffe0)
  ) \CPU.writeBackData_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluOut_LUT4_Z_5_C [0]),
    .B(\CPU.aluOut_LUT4_Z_5_C [1]),
    .C(\CPU.isALU ),
    .D(\CPU.aluOut_LUT4_Z_5_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI  (
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_1  (
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_10  (
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_11  (
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_12  (
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_13  (
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_14  (
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_15  (
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_16  (
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_17  (
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_18  (
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_19  (
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_2  (
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_20  (
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_21  (
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_22  (
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_23  (
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_24  (
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_25  (
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_26  (
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_27  (
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_28  (
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_29  (
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_3  (
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_30  (
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_31  (
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_4  (
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_5  (
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_6  (
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_7  (
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_8  (
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBackData_TRELLIS_FF_DI_9  (
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.writeBackData_TRELLIS_FF_DI_Q [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBack_LUT4_C  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.writeBack ),
    .D(\CPU.instr [7]),
    .Z(\CPU.writeBack_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack ),
    .D(\CPU.writeBack_LUT4_C_1_D ),
    .Z(\CPU.writeBack_LUT4_C_1_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfcff)
  ) \CPU.writeBack_LUT4_C_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [7]),
    .D(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBack_LUT4_C_1_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .D(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .D(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.writeBack_LUT4_C_1_Z [31]),
    .C(\CPU.instr [8]),
    .D(\CPU.instr [7]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B  (
    .A(\CPU.instr [10]),
    .B(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [11]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .D(\CPU.instr [10]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1  (
    .A(\CPU.instr [10]),
    .B(\CPU.instr [9]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [10]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_C_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D  (
    .A(\CPU.instr [10]),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [0]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [7]),
    .D(\CPU.writeBack_LUT4_C_1_Z [31]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [7]),
    .C(\CPU.instr [8]),
    .D(\CPU.writeBack_LUT4_C_1_Z [31]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A  (
    .A(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B  (
    .A(\CPU.instr [10]),
    .B(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [11]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .D(\CPU.instr [10]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1  (
    .A(\CPU.instr [10]),
    .B(\CPU.instr [9]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [10]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_C_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D  (
    .A(\CPU.instr [10]),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A  (
    .A(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B  (
    .A(\CPU.instr [10]),
    .B(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [10]),
    .C(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [11]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [9]),
    .C(\CPU.instr [11]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:23.14-33.5|cores/cpu/femtorv32_quark.v:102.4-106.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI  (
    .CLK(clk),
    .DI(\CPU.writeBack_LUT4_C_1_Z [31]),
    .LSR(1'h0),
    .Q(\CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_A  (
    .A(\CPU.writeBack_LUT4_C_Z [0]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_B  (
    .A(\CPU.instr [10]),
    .B(\CPU.writeBack_LUT4_C_Z [0]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_C_Z [0]),
    .D(\CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_C_1  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [11]),
    .C(\CPU.writeBack_LUT4_C_Z [0]),
    .D(\CPU.instr [10]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_C_2  (
    .A(\CPU.instr [10]),
    .B(\CPU.instr [9]),
    .C(\CPU.writeBack_LUT4_C_Z [0]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_C_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_C_3  (
    .A(\CPU.instr [9]),
    .B(\CPU.instr [10]),
    .C(\CPU.writeBack_LUT4_C_Z [0]),
    .D(\CPU.instr [11]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_C_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D  (
    .A(\CPU.instr [10]),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [0]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [0]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBack_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isStore_LUT4_Z_D ),
    .D(\CPU.writeBack_LUT4_Z_D ),
    .Z(\CPU.writeBack )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf033)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_B  (
    .A(1'h0),
    .B(\CPU.writeBack_LUT4_Z_D ),
    .C(\mapped_spi_flash.rbusy ),
    .D(\CPU.state [1]),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [3]),
    .D(resetn),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [1]),
    .D(resetn),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [0]),
    .D(resetn),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [2]),
    .D(resetn),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rbusy ),
    .D(\CPU.state [1]),
    .Z(\CPU.writeBack_LUT4_Z_D_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBack_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.state [2]),
    .D(\CPU.state [3]),
    .Z(\CPU.writeBack_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) cs_LUT4_Z (
    .A(1'h0),
    .B(cs[4]),
    .C(cs_LUT4_Z_C[1]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[4]),
    .Z(cs[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) cs_LUT4_Z_1 (
    .A(1'h0),
    .B(cs[6]),
    .C(cs_LUT4_Z_C[1]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[6]),
    .Z(cs[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) cs_LUT4_Z_2 (
    .A(1'h0),
    .B(cs[2]),
    .C(cs_LUT4_Z_C[1]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[2]),
    .Z(cs[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) cs_LUT4_Z_3 (
    .A(1'h0),
    .B(cs[1]),
    .C(cs_LUT4_Z_C[1]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[1]),
    .Z(cs[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) cs_LUT4_Z_4 (
    .A(1'h0),
    .B(cs_LUT4_Z_C[1]),
    .C(cs[0]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[0]),
    .Z(cs[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX cs_LUT4_Z_C_PFUMX_Z (
    .ALUT(cs_LUT4_Z_C_PFUMX_Z_ALUT),
    .BLUT(cs_LUT4_Z_C_PFUMX_Z_BLUT),
    .C0(cs_LUT4_Z_C_PFUMX_Z_C0[4]),
    .Z(cs_LUT4_Z_C[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf3f5)
  ) cs_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z (
    .A(cs_LUT4_Z_C_PFUMX_Z_C0[0]),
    .B(cs_LUT4_Z_C_PFUMX_Z_C0[1]),
    .C(\CPU.mem_addr [23]),
    .D(\CPU.mem_addr [22]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) cs_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(cs_LUT4_Z_C_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_D (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_addr [22]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0[4]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z (
    .A(1'h0),
    .B(\CPU.mem_addr [17]),
    .C(\CPU.mem_addr [18]),
    .D(\CPU.mem_addr [19]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_1 (
    .A(\CPU.loadstore_addr [21]),
    .B(\CPU.PC [21]),
    .C(\CPU.mem_addr [20]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2 (
    .A(1'h0),
    .B(1'h0),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[2]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D[3]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C_LUT4_Z (
    .A(\CPU.loadstore_addr [19]),
    .B(\CPU.PC [19]),
    .C(\CPU.mem_addr [18]),
    .D(\CPU.mem_addr_LUT4_Z_D [4]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D (
    .A(\CPU.mem_addr [23]),
    .B(\CPU.mem_addr [19]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D[3]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1 (
    .A(\CPU.mem_addr [23]),
    .B(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[2]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D[3]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z (
    .A(\CPU.mem_addr [23]),
    .B(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[2]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D[3]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcfff)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_1 (
    .A(1'h0),
    .B(\CPU.mem_addr [23]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0[1]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_addr [17]),
    .D(\CPU.mem_addr [16]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z (
    .ALUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_ALUT),
    .BLUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_BLUT),
    .C0(\CPU.mem_addr [18]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1 (
    .ALUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_ALUT),
    .BLUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_BLUT),
    .C0(\CPU.mem_addr [17]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_ALUT_LUT4_Z (
    .A(\CPU.mem_addr [23]),
    .B(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[2]),
    .D(\CPU.mem_addr [16]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_1_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_2 (
    .ALUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z),
    .BLUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_2_BLUT),
    .C0(\CPU.mem_addr [18]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_2_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_2_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3 (
    .ALUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_ALUT),
    .BLUT(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_BLUT),
    .C0(\CPU.mem_addr [17]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_ALUT_LUT4_Z (
    .A(\CPU.mem_addr [23]),
    .B(\CPU.mem_addr [16]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[2]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_3_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_ALUT_LUT4_Z (
    .A(\CPU.mem_addr [23]),
    .B(\CPU.mem_addr [19]),
    .C(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D[3]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_addr [16]),
    .D(\CPU.mem_addr [17]),
    .Z(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.CLK_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.CLK ),
    .Z(\mapped_spi_flash.CLK_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.CLK_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CS_N ),
    .D(\mapped_spi_flash.CLK ),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.CLK_TRELLIS_FF_Q_DI ),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_LSR ),
    .Q(\mapped_spi_flash.CLK )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ),
    .D(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D ),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z  (
    .A(\mapped_spi_flash.div_counter [2]),
    .B(\mapped_spi_flash.div_counter [0]),
    .C(\mapped_spi_flash.div_counter [1]),
    .D(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(\mapped_spi_flash.div_counter [2]),
    .C(\mapped_spi_flash.div_counter [1]),
    .D(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ),
    .D(resetn),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ),
    .D(resetn),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .D(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [2]),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .D(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [1]),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .D(\mapped_spi_flash.div_counter [0]),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.div_counter [3]),
    .C(\mapped_spi_flash.div_counter [5]),
    .D(\mapped_spi_flash.div_counter [4]),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_DI_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CLK_TRELLIS_FF_Q_DI ),
    .D(resetn),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_DI_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.CLK_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.CLK_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.CS_N_LUT4_C  (
    .A(1'h0),
    .B(\mapped_spi_flash.state [2]),
    .C(\mapped_spi_flash.CS_N ),
    .D(resetn),
    .Z(\mapped_spi_flash.CS_N_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.CS_N_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.CS_N ),
    .Z(\mapped_spi_flash.CS_N_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.CS_N )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rbusy_TRELLIS_FF_Q_CE [0]),
    .D(resetn),
    .Z(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.state [2]),
    .Z(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mapped_spi_flash.clk_div_LUT4_C  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [2]),
    .C(\mapped_spi_flash.clk_div ),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.clk_div_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \mapped_spi_flash.clk_div_LUT4_D  (
    .A(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [0]),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [1]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [2]),
    .D(\mapped_spi_flash.clk_div ),
    .Z(\mapped_spi_flash.clk_div_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.clk_div_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ),
    .LSR(\mapped_spi_flash.clk_div_TRELLIS_FF_Q_LSR ),
    .Q(\mapped_spi_flash.clk_div )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.clk_div_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.clk_div_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [20]),
    .C(\mapped_spi_flash.cmd_addr [19]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [19]),
    .C(\mapped_spi_flash.cmd_addr [18]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [18]),
    .C(\mapped_spi_flash.cmd_addr [17]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [17]),
    .C(\mapped_spi_flash.cmd_addr [16]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [16]),
    .C(\mapped_spi_flash.cmd_addr [15]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [15]),
    .C(\mapped_spi_flash.cmd_addr [14]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [14]),
    .C(\mapped_spi_flash.cmd_addr [13]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [13]),
    .C(\mapped_spi_flash.cmd_addr [12]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [12]),
    .C(\mapped_spi_flash.cmd_addr [11]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [11]),
    .C(\mapped_spi_flash.cmd_addr [10]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [28]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [10]),
    .C(\mapped_spi_flash.cmd_addr [9]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [9]),
    .C(\mapped_spi_flash.cmd_addr [8]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [8]),
    .C(\mapped_spi_flash.cmd_addr [7]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [7]),
    .C(\mapped_spi_flash.cmd_addr [6]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [6]),
    .C(\mapped_spi_flash.cmd_addr [5]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [5]),
    .C(\mapped_spi_flash.cmd_addr [4]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [4]),
    .C(\mapped_spi_flash.cmd_addr [3]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [3]),
    .C(\mapped_spi_flash.cmd_addr [2]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [2]),
    .C(\mapped_spi_flash.cmd_addr [1]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [27]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.state [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [26]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [25]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [24]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [23]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [22]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [21]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [21]),
    .C(\mapped_spi_flash.cmd_addr [20]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [29]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [5]),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .Q(\mapped_spi_flash.div_counter [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [4]),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .Q(\mapped_spi_flash.div_counter [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [3]),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .Q(\mapped_spi_flash.div_counter [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [2]),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .Q(\mapped_spi_flash.div_counter [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [1]),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .Q(\mapped_spi_flash.div_counter [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:43.1-64.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:66.164-66.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_5_DI [0]),
    .LSR(\mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [0]),
    .Q(\mapped_spi_flash.div_counter [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.div_counter [0]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_5_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\mapped_spi_flash.div_counter [4]),
    .D(\mapped_spi_flash.div_counter [5]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .D(\mapped_spi_flash.div_counter [4]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(\mapped_spi_flash.div_counter [0]),
    .B(\mapped_spi_flash.div_counter [1]),
    .C(\mapped_spi_flash.div_counter [2]),
    .D(\mapped_spi_flash.div_counter [3]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(\mapped_spi_flash.div_counter [0]),
    .C(\mapped_spi_flash.div_counter [1]),
    .D(\mapped_spi_flash.div_counter [2]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.div_counter [0]),
    .D(\mapped_spi_flash.div_counter [1]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B  (
    .A(1'h0),
    .B(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\mapped_spi_flash.div_counter [5]),
    .D(\mapped_spi_flash.div_counter [4]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z  (
    .A(\mapped_spi_flash.div_counter [0]),
    .B(\mapped_spi_flash.div_counter [1]),
    .C(\mapped_spi_flash.div_counter [2]),
    .D(\mapped_spi_flash.div_counter [3]),
    .Z(\mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rbusy_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rbusy ),
    .Z(\mapped_spi_flash.rbusy_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rbusy_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rbusy_TRELLIS_FF_Q_CE [0]),
    .CLK(clk),
    .DI(\mapped_spi_flash.state [2]),
    .LSR(\mapped_spi_flash.rbusy_TRELLIS_FF_Q_LSR ),
    .Q(\mapped_spi_flash.rbusy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.rbusy_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rstrb ),
    .C(\mapped_spi_flash.state [0]),
    .D(\mapped_spi_flash.state [2]),
    .Z(\mapped_spi_flash.rbusy_TRELLIS_FF_Q_CE [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rbusy_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rbusy_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [5]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_bitcount [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [4]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_bitcount [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [3]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [2]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.clk_div_LUT4_D_Z ),
    .BLUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [0]),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [1]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [30]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_LSR ),
    .Q(\mapped_spi_flash.rcv_data [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [29]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1_LSR ),
    .Q(\mapped_spi_flash.rcv_data [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [20]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10_LSR ),
    .Q(\mapped_spi_flash.rcv_data [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [19]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11_LSR ),
    .Q(\mapped_spi_flash.rcv_data [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [18]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12_LSR ),
    .Q(\mapped_spi_flash.rcv_data [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [17]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13_LSR ),
    .Q(\mapped_spi_flash.rcv_data [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [16]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14_LSR ),
    .Q(\mapped_spi_flash.rcv_data [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [15]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15_LSR ),
    .Q(\mapped_spi_flash.rcv_data [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [14]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16_LSR ),
    .Q(\mapped_spi_flash.rcv_data [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [13]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17_LSR ),
    .Q(\mapped_spi_flash.rcv_data [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [12]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18_LSR ),
    .Q(\mapped_spi_flash.rcv_data [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [11]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19_LSR ),
    .Q(\mapped_spi_flash.rcv_data [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [28]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2_LSR ),
    .Q(\mapped_spi_flash.rcv_data [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [10]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20_LSR ),
    .Q(\mapped_spi_flash.rcv_data [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [9]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21_LSR ),
    .Q(\mapped_spi_flash.rcv_data [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [8]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22_LSR ),
    .Q(\mapped_spi_flash.rcv_data [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [7]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23_LSR ),
    .Q(\mapped_spi_flash.rcv_data [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [6]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24_LSR ),
    .Q(\mapped_spi_flash.rcv_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [5]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25_LSR ),
    .Q(\mapped_spi_flash.rcv_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [4]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26_LSR ),
    .Q(\mapped_spi_flash.rcv_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [3]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27_LSR ),
    .Q(\mapped_spi_flash.rcv_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [2]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28_LSR ),
    .Q(\mapped_spi_flash.rcv_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [1]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29_LSR ),
    .Q(\mapped_spi_flash.rcv_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [27]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3_LSR ),
    .Q(\mapped_spi_flash.rcv_data [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [0]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30_LSR ),
    .Q(\mapped_spi_flash.rcv_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(spi_miso),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31_LSR ),
    .Q(\mapped_spi_flash.rcv_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [26]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4_LSR ),
    .Q(\mapped_spi_flash.rcv_data [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [25]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_data [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [24]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6_LSR ),
    .Q(\mapped_spi_flash.rcv_data [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [23]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7_LSR ),
    .Q(\mapped_spi_flash.rcv_data [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [22]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8_LSR ),
    .Q(\mapped_spi_flash.rcv_data [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [21]),
    .LSR(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9_LSR ),
    .Q(\mapped_spi_flash.rcv_data [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.rstrb_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rstrb ),
    .D(cs[0]),
    .Z(\mapped_spi_flash.rstrb )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.snd_bitcount [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.snd_bitcount [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.snd_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.snd_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.snd_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.snd_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5]),
    .C(\mapped_spi_flash.snd_bitcount [5]),
    .D(resetn),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_1  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3]),
    .C(\mapped_spi_flash.snd_bitcount [3]),
    .D(resetn),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_2  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2]),
    .C(\mapped_spi_flash.snd_bitcount [2]),
    .D(resetn),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_3  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(resetn),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h88f0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z_LUT4_Z  (
    .A(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [4]),
    .B(\mapped_spi_flash.state [1]),
    .C(\mapped_spi_flash.snd_bitcount [4]),
    .D(resetn),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0cf0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\mapped_spi_flash.state [1]),
    .C(\mapped_spi_flash.snd_bitcount [0]),
    .D(resetn),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.state [1]),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [5]),
    .D(\mapped_spi_flash.state [2]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [4]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [3]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [2]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount [0]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef10)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1  (
    .A(\mapped_spi_flash.snd_bitcount [3]),
    .B(\mapped_spi_flash.snd_bitcount [4]),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C [2]),
    .D(\mapped_spi_flash.snd_bitcount [5]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_2  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [3]),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C [2]),
    .D(\mapped_spi_flash.snd_bitcount [4]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C [2]),
    .D(\mapped_spi_flash.snd_bitcount [3]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [0]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [2]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_4  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [0]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [2]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount [0]),
    .D(\mapped_spi_flash.snd_bitcount [1]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.state [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B ),
    .C(\mapped_spi_flash.rstrb ),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B ),
    .C(\mapped_spi_flash.rstrb ),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h001f)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z  (
    .A(\mapped_spi_flash.state [1]),
    .B(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .C(resetn),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C  (
    .A(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .B(resetn),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [1]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf400)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.state [2]),
    .C(\mapped_spi_flash.state [0]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.clk_div ),
    .C(resetn),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z [0]),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D_LUT4_C_Z [1]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_TRELLIS_FF_DI  (
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_TRELLIS_FF_DI_Q [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_TRELLIS_FF_DI_1  (
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_TRELLIS_FF_DI_Q [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\mapped_spi_flash.state [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z  (
    .A(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [2]),
    .B(\mapped_spi_flash.clk_div ),
    .C(\mapped_spi_flash.state [1]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A  (
    .A(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [2]),
    .B(resetn),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.clk_div ),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z  (
    .A(\mapped_spi_flash.state [0]),
    .B(\mapped_spi_flash.state [3]),
    .C(\mapped_spi_flash.state [1]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [5]),
    .C(\mapped_spi_flash.rcv_bitcount [4]),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [4]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D [2]),
    .D(\mapped_spi_flash.rcv_bitcount [5]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D [2]),
    .D(\mapped_spi_flash.rcv_bitcount [4]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(\mapped_spi_flash.state [3]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [5]),
    .D(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [4]),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [3]),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [2]),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [1]),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [5]),
    .C(\mapped_spi_flash.rcv_bitcount [5]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_1  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [4]),
    .C(\mapped_spi_flash.rcv_bitcount [4]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_2  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [3]),
    .C(\mapped_spi_flash.rcv_bitcount [3]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_3  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mapped_spi_flash.rcv_bitcount [2]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_4  (
    .A(1'h0),
    .B(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [1]),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0cf0)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.state [3]),
    .C(\mapped_spi_flash.rcv_bitcount [0]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_bitcount [0]),
    .D(\mapped_spi_flash.state [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_bitcount [0]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe01)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_Z_1  (
    .A(\mapped_spi_flash.rcv_bitcount [0]),
    .B(\mapped_spi_flash.rcv_bitcount [1]),
    .C(\mapped_spi_flash.rcv_bitcount [2]),
    .D(\mapped_spi_flash.rcv_bitcount [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [0]),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(\mapped_spi_flash.rcv_bitcount [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_bitcount [0]),
    .D(\mapped_spi_flash.rcv_bitcount [1]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(\mapped_spi_flash.rcv_bitcount [0]),
    .B(\mapped_spi_flash.rcv_bitcount [1]),
    .C(\mapped_spi_flash.rcv_bitcount [3]),
    .D(\mapped_spi_flash.rcv_bitcount [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0b00)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.state [2]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [2]),
    .D(\mapped_spi_flash.clk_div ),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z ),
    .BLUT(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_BLUT ),
    .C0(\mapped_spi_flash.state [1]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rstrb ),
    .D(\mapped_spi_flash.state [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'he000)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C  (
    .A(\mapped_spi_flash.state [2]),
    .B(\mapped_spi_flash.state [1]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z [2]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hff80)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1  (
    .A(resetn),
    .B(\mapped_spi_flash.state [0]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z [2]),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [3]),
    .C(\mapped_spi_flash.snd_bitcount [4]),
    .D(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z  (
    .A(\mapped_spi_flash.snd_bitcount [1]),
    .B(\mapped_spi_flash.snd_bitcount [2]),
    .C(\mapped_spi_flash.snd_bitcount [5]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:6.100-6.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\mapped_spi_flash.state_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h80ff)
  ) \mapped_spi_flash.state_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(\mapped_spi_flash.clk_div ),
    .B(\mapped_spi_flash.state [3]),
    .C(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [2]),
    .D(resetn),
    .Z(\mapped_spi_flash.state_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z (
    .A(1'h0),
    .B(mem_rdata[31]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [31]),
    .Z(mem_rdata[31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_1 (
    .A(1'h0),
    .B(mem_rdata[30]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [30]),
    .Z(mem_rdata[30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_10 (
    .A(1'h0),
    .B(mem_rdata[11]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [11]),
    .Z(mem_rdata[11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_11 (
    .A(1'h0),
    .B(mem_rdata[10]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [10]),
    .Z(mem_rdata[10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_12 (
    .A(1'h0),
    .B(mem_rdata[9]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [9]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_13 (
    .A(1'h0),
    .B(mem_rdata[8]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [8]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_14 (
    .A(1'h0),
    .B(mem_rdata[7]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [7]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_15 (
    .A(1'h0),
    .B(mem_rdata[6]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [6]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_16 (
    .A(1'h0),
    .B(mem_rdata[5]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [5]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_17 (
    .A(1'h0),
    .B(mem_rdata[4]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [4]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_18 (
    .A(1'h0),
    .B(mem_rdata[3]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [3]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_LUT4_Z_19 (
    .A(1'h0),
    .B(mem_rdata[2]),
    .C(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [2]),
    .D(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .Z(mem_rdata[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_2 (
    .A(1'h0),
    .B(mem_rdata[29]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [29]),
    .Z(mem_rdata[29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_20 (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [24]),
    .Z(mem_rdata[24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_21 (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [23]),
    .Z(mem_rdata[23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_22 (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [22]),
    .Z(mem_rdata[22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_23 (
    .A(1'h0),
    .B(mem_rdata[21]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [21]),
    .Z(mem_rdata[21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_24 (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [20]),
    .Z(mem_rdata[20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_25 (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [19]),
    .Z(mem_rdata[19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_26 (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [18]),
    .Z(mem_rdata[18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_27 (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [17]),
    .Z(mem_rdata[17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_28 (
    .A(1'h0),
    .B(mem_rdata[16]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [16]),
    .Z(mem_rdata[16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_29 (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [15]),
    .Z(mem_rdata[15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_3 (
    .A(1'h0),
    .B(mem_rdata[28]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [28]),
    .Z(mem_rdata[28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_4 (
    .A(1'h0),
    .B(mem_rdata[27]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [27]),
    .Z(mem_rdata[27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_5 (
    .A(1'h0),
    .B(mem_rdata[26]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [26]),
    .Z(mem_rdata[26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_6 (
    .A(1'h0),
    .B(mem_rdata[25]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [25]),
    .Z(mem_rdata[25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_7 (
    .A(1'h0),
    .B(mem_rdata[14]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [14]),
    .Z(mem_rdata[14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_8 (
    .A(1'h0),
    .B(mem_rdata[13]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [13]),
    .Z(mem_rdata[13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) mem_rdata_LUT4_Z_9 (
    .A(1'h0),
    .B(mem_rdata[12]),
    .C(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1]),
    .D(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [12]),
    .Z(mem_rdata[12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C  (
    .A(1'h0),
    .B(\mult1.mult1.A [14]),
    .C(\mult1.A [15]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_1  (
    .A(1'h0),
    .B(\mult1.mult1.A [13]),
    .C(\mult1.A [14]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_10  (
    .A(1'h0),
    .B(\mult1.mult1.A [4]),
    .C(\mult1.A [5]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_11  (
    .A(1'h0),
    .B(\mult1.mult1.A [3]),
    .C(\mult1.A [4]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_12  (
    .A(1'h0),
    .B(\mult1.mult1.A [2]),
    .C(\mult1.A [3]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_13  (
    .A(1'h0),
    .B(\mult1.mult1.A [1]),
    .C(\mult1.A [2]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_14  (
    .A(1'h0),
    .B(\mult1.mult1.A [0]),
    .C(\mult1.A [1]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_2  (
    .A(1'h0),
    .B(\mult1.mult1.A [12]),
    .C(\mult1.A [13]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_3  (
    .A(1'h0),
    .B(\mult1.mult1.A [11]),
    .C(\mult1.A [12]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_4  (
    .A(1'h0),
    .B(\mult1.mult1.A [10]),
    .C(\mult1.A [11]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_5  (
    .A(1'h0),
    .B(\mult1.mult1.A [9]),
    .C(\mult1.A [10]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_6  (
    .A(1'h0),
    .B(\mult1.mult1.A [8]),
    .C(\mult1.A [9]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_7  (
    .A(1'h0),
    .B(\mult1.mult1.A [7]),
    .C(\mult1.A [8]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_8  (
    .A(1'h0),
    .B(\mult1.mult1.A [6]),
    .C(\mult1.A [7]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.A_LUT4_C_9  (
    .A(1'h0),
    .B(\mult1.mult1.A [5]),
    .C(\mult1.A [6]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.A_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .D(\mult1.A [0]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [15]),
    .LSR(\mult1.A_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_1  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [14]),
    .LSR(\mult1.A_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_10  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(\mult1.A_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_11  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(\mult1.A_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_12  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(\mult1.A_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_13  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(\mult1.A_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_14  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(\mult1.A_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_15  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(\mult1.A_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_2  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [13]),
    .LSR(\mult1.A_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_3  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [12]),
    .LSR(\mult1.A_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_4  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [11]),
    .LSR(\mult1.A_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_5  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [10]),
    .LSR(\mult1.A_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_6  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [9]),
    .LSR(\mult1.A_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_7  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [8]),
    .LSR(\mult1.A_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_8  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(\mult1.A_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_9  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(\mult1.A_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C  (
    .A(1'h0),
    .B(\mult1.mult1.B [15]),
    .C(\mult1.B [14]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_1  (
    .A(1'h0),
    .B(\mult1.mult1.B [14]),
    .C(\mult1.B [13]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_10  (
    .A(1'h0),
    .B(\mult1.mult1.B [5]),
    .C(\mult1.B [4]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_11  (
    .A(1'h0),
    .B(\mult1.mult1.B [4]),
    .C(\mult1.B [3]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_12  (
    .A(1'h0),
    .B(\mult1.mult1.B [3]),
    .C(\mult1.B [2]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_13  (
    .A(1'h0),
    .B(\mult1.mult1.B [2]),
    .C(\mult1.B [1]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_14  (
    .A(1'h0),
    .B(\mult1.mult1.B [1]),
    .C(\mult1.B [0]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_2  (
    .A(1'h0),
    .B(\mult1.mult1.B [13]),
    .C(\mult1.B [12]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_3  (
    .A(1'h0),
    .B(\mult1.mult1.B [12]),
    .C(\mult1.B [11]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_4  (
    .A(1'h0),
    .B(\mult1.mult1.B [11]),
    .C(\mult1.B [10]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_5  (
    .A(1'h0),
    .B(\mult1.mult1.B [10]),
    .C(\mult1.B [9]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_6  (
    .A(1'h0),
    .B(\mult1.mult1.B [9]),
    .C(\mult1.B [8]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_7  (
    .A(1'h0),
    .B(\mult1.mult1.B [8]),
    .C(\mult1.B [7]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_8  (
    .A(1'h0),
    .B(\mult1.mult1.B [7]),
    .C(\mult1.B [6]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.B_LUT4_C_9  (
    .A(1'h0),
    .B(\mult1.mult1.B [6]),
    .C(\mult1.B [5]),
    .D(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.B_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .D(\mult1.B [15]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [15]),
    .LSR(\mult1.B_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_1  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [14]),
    .LSR(\mult1.B_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_10  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(\mult1.B_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_11  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(\mult1.B_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_12  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(\mult1.B_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_13  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(\mult1.B_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_14  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(\mult1.B_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_15  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(\mult1.B_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_2  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [13]),
    .LSR(\mult1.B_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_3  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [12]),
    .LSR(\mult1.B_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_4  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [11]),
    .LSR(\mult1.B_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_5  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [10]),
    .LSR(\mult1.B_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_6  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [9]),
    .LSR(\mult1.B_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_7  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [8]),
    .LSR(\mult1.B_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_8  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(\mult1.B_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_9  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(\mult1.B_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \mult1.cs_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.cs ),
    .C(cs_LUT4_Z_C[1]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[3]),
    .Z(\mult1.cs )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [15]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [14]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [13]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [12]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [11]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [10]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [9]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_in [8]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [7]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [6]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [5]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [4]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [3]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [2]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [1]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_in_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs2 [0]),
    .D(resetn),
    .Z(\mult1.d_in_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [7]),
    .C(\CPU.rs2 [15]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2 [6]),
    .C(\CPU.rs2 [14]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs2 [5]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2 [4]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs2 [3]),
    .C(\CPU.rs2 [11]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2 [2]),
    .C(\CPU.rs2 [10]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2 [1]),
    .C(\CPU.rs2 [9]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.rs2 [0]),
    .C(\CPU.rs2 [8]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [31]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.d_out [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_1  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [30]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.d_out [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_10  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [21]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.d_out [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_11  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [20]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.d_out [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_12  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [19]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.d_out [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_13  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [18]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.d_out [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_14  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [17]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.d_out [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_15  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [16]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.d_out [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_16  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [15]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_16_LSR ),
    .Q(\mult1.d_out [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_17  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [14]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_17_LSR ),
    .Q(\mult1.d_out [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_18  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [13]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_18_LSR ),
    .Q(\mult1.d_out [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_19  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [12]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_19_LSR ),
    .Q(\mult1.d_out [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_2  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [29]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.d_out [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_20  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [11]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_20_LSR ),
    .Q(\mult1.d_out [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_21  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [10]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_21_LSR ),
    .Q(\mult1.d_out [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_22  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [9]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_22_LSR ),
    .Q(\mult1.d_out [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_23  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [8]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_23_LSR ),
    .Q(\mult1.d_out [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_24  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [7]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_24_LSR ),
    .Q(\mult1.d_out [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_24_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_24_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_25  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [6]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_25_LSR ),
    .Q(\mult1.d_out [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_25_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_25_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_26  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [5]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_26_LSR ),
    .Q(\mult1.d_out [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_26_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_26_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_27  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [4]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_27_LSR ),
    .Q(\mult1.d_out [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_27_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_28  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [3]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_28_LSR ),
    .Q(\mult1.d_out [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_28_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_28_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_29  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [2]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_29_LSR ),
    .Q(\mult1.d_out [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_29_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_29_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_3  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [28]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.d_out [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_30  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [1]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_30_LSR ),
    .Q(\mult1.d_out [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_30_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_31  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [0]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_31_LSR ),
    .Q(\mult1.d_out [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_31_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_31_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_4  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [27]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.d_out [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_5  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [26]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.d_out [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_6  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [25]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.d_out [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_7  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [24]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.d_out [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_8  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [23]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.d_out [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_9  (
    .CE(\CPU.mem_rstrb_LUT4_C_Z_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.mult1.done_LUT4_B_Z [22]),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.d_out [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \mult1.init_LUT4_B  (
    .A(1'h0),
    .B(\mult1.init ),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.init_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \mult1.init_LUT4_B_1  (
    .A(1'h0),
    .B(\mult1.init ),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [1]),
    .Z(\mult1.init_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.init_LUT4_B_1_Z_PFUMX_BLUT  (
    .ALUT(\mult1.init_LUT4_B_1_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\mult1.init_LUT4_B_1_Z ),
    .C0(\mult1.mult1.state [0]),
    .Z(\mult1.init_LUT4_B_1_Z_PFUMX_BLUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff03)
  ) \mult1.init_LUT4_B_1_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [0]),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [1]),
    .Z(\mult1.init_LUT4_B_1_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h30ff)
  ) \mult1.init_LUT4_B_1_Z_PFUMX_BLUT_Z_LUT4_D  (
    .A(1'h0),
    .B(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2]),
    .C(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .D(\mult1.init_LUT4_B_1_Z_PFUMX_BLUT_Z [2]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.init_LUT4_B_Z_PFUMX_BLUT  (
    .ALUT(\mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\mult1.init_LUT4_B_Z ),
    .C0(\mult1.mult1.state [2]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B [0]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B [0]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B_LUT4_Z  (
    .A(\mult1.mult1.count_TRELLIS_FF_Q_DI [0]),
    .B(\mult1.mult1.count [3]),
    .C(\mult1.mult1.count [2]),
    .D(\mult1.mult1.count [4]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D  (
    .A(1'h0),
    .B(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .C(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2]),
    .D(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z [2]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\mult1.mult1.B [3]),
    .C(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C [1]),
    .D(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C [2]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z  (
    .A(\mult1.mult1.B [14]),
    .B(\mult1.mult1.B [13]),
    .C(\mult1.mult1.B [15]),
    .D(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_D [3]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\mult1.mult1.B [2]),
    .B(\mult1.mult1.B [1]),
    .C(\mult1.mult1.B [4]),
    .D(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_1_D [3]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_1_D_LUT4_Z  (
    .A(\mult1.mult1.B [6]),
    .B(\mult1.mult1.B [5]),
    .C(\mult1.mult1.B [8]),
    .D(\mult1.mult1.B [7]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z  (
    .A(\mult1.mult1.B [10]),
    .B(\mult1.mult1.B [9]),
    .C(\mult1.mult1.B [12]),
    .D(\mult1.mult1.B [11]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.init_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(\mult1.init_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.init )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.s_LUT4_Z_C [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C ),
    .D(resetn),
    .Z(\mult1.init_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C  (
    .A(1'h0),
    .B(\mult1.s_LUT4_Z_C [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C ),
    .D(resetn),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1  (
    .A(1'h0),
    .B(\mult1.s_LUT4_Z_C [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C ),
    .D(resetn),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.wr ),
    .D(\mult1.cs ),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_C )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.init_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.init_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.A_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.A [0]),
    .LSR(\mult1.mult1.A_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [15]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [6]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [5]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [4]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [3]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [2]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [1]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [14]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [13]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [12]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [11]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [10]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [9]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [8]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI [7]),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2]),
    .D(resetn),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.B_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.B [15]),
    .LSR(\mult1.mult1.A_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [14]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [5]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [4]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [3]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [2]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [1]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [0]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [13]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [12]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [11]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [10]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [9]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [8]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [7]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI [6]),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [3]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [2]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [1]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [0]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI [0]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.count_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.mult1.count [0]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_4_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.mult1.count_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(resetn),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_CE [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.mult1.count [3]),
    .C(\mult1.mult1.count [2]),
    .D(\mult1.mult1.count [4]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(\mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .C(\mult1.mult1.count [2]),
    .D(\mult1.mult1.count [3]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\mult1.mult1.count [2]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count [0]),
    .D(\mult1.mult1.count [1]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A  (
    .A(\mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.mult1.count [3]),
    .C(\mult1.mult1.count [2]),
    .D(\mult1.mult1.count [4]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count [0]),
    .D(\mult1.mult1.count [1]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.count_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.done_LUT4_B  (
    .A(1'h0),
    .B(\mult1.mult1.done ),
    .C(\mult1.mult1.result [0]),
    .D(\mult1.s [4]),
    .Z(\mult1.mult1.done_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [31]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [30]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [21]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [20]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [19]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [18]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [17]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [16]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [15]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [14]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [13]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [12]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [29]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [11]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [10]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [9]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [8]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [7]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [6]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [5]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [4]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [3]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [2]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [28]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_30  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [1]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_31  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [0]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [27]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [26]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [25]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [24]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [23]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_C_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_Z [22]),
    .D(resetn),
    .Z(\mult1.mult1.done_LUT4_B_Z_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [31]),
    .Z(\mult1.mult1.done_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [30]),
    .Z(\mult1.mult1.done_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [21]),
    .Z(\mult1.mult1.done_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [20]),
    .Z(\mult1.mult1.done_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [19]),
    .Z(\mult1.mult1.done_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [18]),
    .Z(\mult1.mult1.done_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.done_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.mult1.done_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [15]),
    .Z(\mult1.mult1.done_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [14]),
    .Z(\mult1.mult1.done_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [13]),
    .Z(\mult1.mult1.done_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [12]),
    .Z(\mult1.mult1.done_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [29]),
    .Z(\mult1.mult1.done_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [11]),
    .Z(\mult1.mult1.done_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [10]),
    .Z(\mult1.mult1.done_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [9]),
    .Z(\mult1.mult1.done_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [8]),
    .Z(\mult1.mult1.done_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [7]),
    .Z(\mult1.mult1.done_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [6]),
    .Z(\mult1.mult1.done_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [5]),
    .Z(\mult1.mult1.done_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [4]),
    .Z(\mult1.mult1.done_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [3]),
    .Z(\mult1.mult1.done_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [2]),
    .Z(\mult1.mult1.done_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.mult1.done_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_30  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [1]),
    .Z(\mult1.mult1.done_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [27]),
    .Z(\mult1.mult1.done_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [26]),
    .Z(\mult1.mult1.done_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [25]),
    .Z(\mult1.mult1.done_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [24]),
    .Z(\mult1.mult1.done_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.done_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_LUT4_B_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s [4]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.mult1.done_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.done_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.done_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.done_TRELLIS_FF_Q_DI ),
    .LSR(\mult1.mult1.done_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.done )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ff3)
  ) \mult1.mult1.done_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [2]),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_TRELLIS_FF_Q_DI ),
    .D(\mult1.mult1.count_TRELLIS_FF_Q_DI [0]),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count_TRELLIS_FF_Q_DI [3]),
    .D(\mult1.mult1.done_TRELLIS_FF_Q_DI ),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count_TRELLIS_FF_Q_DI [2]),
    .D(\mult1.mult1.done_TRELLIS_FF_Q_DI ),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count_TRELLIS_FF_Q_DI [1]),
    .D(\mult1.mult1.done_TRELLIS_FF_Q_DI ),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count [0]),
    .D(\mult1.mult1.done_TRELLIS_FF_Q_DI ),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [2]),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.done_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.reset_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.reset )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [31]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.result [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [30]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.mult1.result [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [21]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.mult1.result [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [20]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.mult1.result [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [19]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.mult1.result [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [18]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.mult1.result [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [17]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.mult1.result [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [16]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.mult1.result [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_16  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [15]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_16_LSR ),
    .Q(\mult1.mult1.result [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_17  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [14]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_17_LSR ),
    .Q(\mult1.mult1.result [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_18  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [13]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_18_LSR ),
    .Q(\mult1.mult1.result [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_19  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [12]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_19_LSR ),
    .Q(\mult1.mult1.result [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [29]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.mult1.result [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_20  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [11]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_20_LSR ),
    .Q(\mult1.mult1.result [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_21  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [10]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_21_LSR ),
    .Q(\mult1.mult1.result [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_22  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [9]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_22_LSR ),
    .Q(\mult1.mult1.result [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_23  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [8]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_23_LSR ),
    .Q(\mult1.mult1.result [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_24  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [7]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_24_LSR ),
    .Q(\mult1.mult1.result [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_24_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_24_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_25  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [6]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_25_LSR ),
    .Q(\mult1.mult1.result [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_25_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_25_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_26  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [5]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_26_LSR ),
    .Q(\mult1.mult1.result [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_26_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_26_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_27  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [4]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_27_LSR ),
    .Q(\mult1.mult1.result [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_27_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_27_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_28  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [3]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_28_LSR ),
    .Q(\mult1.mult1.result [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_28_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_28_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_29  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [2]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_29_LSR ),
    .Q(\mult1.mult1.result [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_29_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_29_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [28]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.mult1.result [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_30  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [1]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_30_LSR ),
    .Q(\mult1.mult1.result [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_30_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_30_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_31  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [0]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_31_LSR ),
    .Q(\mult1.mult1.result [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_31_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_31_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [27]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.mult1.result [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [26]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.mult1.result [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [25]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.mult1.result [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [24]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.mult1.result [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [23]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.mult1.result [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [22]),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.mult1.result [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1800)
  ) \mult1.mult1.state_LUT4_A  (
    .A(\mult1.mult1.state [0]),
    .B(\mult1.mult1.state [2]),
    .C(\mult1.mult1.state [1]),
    .D(resetn),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.mult1.state_LUT4_B  (
    .A(1'h0),
    .B(\mult1.mult1.state [2]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.mult1.state_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.mult1.state_LUT4_B_1  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3c03)
  ) \mult1.mult1.state_LUT4_B_2  (
    .A(1'h0),
    .B(\mult1.mult1.state [1]),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z [1]),
    .D(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z [1]),
    .D(\mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D [0]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.result [0]),
    .D(\mult1.mult1.A [0]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B [0]),
    .C(\mult1.mult1.result [31]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7800)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1  (
    .A(\mult1.mult1.result [29]),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B [1]),
    .C(\mult1.mult1.result [30]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [21]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_11  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [20]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [19]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [18]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_14  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [17]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_15  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [16]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [15]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_17  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [14]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_18  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [13]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [12]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_C  (
    .A(1'h0),
    .B(\mult1.mult1.result [29]),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B [1]),
    .D(\mult1.mult1.result [30]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .B(\mult1.mult1.result [26]),
    .C(\mult1.mult1.result [27]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [25]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [24]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [24]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .B(\mult1.mult1.result [20]),
    .C(\mult1.mult1.result [21]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [29]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_20  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [11]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_21  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [10]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [9]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [8]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_24  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [7]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [6]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [5]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_27  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [4]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_28  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [3]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_29  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [2]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [28]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [27]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [26]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [25]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [24]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_8  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [23]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [22]),
    .D(\mult1.mult1.state_LUT4_B_Z [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [30]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [29]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [29]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .B(\mult1.mult1.result [26]),
    .C(\mult1.mult1.result [27]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B [0]),
    .D(\mult1.mult1.result [31]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .B(\mult1.mult1.result [26]),
    .C(\mult1.mult1.result [27]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .C(\mult1.mult1.result [26]),
    .D(\mult1.mult1.result [27]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_10  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0]),
    .B(\mult1.mult1.A [15]),
    .C(\mult1.mult1.result [15]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0]),
    .C(\mult1.mult1.A [15]),
    .D(\mult1.mult1.result [15]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.A [12]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [12]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [13]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [13]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0]),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0]),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [12]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [13]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0]),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0]),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [13]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.result [14]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B [0]),
    .C(\mult1.mult1.result [13]),
    .D(\mult1.mult1.A [13]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0]),
    .C(\mult1.mult1.result [12]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0]),
    .C(\mult1.mult1.result [12]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.A [9]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [9]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [10]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [10]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0]),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0]),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [9]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [10]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h022f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0]),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0bbf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0]),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [10]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.result [11]),
    .D(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B [0]),
    .C(\mult1.mult1.result [10]),
    .D(\mult1.mult1.A [10]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf330)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0]),
    .C(\mult1.mult1.result [9]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0]),
    .C(\mult1.mult1.result [9]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_Z ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_1_Z ),
    .C0(\mult1.mult1.A [7]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_16  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [0]),
    .C(\mult1.mult1.result [7]),
    .D(\mult1.mult1.A [7]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B [0]),
    .C(\mult1.mult1.result [6]),
    .D(\mult1.mult1.A [6]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B [0]),
    .C(\mult1.mult1.result [6]),
    .D(\mult1.mult1.A [6]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h032b)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [0]),
    .B(\mult1.mult1.result [8]),
    .C(\mult1.mult1.A [8]),
    .D(\mult1.mult1.result [7]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2b3f)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_1  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [0]),
    .B(\mult1.mult1.result [8]),
    .C(\mult1.mult1.A [8]),
    .D(\mult1.mult1.result [7]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18_B [0]),
    .C(\mult1.mult1.result [5]),
    .D(\mult1.mult1.A [5]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18_B [0]),
    .C(\mult1.mult1.result [5]),
    .D(\mult1.mult1.A [5]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19_B [0]),
    .C(\mult1.mult1.result [4]),
    .D(\mult1.mult1.A [4]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19_B [0]),
    .C(\mult1.mult1.result [4]),
    .D(\mult1.mult1.A [4]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20_B [0]),
    .C(\mult1.mult1.result [3]),
    .D(\mult1.mult1.A [3]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .D(\mult1.mult1.result [26]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20_B [0]),
    .C(\mult1.mult1.result [3]),
    .D(\mult1.mult1.A [3]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21_B [0]),
    .C(\mult1.mult1.result [2]),
    .D(\mult1.mult1.A [2]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21_B [0]),
    .C(\mult1.mult1.result [2]),
    .D(\mult1.mult1.A [2]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1777)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21_B_LUT4_Z  (
    .A(\mult1.mult1.result [1]),
    .B(\mult1.mult1.A [1]),
    .C(\mult1.mult1.result [0]),
    .D(\mult1.mult1.A [0]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8778)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_22  (
    .A(\mult1.mult1.result [0]),
    .B(\mult1.mult1.A [0]),
    .C(\mult1.mult1.result [1]),
    .D(\mult1.mult1.A [1]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\mult1.mult1.result [24]),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C [1]),
    .D(\mult1.mult1.result [25]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C [1]),
    .D(\mult1.mult1.result [24]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .B(\mult1.mult1.result [20]),
    .C(\mult1.mult1.result [21]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_5  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .B(\mult1.mult1.result [20]),
    .C(\mult1.mult1.result [21]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .C(\mult1.mult1.result [20]),
    .D(\mult1.mult1.result [21]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .D(\mult1.mult1.result [20]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [19]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [18]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.result [18]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hd400)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0]),
    .B(\mult1.mult1.A [15]),
    .C(\mult1.mult1.result [15]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(\mult1.mult1.result [18]),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C [1]),
    .D(\mult1.mult1.result [19]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C [1]),
    .D(\mult1.mult1.result [18]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd400)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0]),
    .B(\mult1.mult1.A [15]),
    .C(\mult1.mult1.result [15]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.result [29]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_BLUT ),
    .C0(\mult1.mult1.result [23]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .B(\mult1.mult1.result [20]),
    .C(\mult1.mult1.result [21]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [0]),
    .B(\mult1.mult1.result [20]),
    .C(\mult1.mult1.result [21]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_BLUT ),
    .C0(\mult1.mult1.result [17]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h2bff)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0]),
    .B(\mult1.mult1.A [15]),
    .C(\mult1.mult1.result [15]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hd400)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [0]),
    .B(\mult1.mult1.A [15]),
    .C(\mult1.mult1.result [15]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_BLUT ),
    .C0(\mult1.mult1.A [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B [0]),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.A [13]),
    .D(\mult1.mult1.result [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B [0]),
    .B(\mult1.mult1.result [13]),
    .C(\mult1.mult1.A [13]),
    .D(\mult1.mult1.result [14]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_BLUT ),
    .C0(\mult1.mult1.A [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'he817)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B [0]),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.A [10]),
    .D(\mult1.mult1.result [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h17e8)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B [0]),
    .B(\mult1.mult1.result [10]),
    .C(\mult1.mult1.A [10]),
    .D(\mult1.mult1.result [11]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5  (
    .ALUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_ALUT ),
    .BLUT(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_BLUT ),
    .C0(\mult1.mult1.A [8]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hd42b)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [0]),
    .B(\mult1.mult1.result [7]),
    .C(\mult1.mult1.A [7]),
    .D(\mult1.mult1.result [8]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h2bd4)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [0]),
    .B(\mult1.mult1.result [7]),
    .C(\mult1.mult1.A [7]),
    .D(\mult1.mult1.result [8]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .B(\mult1.mult1.result [26]),
    .C(\mult1.mult1.result [27]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [0]),
    .B(\mult1.mult1.result [26]),
    .C(\mult1.mult1.result [27]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z [2]),
    .LSR(\mult1.mult1.state_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z [1]),
    .LSR(\mult1.mult1.state_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.mult1.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.state_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.state_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:98.18-107.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z [0]),
    .LSR(\mult1.mult1.state_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.mult1.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.state_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.state_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.state_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.state_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.s_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [2]),
    .D(\mult1.cs ),
    .Z(\mult1.s [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.s_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [1]),
    .D(\mult1.cs ),
    .Z(\mult1.s [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.s_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [0]),
    .D(\mult1.cs ),
    .Z(\mult1.s [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.s_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [3]),
    .D(\mult1.cs ),
    .Z(\mult1.s [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.s_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [4]),
    .D(\mult1.cs ),
    .Z(\mult1.s [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.s_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_addr [4]),
    .C(\mult1.s_LUT4_Z_C_LUT4_Z_C [1]),
    .D(\CPU.mem_addr [3]),
    .Z(\mult1.s_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \mult1.s_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.mem_addr [4]),
    .B(\CPU.mem_addr [2]),
    .C(\mult1.s_LUT4_Z_C_LUT4_Z_2_C [0]),
    .D(\CPU.mem_addr [3]),
    .Z(\mult1.s_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \mult1.s_LUT4_Z_C_LUT4_Z_2  (
    .A(\CPU.mem_addr [3]),
    .B(\CPU.mem_addr [2]),
    .C(\mult1.s_LUT4_Z_C_LUT4_Z_2_C [0]),
    .D(\CPU.mem_addr [4]),
    .Z(\mult1.s_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mult1.s_LUT4_Z_C_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_addr [1]),
    .D(\CPU.mem_addr [0]),
    .Z(\mult1.s_LUT4_Z_C_LUT4_Z_2_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.s_LUT4_Z_C_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.mem_addr [4]),
    .C(\CPU.mem_addr [3]),
    .D(\mult1.s_LUT4_Z_C_LUT4_Z_C [1]),
    .Z(\mult1.s_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.s_LUT4_Z_C_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.mem_addr [3]),
    .C(\mult1.s_LUT4_Z_C_LUT4_Z_C [1]),
    .D(\CPU.mem_addr [4]),
    .Z(\mult1.s_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.s_LUT4_Z_C_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C_LUT4_Z_2_C [0]),
    .D(\CPU.mem_addr [2]),
    .Z(\mult1.s_LUT4_Z_C_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.wr_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\mult1.wr ),
    .Z(\per_uart.d_in_uart_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.wr_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_error_LUT4_C_D [0]),
    .D(\mult1.wr ),
    .Z(\per_uart.ledout_TRELLIS_FF_Q_CE [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.wr_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isStore ),
    .D(\CPU.state [2]),
    .Z(\mult1.wr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'ha882)
  ) \per_uart.cs_LUT4_B  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z [0]),
    .B(\per_uart.cs ),
    .C(cs[6]),
    .D(cs[4]),
    .Z(\per_uart.cs_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \per_uart.cs_LUT4_B_1  (
    .A(1'h0),
    .B(\per_uart.cs ),
    .C(cs[6]),
    .D(cs[4]),
    .Z(\per_uart.cs_LUT4_B_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.cs_LUT4_B_1_Z_LUT4_D  (
    .A(\mult1.cs ),
    .B(cs[1]),
    .C(cs[2]),
    .D(\per_uart.cs_LUT4_B_1_Z [3]),
    .Z(\per_uart.cs_LUT4_B_1_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.cs_LUT4_B_1_Z_PFUMX_C0  (
    .ALUT(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_ALUT ),
    .BLUT(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_BLUT ),
    .C0(\per_uart.cs_LUT4_B_1_Z [3]),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1  (
    .ALUT(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_ALUT ),
    .BLUT(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_BLUT ),
    .C0(\per_uart.cs_LUT4_B_1_Z [3]),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(cs[0]),
    .B(cs[1]),
    .C(cs[2]),
    .D(\mult1.cs ),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z_PFUMX_Z  (
    .ALUT(\per_uart.cs_LUT4_B_1_Z_LUT4_D_Z ),
    .BLUT(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z_PFUMX_Z_BLUT ),
    .C0(cs[0]),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfee9)
  ) \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\mult1.cs ),
    .B(cs[0]),
    .C(cs[1]),
    .D(cs[2]),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z_LUT4_Z  (
    .A(\mult1.cs ),
    .B(cs[0]),
    .C(cs[1]),
    .D(cs[2]),
    .Z(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.cs_LUT4_B_Z_PFUMX_ALUT  (
    .ALUT(\per_uart.cs_LUT4_B_Z ),
    .BLUT(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_BLUT ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z [4]),
    .Z(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.cs_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z [0]),
    .Z(\per_uart.cs_LUT4_B_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.cs_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [3]),
    .D(\per_uart.cs ),
    .Z(\per_uart.uart0.rx_error_LUT4_C_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.cs_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.s_LUT4_Z_C [1]),
    .D(\per_uart.cs ),
    .Z(\per_uart.cs_LUT4_D_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hffc0)
  ) \per_uart.cs_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.cs ),
    .C(cs_LUT4_Z_C[1]),
    .D(cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[5]),
    .Z(\per_uart.cs )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_1  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_2  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_3  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_4  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_5  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_6  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_7  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B  (
    .A(1'h0),
    .B(\per_uart.d_out [1]),
    .C(\mult1.d_out [1]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_1  (
    .A(1'h0),
    .B(\per_uart.d_out [0]),
    .C(\mult1.d_out [0]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_1_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_1_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_1_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_1_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [24]),
    .C(\mult1.d_out [0]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_1_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_2  (
    .A(1'h0),
    .B(\per_uart.d_out [9]),
    .C(\mult1.d_out [9]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_2_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_2_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_2_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_2_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [17]),
    .C(\mult1.d_out [9]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_2_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_3  (
    .A(1'h0),
    .B(\per_uart.d_out [8]),
    .C(\mult1.d_out [8]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_3_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_3_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_3_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_3_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [16]),
    .C(\mult1.d_out [8]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_3_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_4  (
    .A(1'h0),
    .B(\per_uart.d_out [7]),
    .C(\mult1.d_out [7]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_4_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_4_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_4_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_4_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [31]),
    .C(\mult1.d_out [7]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_4_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_5  (
    .A(1'h0),
    .B(\per_uart.d_out [6]),
    .C(\mult1.d_out [6]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_5_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_5_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_5_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_5_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [30]),
    .C(\mult1.d_out [6]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_5_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_6  (
    .A(1'h0),
    .B(\per_uart.d_out [5]),
    .C(\mult1.d_out [5]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_6_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_6_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_6_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_6_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [29]),
    .C(\mult1.d_out [5]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_6_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_7  (
    .A(1'h0),
    .B(\per_uart.d_out [4]),
    .C(\mult1.d_out [4]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_7_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_7_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_7_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_7_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [28]),
    .C(\mult1.d_out [4]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_7_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_8  (
    .A(1'h0),
    .B(\per_uart.d_out [3]),
    .C(\mult1.d_out [3]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_8_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_8_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_8_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_8_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_8_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [27]),
    .C(\mult1.d_out [3]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_8_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.d_out_LUT4_B_9  (
    .A(1'h0),
    .B(\per_uart.d_out [2]),
    .C(\mult1.d_out [2]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_9_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_9_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_9_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_9_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_9_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [26]),
    .C(\mult1.d_out [2]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_9_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT  (
    .ALUT(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\per_uart.d_out_LUT4_B_Z ),
    .C0(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [25]),
    .C(\mult1.d_out [1]),
    .D(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [7]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [31]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_1  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [6]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [30]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_10  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [19]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [11]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_11  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [18]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [10]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_12  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [0]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [24]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_13  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [15]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [23]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_14  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [14]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [22]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_15  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [13]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [21]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_16  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [12]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [20]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_17  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [11]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [19]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_18  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [10]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [18]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_19  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [9]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [17]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_2  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [5]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [29]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_20  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [8]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [16]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_21  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [23]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [15]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_3  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [4]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [28]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_4  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [3]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [27]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_5  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [2]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [26]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_6  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [1]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [25]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_7  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [22]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [14]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_8  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [21]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [13]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_Z_9  (
    .A(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [4]),
    .B(\mapped_spi_flash.rcv_data [20]),
    .C(\per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mult1.d_out [12]),
    .Z(\per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [10]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [11]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [12]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [13]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [14]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [15]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [16]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\per_uart.d_out_TRELLIS_FF_Q_7_DI [7]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [8]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [9]),
    .LSR(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z ),
    .Q(\per_uart.d_out [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.ledout_TRELLIS_FF_Q  (
    .CE(\per_uart.ledout_TRELLIS_FF_Q_CE [0]),
    .CLK(clk),
    .DI(\per_uart.ledout_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.ledout )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.ledout_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.ledout_TRELLIS_FF_Q_CE [0]),
    .D(\CPU.rs2 [2]),
    .Z(\per_uart.ledout_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [15]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [14]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_10  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [5]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_11  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [4]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_12  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [3]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_13  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [2]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_14  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [1]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_15  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [0]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [13]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [12]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [11]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [10]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [9]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [8]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [7]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [6]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \per_uart.uart0.rx_ack_LUT4_B  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack ),
    .C(\per_uart.uart0.rx_avail ),
    .D(\per_uart.uart0.rx_ack_LUT4_B_D [2]),
    .Z(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_ack_LUT4_B_D [2]),
    .D(resetn),
    .Z(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_ack_LUT4_B_D_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack_LUT4_D_B [1]),
    .C(\per_uart.uart0.rx_ack_LUT4_D_C [0]),
    .D(\per_uart.uart0.uart_rxd2 ),
    .Z(\per_uart.uart0.rx_ack_LUT4_B_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h407f)
  ) \per_uart.uart0.rx_ack_LUT4_D  (
    .A(\per_uart.uart0.uart_rxd2 ),
    .B(\per_uart.uart0.rx_ack_LUT4_D_B [1]),
    .C(\per_uart.uart0.rx_ack_LUT4_D_C [0]),
    .D(\per_uart.uart0.rx_ack ),
    .Z(\per_uart.uart0.rx_ack_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_ack_LUT4_D_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .D(\per_uart.uart0.rx_ack_LUT4_D_C [4]),
    .Z(\per_uart.uart0.rx_ack_LUT4_D_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.rx_ack_LUT4_D_C_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [1]),
    .B(\per_uart.uart0.rx_bitcount [2]),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_bitcount [3]),
    .Z(\per_uart.uart0.rx_ack_LUT4_D_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1001)
  ) \per_uart.uart0.rx_ack_LUT4_D_C_LUT4_Z_1  (
    .A(\per_uart.uart0.rx_bitcount [1]),
    .B(\per_uart.uart0.rx_bitcount [2]),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_bitcount [3]),
    .Z(\per_uart.uart0.rx_ack_LUT4_D_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_ack_TRELLIS_FF_Q  (
    .CE(\per_uart.ledout_TRELLIS_FF_Q_CE [0]),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_ack )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_error_LUT4_C_D [0]),
    .D(\per_uart.uart0.rx_avail ),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_error_LUT4_C_D [0]),
    .D(\per_uart.uart0.tx_busy ),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [6]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [5]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [3]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [2]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [1]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_data [0]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_avail_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_avail )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7800)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [0]),
    .B(\per_uart.uart0.rx_bitcount [1]),
    .C(\per_uart.uart0.rx_bitcount [2]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_bitcount [0]),
    .C(\per_uart.uart0.rx_bitcount [1]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [0]),
    .B(\per_uart.uart0.rx_bitcount [1]),
    .C(\per_uart.uart0.rx_bitcount [2]),
    .D(\per_uart.uart0.rx_bitcount [3]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_busy_PFUMX_C0  (
    .ALUT(\per_uart.uart0.rx_busy_PFUMX_C0_ALUT ),
    .BLUT(\per_uart.uart0.rx_busy_PFUMX_C0_BLUT ),
    .C0(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_ack_LUT4_D_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.rx_busy_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [1]),
    .B(\per_uart.uart0.rx_count16 [0]),
    .C(\per_uart.uart0.rx_count16 [3]),
    .D(\per_uart.uart0.rx_count16 [2]),
    .Z(\per_uart.uart0.rx_busy_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_busy_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_busy_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_busy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_ack_LUT4_D_C [4]),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h05cf)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_ack_LUT4_D_C [0]),
    .B(\per_uart.uart0.rx_busy ),
    .C(\per_uart.uart0.uart_rxd2 ),
    .D(\per_uart.uart0.rx_ack_LUT4_D_C [3]),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.uart_rxd2 ),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_count16 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.uart0.rx_count16 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h78ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [1]),
    .B(\per_uart.uart0.rx_count16 [0]),
    .C(\per_uart.uart0.rx_count16 [2]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.uart0.rx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_count16 [1]),
    .C(\per_uart.uart0.rx_count16 [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.uart0.rx_count16 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.rx_count16 [0]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [1]),
    .B(\per_uart.uart0.rx_count16 [0]),
    .C(\per_uart.uart0.rx_count16 [2]),
    .D(\per_uart.uart0.rx_count16 [3]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [7]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [6]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [5]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [4]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_4  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [3]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_5  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [2]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_6  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_7  (
    .CE(\per_uart.uart0.rx_ack_LUT4_B_D_LUT4_C_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf888)
  ) \per_uart.uart0.rx_error_LUT4_C  (
    .A(\per_uart.cs_LUT4_D_1_Z [0]),
    .B(\per_uart.uart0.rx_data [7]),
    .C(\per_uart.uart0.rx_error ),
    .D(\per_uart.uart0.rx_error_LUT4_C_D [0]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \per_uart.uart0.rx_error_LUT4_C_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.cs_LUT4_D_1_Z [0]),
    .D(\per_uart.uart0.rx_error_LUT4_C_D [0]),
    .Z(\per_uart.uart0.rx_error_LUT4_C_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_error_PFUMX_C0  (
    .ALUT(\per_uart.uart0.rx_ack_LUT4_D_Z ),
    .BLUT(\per_uart.uart0.rx_error_PFUMX_C0_BLUT ),
    .C0(\per_uart.uart0.rx_error ),
    .Z(\per_uart.uart0.rx_error_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \per_uart.uart0.rx_error_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_ack_LUT4_D_B [1]),
    .D(\per_uart.uart0.rx_ack_LUT4_D_C [0]),
    .Z(\per_uart.uart0.rx_error_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_error_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_error_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_error )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2 ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [7]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [6]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [5]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_4  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [4]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_5  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [3]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_6  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [2]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_7  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack_LUT4_D_C [3]),
    .C(\per_uart.uart0.rx_ack_LUT4_D_B [1]),
    .D(resetn),
    .Z(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [1]),
    .C(\per_uart.uart0.tx_bitcount [0]),
    .D(\per_uart.uart0.tx_bitcount [2]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .D(\per_uart.uart0.tx_bitcount [2]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4530)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .B(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [1]),
    .C(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .D(\per_uart.uart0.tx_bitcount [1]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_wr_LUT4_A_D [3]),
    .C(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hbac0)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .C(\per_uart.uart0.tx_wr_LUT4_A_D [3]),
    .D(\per_uart.uart0.tx_bitcount [3]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [1]),
    .C(\per_uart.uart0.tx_bitcount [0]),
    .D(\per_uart.uart0.tx_bitcount [2]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.tx_busy_LUT4_D  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_count16 [3]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.tx_busy ),
    .Z(\per_uart.uart0.tx_busy_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_busy_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.tx_busy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.tx_count16 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.uart0.tx_count16 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7800)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [1]),
    .B(\per_uart.uart0.tx_count16 [0]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.uart0.tx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.tx_count16 [0]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.uart0.tx_count16 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_count16 [0]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [1]),
    .B(\per_uart.uart0.tx_count16 [0]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.tx_count16 [3]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hff0e)
  ) \per_uart.uart0.tx_wr_LUT4_A  (
    .A(\per_uart.uart0.tx_wr ),
    .B(\per_uart.uart0.tx_busy ),
    .C(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_D [3]),
    .Z(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.tx_wr_LUT4_A_C_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [1]),
    .B(\per_uart.uart0.tx_count16 [0]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .D(\per_uart.uart0.tx_busy_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hefff)
  ) \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [2]),
    .B(\per_uart.uart0.tx_bitcount [0]),
    .C(\per_uart.uart0.tx_bitcount [3]),
    .D(\per_uart.uart0.tx_bitcount [1]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_wr_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_busy ),
    .D(\per_uart.uart0.tx_wr ),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [2]),
    .C(\per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_D [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [1]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [0]),
    .D(\per_uart.uart0.tx_bitcount [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B_LUT4_Z_1  (
    .A(\per_uart.uart0.tx_bitcount [1]),
    .B(\per_uart.uart0.tx_bitcount [0]),
    .C(\per_uart.uart0.tx_bitcount [2]),
    .D(\per_uart.uart0.tx_bitcount [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_wr_TRELLIS_FF_Q  (
    .CE(\per_uart.ledout_TRELLIS_FF_Q_CE [0]),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_wr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [7]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [6]),
    .C(\per_uart.uart0.txd_reg [6]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [6]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [5]),
    .C(\per_uart.uart0.txd_reg [5]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [5]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [4]),
    .C(\per_uart.uart0.txd_reg [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [3]),
    .C(\per_uart.uart0.txd_reg [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [2]),
    .C(\per_uart.uart0.txd_reg [2]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [2]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [1]),
    .C(\per_uart.uart0.txd_reg [1]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [1]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [0]),
    .C(\per_uart.uart0.txd_reg [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\per_uart.d_in_uart [7]),
    .B(\per_uart.uart0.txd_reg [7]),
    .C(\per_uart.uart0.tx_wr_LUT4_D_Z [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.uart_rxd1_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(RXD),
    .LSR(1'h0),
    .Q(\per_uart.uart0.uart_rxd1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf100)
  ) \per_uart.uart0.uart_rxd2_LUT4_B  (
    .A(\per_uart.uart0.rx_busy ),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_ack_LUT4_D_C [4]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_1  (
    .A(1'h0),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [4]),
    .D(resetn),
    .Z(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [11]),
    .B(\per_uart.uart0.enable16_counter [13]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef10)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C  (
    .A(\per_uart.uart0.enable16_counter [11]),
    .B(\per_uart.uart0.enable16_counter [12]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3]),
    .D(\per_uart.uart0.enable16_counter [13]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_1  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [11]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3]),
    .D(\per_uart.uart0.enable16_counter [12]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3]),
    .D(\per_uart.uart0.enable16_counter [11]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.enable16_counter [0]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [14]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\per_uart.uart0.enable16_counter [15]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfe01)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_10  (
    .A(\per_uart.uart0.enable16_counter [0]),
    .B(\per_uart.uart0.enable16_counter [1]),
    .C(\per_uart.uart0.enable16_counter [2]),
    .D(\per_uart.uart0.enable16_counter [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_11  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [0]),
    .C(\per_uart.uart0.enable16_counter [1]),
    .D(\per_uart.uart0.enable16_counter [2]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [0]),
    .D(\per_uart.uart0.enable16_counter [1]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\per_uart.uart0.enable16_counter [14]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D [1]),
    .D(\per_uart.uart0.enable16_counter [10]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef10)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_4  (
    .A(\per_uart.uart0.enable16_counter [7]),
    .B(\per_uart.uart0.enable16_counter [8]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D [3]),
    .D(\per_uart.uart0.enable16_counter [9]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [7]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D [3]),
    .D(\per_uart.uart0.enable16_counter [8]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D [3]),
    .D(\per_uart.uart0.enable16_counter [7]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef10)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_7  (
    .A(\per_uart.uart0.enable16_counter [5]),
    .B(\per_uart.uart0.enable16_counter [4]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C [3]),
    .D(\per_uart.uart0.enable16_counter [6]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf30)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [4]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C [3]),
    .D(\per_uart.uart0.enable16_counter [5]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C [3]),
    .D(\per_uart.uart0.enable16_counter [4]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [0]),
    .B(\per_uart.uart0.enable16_counter [1]),
    .C(\per_uart.uart0.enable16_counter [3]),
    .D(\per_uart.uart0.enable16_counter [2]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D  (
    .A(\per_uart.uart0.enable16_counter [11]),
    .B(\per_uart.uart0.enable16_counter [13]),
    .C(\per_uart.uart0.enable16_counter [12]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [10]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D [1]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [7]),
    .B(\per_uart.uart0.enable16_counter [9]),
    .C(\per_uart.uart0.enable16_counter [8]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [5]),
    .B(\per_uart.uart0.enable16_counter [4]),
    .C(\per_uart.uart0.enable16_counter [6]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [12]),
    .C(\per_uart.uart0.enable16_counter [15]),
    .D(\per_uart.uart0.enable16_counter [14]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.uart_rxd2_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd1 ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.uart_rxd2 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:84.6-96.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.tx_wr_LUT4_A_D [3]),
    .CLK(clk),
    .DI(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.uart_txd )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [0]),
    .C(\per_uart.uart0.txd_reg [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [2]),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A (
    .A(spi_miso),
    .B(\mapped_spi_flash.rcv_data [0]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [30]),
    .B(\mapped_spi_flash.rcv_data [31]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_1 (
    .A(\mapped_spi_flash.rcv_data [29]),
    .B(\mapped_spi_flash.rcv_data [30]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_10 (
    .A(\mapped_spi_flash.rcv_data [20]),
    .B(\mapped_spi_flash.rcv_data [21]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_11 (
    .A(\mapped_spi_flash.rcv_data [19]),
    .B(\mapped_spi_flash.rcv_data [20]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_12 (
    .A(\mapped_spi_flash.rcv_data [18]),
    .B(\mapped_spi_flash.rcv_data [19]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_13 (
    .A(\mapped_spi_flash.rcv_data [17]),
    .B(\mapped_spi_flash.rcv_data [18]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_14 (
    .A(\mapped_spi_flash.rcv_data [16]),
    .B(\mapped_spi_flash.rcv_data [17]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_15 (
    .A(\mapped_spi_flash.rcv_data [15]),
    .B(\mapped_spi_flash.rcv_data [16]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_16 (
    .A(\mapped_spi_flash.rcv_data [14]),
    .B(\mapped_spi_flash.rcv_data [15]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_17 (
    .A(\mapped_spi_flash.rcv_data [13]),
    .B(\mapped_spi_flash.rcv_data [14]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_18 (
    .A(\mapped_spi_flash.rcv_data [12]),
    .B(\mapped_spi_flash.rcv_data [13]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_19 (
    .A(\mapped_spi_flash.rcv_data [11]),
    .B(\mapped_spi_flash.rcv_data [12]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_2 (
    .A(\mapped_spi_flash.rcv_data [28]),
    .B(\mapped_spi_flash.rcv_data [29]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_20 (
    .A(\mapped_spi_flash.rcv_data [10]),
    .B(\mapped_spi_flash.rcv_data [11]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_21 (
    .A(\mapped_spi_flash.rcv_data [9]),
    .B(\mapped_spi_flash.rcv_data [10]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_22 (
    .A(\mapped_spi_flash.rcv_data [8]),
    .B(\mapped_spi_flash.rcv_data [9]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_23 (
    .A(\mapped_spi_flash.rcv_data [7]),
    .B(\mapped_spi_flash.rcv_data [8]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_24 (
    .A(\mapped_spi_flash.rcv_data [6]),
    .B(\mapped_spi_flash.rcv_data [7]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_25 (
    .A(\mapped_spi_flash.rcv_data [5]),
    .B(\mapped_spi_flash.rcv_data [6]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_26 (
    .A(\mapped_spi_flash.rcv_data [4]),
    .B(\mapped_spi_flash.rcv_data [5]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_27 (
    .A(\mapped_spi_flash.rcv_data [3]),
    .B(\mapped_spi_flash.rcv_data [4]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_28 (
    .A(\mapped_spi_flash.rcv_data [2]),
    .B(\mapped_spi_flash.rcv_data [3]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_29 (
    .A(\mapped_spi_flash.rcv_data [1]),
    .B(\mapped_spi_flash.rcv_data [2]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_3 (
    .A(\mapped_spi_flash.rcv_data [27]),
    .B(\mapped_spi_flash.rcv_data [28]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_30 (
    .A(\mapped_spi_flash.rcv_data [0]),
    .B(\mapped_spi_flash.rcv_data [1]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_4 (
    .A(\mapped_spi_flash.rcv_data [26]),
    .B(\mapped_spi_flash.rcv_data [27]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_5 (
    .A(\mapped_spi_flash.rcv_data [25]),
    .B(\mapped_spi_flash.rcv_data [26]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_6 (
    .A(\mapped_spi_flash.rcv_data [24]),
    .B(\mapped_spi_flash.rcv_data [25]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_7 (
    .A(\mapped_spi_flash.rcv_data [23]),
    .B(\mapped_spi_flash.rcv_data [24]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_8 (
    .A(\mapped_spi_flash.rcv_data [22]),
    .B(\mapped_spi_flash.rcv_data [23]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) spi_miso_LUT4_A_Z_LUT4_Z_9 (
    .A(\mapped_spi_flash.rcv_data [21]),
    .B(\mapped_spi_flash.rcv_data [22]),
    .C(\mapped_spi_flash.clk_div_LUT4_C_Z [2]),
    .D(resetn),
    .Z(spi_miso_LUT4_A_Z[22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C (
    .A(1'h0),
    .B(spi_mosi_TRELLIS_FF_Q_DI[0]),
    .C(spi_mosi),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [30]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_1 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [29]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_10 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [20]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_11 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [19]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_12 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [18]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_13 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [17]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_14 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [16]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_15 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [15]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_16 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [14]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_17 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [13]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_18 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [12]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_19 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [11]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_2 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [28]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_20 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [10]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_21 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [9]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_22 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [8]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_23 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [7]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_24 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [6]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_25 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [5]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_26 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [4]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_27 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [3]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_28 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [2]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_29 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [1]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_3 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [27]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_30 (
    .A(1'h0),
    .B(\mapped_spi_flash.state [1]),
    .C(\mapped_spi_flash.cmd_addr [0]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_4 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [26]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_5 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [25]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_6 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [24]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_7 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [23]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_8 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [22]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) spi_mosi_LUT4_C_Z_LUT4_Z_9 (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI [0]),
    .C(\mapped_spi_flash.cmd_addr [21]),
    .D(resetn),
    .Z(spi_mosi_LUT4_C_Z[21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:56.19-68.5|cores/spi_flash/MappedSPIFlash_V3.v:67.1-131.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) spi_mosi_TRELLIS_FF_Q (
    .CE(\mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [3]),
    .CLK(clk),
    .DI(spi_mosi_TRELLIS_FF_Q_DI[0]),
    .LSR(1'h0),
    .Q(spi_mosi)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) spi_mosi_TRELLIS_FF_Q_DI_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.state [1]),
    .D(\mapped_spi_flash.cmd_addr [30]),
    .Z(spi_mosi_TRELLIS_FF_Q_DI[0])
  );
  assign \CPU.registerFile[25]_LUT4_A_43_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_35_Z [4:3], \CPU.registerFile[26]_LUT4_B_35_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [3], \CPU.registerFile[30] [3] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[20]_LUT4_A_19_Z [4] = mem_rdata[20];
  assign \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z [0] = \CPU.aluMinus [29];
  assign \CPU.registerFile[10]_LUT4_A_57_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_46_Z [4:3], \CPU.registerFile[8]_LUT4_B_46_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [3], \CPU.registerFile[9] [3] };
  assign \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_PFUMX_Z_C0 [3:0] = { \CPU.aluMinus [11:10], \CPU.aluMinus [21], \CPU.aluMinus [15] };
  assign { \CPU.registerFile[26]_LUT4_B_29_Z [4:3], \CPU.registerFile[26]_LUT4_B_29_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [17], \CPU.registerFile[30] [17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[20]_LUT4_A_34_Z [4] = mem_rdata[15];
  assign \CPU.registerFile[2]_LUT4_A_23_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[2]_LUT4_A_44_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_A_34_Z [3] = mem_rdata[16];
  assign \CPU.aluPlus_LUT4_Z_3_C [1] = \CPU.aluPlus_LUT4_Z_4_D [6];
  assign { \CPU.registerFile[26]_LUT4_B_17_Z [4:3], \CPU.registerFile[26]_LUT4_B_17_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [4], \CPU.registerFile[30] [4] };
  assign \CPU.registerFile[16]_LUT4_A_42_Z [2] = mem_rdata[16];
  assign \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3:2] = { \CPU.rs1 [24], \CPU.aluIn2 [24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign { \CPU.registerFile[8]_LUT4_B_37_Z [4:3], \CPU.registerFile[8]_LUT4_B_37_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [17], \CPU.registerFile[9] [17] };
  assign \CPU.registerFile[20]_LUT4_A_33_Z [4] = mem_rdata[15];
  assign \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [4:0] = { \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1:0], \CPU.rs1 [24], \CPU.aluIn2 [24], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4] };
  assign \CPU.registerFile[25]_LUT4_A_21_Z [3] = mem_rdata[21];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B_LUT4_B_Z [4:1] = { \mult1.mult1.A [8], \mult1.mult1.result [8], \mult1.mult1.A [7], \mult1.mult1.result [7] };
  assign { \CPU.registerFile[8]_LUT4_B_23_Z [4:3], \CPU.registerFile[8]_LUT4_B_23_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [4], \CPU.registerFile[9] [4] };
  assign \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z [3:0] = { \CPU.aluMinus [20], \CPU.aluMinus [16], \CPU.aluMinus [28], \CPU.aluMinus [25] };
  assign \CPU.registerFile[2]_LUT4_A_43_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[10]_LUT4_A_44_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[10]_LUT4_A_25_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[9]_LUT4_A_16_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_14_B [4:1] = { \mult1.mult1.A [11], \mult1.mult1.result [11], \mult1.mult1.A [10], \mult1.mult1.result [10] };
  assign \CPU.registerFile[9]_LUT4_A_16_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[20]_LUT4_A_18_Z [4] = mem_rdata[20];
  assign \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z [3:0] = { \CPU.aluMinus [4:3], \CPU.aluMinus [7], \CPU.aluMinus [8] };
  assign \CPU.registerFile[20]_LUT4_A_27_Z [4] = mem_rdata[15];
  assign \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [3] = \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3];
  assign \CPU.registerFile[2]_LUT4_A_22_Z [4] = mem_rdata[21];
  assign \CPU.registerFile[25]_LUT4_A_42_Z [3] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_B [2] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \per_uart.cs_LUT4_D_1_Z [1] = \per_uart.uart0.rx_data [6];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[24]_LUT4_B_14_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[18]_LUT4_A_26_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[19]_LUT4_A_22_Z [4] = mem_rdata[18];
  assign { \CPU.registerFile[26]_LUT4_B_34_Z [4:3], \CPU.registerFile[26]_LUT4_B_34_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [4], \CPU.registerFile[30] [4] };
  assign \per_uart.uart0.rx_error_LUT4_C_D [1] = \per_uart.uart0.tx_busy ;
  assign \CPU.registerFile[3]_LUT4_B_12_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[11]_LUT4_A_50_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[28]_LUT4_A_1_Z [4] = mem_rdata[20];
  assign \CPU.registerFile[2]_LUT4_A_37_Z [4] = mem_rdata[16];
  assign \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B [2:1] = { \mapped_spi_flash.div_counter [4], \mapped_spi_flash.div_counter [5] };
  assign \CPU.aluMinus_LUT4_Z_16_C [1] = \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[3]_LUT4_B_12_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z [3:1] = { \CPU.PC [21], \CPU.PC [23:22] };
  assign \CPU.PCplus4_LUT4_Z_5_C [2:1] = \CPU.PC [20:19];
  assign \CPU.PCplus4_LUT4_Z_9_C_LUT4_C_Z [3:1] = \CPU.PC [18:16];
  assign \CPU.PCplus4_LUT4_Z_9_C [1] = \CPU.PC [15];
  assign \CPU.PCplus4_LUT4_Z_12_C [3:1] = \CPU.PC [14:12];
  assign \CPU.PCplus4_LUT4_Z_15_C [3:1] = \CPU.PC [11:9];
  assign \CPU.registerFile[20]_LUT4_A_17_Z [4] = mem_rdata[20];
  assign \CPU.PCplus4_LUT4_Z_18_C [3:1] = \CPU.PC [8:6];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B_LUT4_Z_B [2] = mem_rdata[23];
  assign \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [5] = \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0];
  assign \CPU.registerFile[1]_LUT4_B_19_Z [4:3] = { mem_rdata[18], mem_rdata[15] };
  assign \CPU.registerFile[10]_LUT4_A_56_Z [2] = mem_rdata[16];
  assign { \CPU.registerFile[0]_LUT4_B_9_Z [4:3], \CPU.registerFile[0]_LUT4_B_9_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[5] [5], \CPU.registerFile[1] [5] };
  assign \CPU.registerFile[25]_LUT4_A_44_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[2]_LUT4_A_21_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_41_Z [4:3], \CPU.registerFile[8]_LUT4_B_41_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [11], \CPU.registerFile[9] [11] };
  assign { \CPU.registerFile[0]_LUT4_B_16_Z [4:3], \CPU.registerFile[0]_LUT4_B_16_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[5] [18], \CPU.registerFile[1] [18] };
  assign { \CPU.registerFile[26]_LUT4_B_36_Z [4:3], \CPU.registerFile[26]_LUT4_B_36_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [2], \CPU.registerFile[30] [2] };
  assign \CPU.registerFile[24]_LUT4_B_14_Z [3:2] = { mem_rdata[18], mem_rdata[15] };
  assign \CPU.registerFile[9]_LUT4_A_5_Z [4] = mem_rdata[21];
  assign { \per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [2], \per_uart.cs_LUT4_B_Z_PFUMX_ALUT_Z [0] } = { \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z [17], mem_rdata[17] };
  assign \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_Z [3:1] = { cs[4], cs[6], \per_uart.cs  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_20_BLUT_LUT4_Z_B [4:3] = mem_rdata[24:23];
  assign \CPU.registerFile[3]_LUT4_A_36_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_16_Z [4:3], \CPU.registerFile[26]_LUT4_B_16_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [6], \CPU.registerFile[30] [6] };
  assign { \per_uart.cs_LUT4_B_1_Z [4], \per_uart.cs_LUT4_B_1_Z [2:0] } = { cs[0], cs[2:1], \mult1.cs  };
  assign \CPU.registerFile[16]_LUT4_A_33_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[17]_LUT4_B_15_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \CPU.registerFile[25]_LUT4_A_19_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_22_Z [4:3], \CPU.registerFile[8]_LUT4_B_22_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [6], \CPU.registerFile[9] [6] };
  assign { cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D[4], cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z_LUT4_Z_D[2:0] } = { \CPU.mem_addr [18], cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3], \CPU.mem_addr [19], \CPU.mem_addr [23] };
  assign \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z_L6MUX21_Z_SD [4:0] = { \CPU.aluMinus [14], \CPU.aluMinus [30], \CPU.aluMinus [26], \CPU.aluMinus [23:22] };
  assign \CPU.registerFile[18]_LUT4_A_17_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[16]_LUT4_A_33_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.registerFile[10]_LUT4_A_23_Z [3] = mem_rdata[21];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_12_B [4:1] = { \mult1.mult1.A [14], \mult1.mult1.result [14], \mult1.mult1.A [13], \mult1.mult1.result [13] };
  assign { \CPU.registerFile[26]_LUT4_B_28_Z [4:3], \CPU.registerFile[26]_LUT4_B_28_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [18], \CPU.registerFile[30] [18] };
  assign \CPU.registerFile[20]_LUT4_A_16_Z [4] = mem_rdata[20];
  assign \CPU.registerFile[25]_LUT4_A_33_Z [3] = mem_rdata[16];
  assign { cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D[4], cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D[2:0] } = { \CPU.mem_addr [18], cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[3], \CPU.mem_addr [19], \CPU.mem_addr [23] };
  assign \CPU.registerFile[2]_LUT4_A_20_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_11_B [4:1] = { \mult1.mult1.result [17:15], \mult1.mult1.A [15] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.registerFile[8]_LUT4_B_36_Z [4:3], \CPU.registerFile[8]_LUT4_B_36_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [18], \CPU.registerFile[9] [18] };
  assign \CPU.aluOut_LUT4_Z_10_C [2] = \CPU.isALU ;
  assign { \CPU.registerFile[8]_LUT4_B_21_Z [4:3], \CPU.registerFile[8]_LUT4_B_21_Z [1:0] } = { mem_rdata[22:21], \CPU.registerFile[14] [7], \CPU.registerFile[12] [7] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [1] = \CPU.aluPlus_LUT4_Z_13_C [6];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [3:2] = { \CPU.rs1 [26], \CPU.aluIn2 [26] };
  assign { \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C [2], \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_9_C [0] } = \mult1.mult1.result [19:18];
  assign \CPU.registerFile[9]_LUT4_A_4_Z [3] = mem_rdata[20];
  assign \CPU.registerFile[10]_LUT4_A_43_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[26]_LUT4_A_7_Z [2] = mem_rdata[21];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D [1:0] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C [2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.registerFile[25]_LUT4_A_18_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[26]_LUT4_A_7_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign { \CPU.registerFile[17]_LUT4_B_7_Z [4:3], \CPU.registerFile[17]_LUT4_B_7_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[20] [7], \CPU.registerFile[16] [7] };
  assign { \CPU.registerFile[26]_LUT4_B_27_Z [4:3], \CPU.registerFile[26]_LUT4_B_27_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [19], \CPU.registerFile[30] [19] };
  assign \CPU.registerFile[18]_LUT4_A_8_Z [3] = mem_rdata[21];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_7_C [4:1] = \mult1.mult1.result [23:20];
  assign { \CPU.registerFile[2]_LUT4_B_4_Z [4:3], \CPU.registerFile[2]_LUT4_B_4_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[7] [7], \CPU.registerFile[3] [7] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_20_C [1] = \CPU.aluPlus_LUT4_Z_17_C [1];
  assign \CPU.registerFile[25]_LUT4_A_32_Z [3] = mem_rdata[16];
  assign { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B [3:2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_21_B [0] } = { \CPU.aluPlus_LUT4_Z_20_C [6], \CPU.aluPlus_LUT4_Z_20_C [3], \CPU.aluPlus_LUT4_Z_20_C [5] };
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D [1:0] = { \mapped_spi_flash.rstrb , \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B  };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_22_C [1] = \CPU.aluPlus_LUT4_Z_20_C [2];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_23_C [2:1] = { \CPU.aluIn2 [3], \CPU.rs1 [3] };
  assign \CPU.aluPlus_LUT4_Z_22_C [3:2] = { \CPU.rs1 [2], \CPU.aluIn2 [2] };
  assign \CPU.registerFile[0]_LUT4_A_15_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_B [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.registerFile[8]_LUT4_B_35_Z [4:3], \CPU.registerFile[8]_LUT4_B_35_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [19], \CPU.registerFile[9] [19] };
  assign { \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [6:4], \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.writeBackData_L6MUX21_Z_2_SD [5], \CPU.aluOut_LUT4_Z_6_C [3], \CPU.aluOut_LUT4_Z_6_C [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_6_C [1:0] };
  assign { \CPU.registerFile[17]_LUT4_B_16_Z [4:3], \CPU.registerFile[17]_LUT4_B_16_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[20] [9], \CPU.registerFile[16] [9] };
  assign { \CPU.registerFile[26]_LUT4_B_15_Z [4:3], \CPU.registerFile[26]_LUT4_B_15_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [8], \CPU.registerFile[30] [8] };
  assign { \CPU.aluMinus_LUT4_Z_10_B [3:2], \CPU.aluMinus_LUT4_Z_10_B [0] } = { \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4], \CPU.aluMinus_LUT4_Z_10_C [0], \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0] };
  assign \CPU.registerFile[25]_LUT4_A_17_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[10]_LUT4_A_42_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_20_Z [4:3], \CPU.registerFile[8]_LUT4_B_20_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [8], \CPU.registerFile[9] [8] };
  assign \CPU.registerFile[10]_LUT4_A_22_Z [3] = mem_rdata[21];
  assign \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z [1] = \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [2];
  assign \CPU.registerFile[20]_LUT4_A_26_Z [4] = mem_rdata[15];
  assign { cs_LUT4_Z_C[2], cs_LUT4_Z_C[0] } = { cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z[3], \mult1.cs  };
  assign { cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[4], cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_C[1:0] } = { \CPU.mem_addr [17:16], \CPU.mem_addr [23] };
  assign cs_LUT4_Z_C_PFUMX_Z_C0[3:2] = { \CPU.mem_addr [22], \CPU.mem_addr [23] };
  assign \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D [1:0] = { \mapped_spi_flash.div_counter [1], \mapped_spi_flash.div_counter [2] };
  assign \CPU.registerFile[20]_LUT4_A_15_Z [4] = mem_rdata[20];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_B [2] = mem_rdata[19];
  assign \CPU.mem_addr_LUT4_Z_D [2:0] = { \CPU.loadstore_addr_LUT4_Z_8_B [1:0], \CPU.PC [20] };
  assign \CPU.registerFile[3]_LUT4_B_11_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[3]_LUT4_B_11_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \CPU.registerFile[2]_LUT4_A_19_Z [4] = mem_rdata[21];
  assign \CPU.loadstore_addr_LUT4_Z_15_B [2:1] = { \CPU.rs1 [23], \CPU.instr [31] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.registerFile[2]_LUT4_A_35_Z [4] = mem_rdata[16];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[1]_LUT4_B_18_Z [4:3] = { mem_rdata[18], mem_rdata[15] };
  assign { \CPU.registerFile[26]_LUT4_B_14_Z [4:3], \CPU.registerFile[26]_LUT4_B_14_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [9], \CPU.registerFile[30] [9] };
  assign { \CPU.registerFile[8]_LUT4_B_40_Z [4:3], \CPU.registerFile[8]_LUT4_B_40_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [12], \CPU.registerFile[9] [12] };
  assign \CPU.registerFile[25]_LUT4_A_16_Z [3] = mem_rdata[21];
  assign \CPU.loadstore_addr_LUT4_Z_14_B [2:1] = { \CPU.rs1 [19], \CPU.instr [31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign { \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [4], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [2] } = \CPU.PC [7:6];
  assign { \CPU.registerFile[8]_LUT4_B_19_Z [4:3], \CPU.registerFile[8]_LUT4_B_19_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [9], \CPU.registerFile[9] [9] };
  assign \CPU.loadstore_addr_LUT4_Z_8_B [5:2] = { \CPU.rs1 [20], \CPU.rs1 [22], \CPU.instr [31], \CPU.rs1 [21] };
  assign \CPU.aluOut_LUT4_Z_16_D [3] = \CPU.isALU ;
  assign \CPU.registerFile[11]_LUT4_A_49_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[10]_LUT4_A_21_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[26]_LUT4_B_26_Z [4:3], \CPU.registerFile[26]_LUT4_B_26_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [20], \CPU.registerFile[30] [20] };
  assign \CPU.registerFile[24]_LUT4_B_13_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[19]_LUT4_A_21_Z [4] = mem_rdata[18];
  assign \CPU.loadstore_addr_LUT4_Z_4_B [6:1] = { \CPU.rs1 [13:12], \CPU.instr [31], \CPU.rs1 [11:10], \CPU.instr [30] };
  assign \CPU.loadstore_addr_LUT4_Z_6_B [6:1] = { \CPU.rs1 [7], \CPU.instr [27], \CPU.rs1 [9:8], \CPU.instr [28], \CPU.instr [29] };
  assign { \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [6], \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [4:1] } = { \CPU.rs1 [4], \CPU.rs1 [6:5], \CPU.instr [25], \CPU.instr [26] };
  assign { \mult1.s_LUT4_Z_C_LUT4_Z_C [2], \mult1.s_LUT4_Z_C_LUT4_Z_C [0] } = \CPU.mem_addr [4:3];
  assign \CPU.registerFile[20]_LUT4_A_14_Z [4] = mem_rdata[20];
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D [1:0] = { \mapped_spi_flash.rstrb , \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B  };
  assign \CPU.registerFile[25]_LUT4_A_31_Z [3] = mem_rdata[16];
  assign \mult1.s_LUT4_Z_C_LUT4_Z_2_C [1] = \CPU.mem_addr [2];
  assign \CPU.registerFile[2]_LUT4_A_18_Z [4] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_34_Z [4:3], \CPU.registerFile[8]_LUT4_B_34_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [20], \CPU.registerFile[9] [20] };
  assign \CPU.loadstore_addr_LUT4_Z_9_C [1] = \CPU.loadstore_addr_LUT4_Z_9_D [1];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.registerFile[24]_LUT4_B_13_Z [3:2] = { mem_rdata[18], mem_rdata[15] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [4], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [2] } = \CPU.PC [13:12];
  assign \CPU.aluMinus_LUT4_Z_25_B [2:1] = { \CPU.aluPlus_LUT4_Z_21_D [2], \CPU.aluPlus_LUT4_Z_22_C [4] };
  assign { \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [6], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [4:1] } = { \CPU.PC [8], \CPU.PC [9], \CPU.PC [10], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8_C [3:1] = \CPU.cycles [24:22];
  assign { \CPU.registerFile[8]_LUT4_B_18_Z [4:3], \CPU.registerFile[8]_LUT4_B_18_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [10], \CPU.registerFile[9] [10] };
  assign \CPU.registerFile[17]_LUT4_B_14_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \CPU.registerFile[10]_LUT4_A_41_Z [3] = mem_rdata[16];
  assign \CPU.loadstore_addr_LUT4_Z_11_B [2:1] = { \CPU.rs1 [3], \CPU.loadstore_addr_LUT4_Z_12_C [3] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_B_Z [3:1] = \CPU.cycles [21:19];
  assign \CPU.loadstore_addr_LUT4_Z_12_B [2:1] = { \CPU.rs1 [2], \CPU.loadstore_addr_LUT4_Z_12_C [2] };
  assign \CPU.registerFile[1]_LUT4_B_8_Z [4:3] = { mem_rdata[23], mem_rdata[20] };
  assign { \CPU.loadstore_addr_LUT4_Z_9_D [2], \CPU.loadstore_addr_LUT4_Z_9_D [0] } = { \CPU.rs1 [1], \CPU.loadstore_addr_LUT4_Z_12_C [1] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13_C [2:1] = \CPU.cycles [18:17];
  assign { \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 [5], \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 [3:0] } = { \CPU.aluOut_LUT4_Z_4_B [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_4_B [2:0] };
  assign \CPU.registerFile[3]_LUT4_B_3_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign _000_ = cs_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_1_Z;
  assign _001_ = \per_uart.d_out_LUT4_B_Z_PFUMX_BLUT_Z ;
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_C_Z [3:1] = \CPU.cycles [16:14];
  assign \CPU.registerFile[20]_LUT4_A_25_Z [4] = mem_rdata[15];
  assign \CPU.aluMinus_LUT4_Z_26_D [0] = \CPU.aluPlus_LUT4_Z_22_C [0];
  assign \CPU.registerFile[11]_LUT4_A_20_Z [2] = mem_rdata[23];
  assign \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C [1] = \CPU.instr [28];
  assign \CPU.registerFile[3]_LUT4_B_3_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign { \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C [3], \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_3_C [1:0] } = \mapped_spi_flash.snd_bitcount [5:3];
  assign \CPU.aluOut_LUT4_Z_11_C [2] = \CPU.isALU ;
  assign \CPU.registerFile[19]_LUT4_A_7_Z [4] = mem_rdata[23];
  assign \CPU.registerFile[2]_LUT4_A_34_Z [4] = mem_rdata[16];
  assign \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [3:2] = { \CPU.rs1 [22], \CPU.aluIn2 [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[24]_LUT4_B_5_Z [3:2] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [1] };
  assign \CPU.registerFile[17]_LUT4_B_6_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \CPU.registerFile[24]_LUT4_B_5_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_B [2] = mem_rdata[24];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [2] };
  assign { \CPU.registerFile[0]_LUT4_B_15_Z [4:3], \CPU.registerFile[0]_LUT4_B_15_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[5] [21], \CPU.registerFile[1] [21] };
  assign { \CPU.registerFile[18]_LUT4_B_3_Z [4:3], \CPU.registerFile[18]_LUT4_B_3_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[23] [11], \CPU.registerFile[22] [11] };
  assign \CPU.loadstore_addr_LUT4_Z_3_B [4:1] = { \CPU.rs1 [11], \CPU.rs1 [13:12], \CPU.instr [31] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [3] };
  assign \CPU.registerFile[20]_LUT4_A_13_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_33_Z [3] = mem_rdata[16];
  assign { \mapped_spi_flash.clk_div_LUT4_C_Z [3], \mapped_spi_flash.clk_div_LUT4_C_Z [1:0] } = { resetn, \mapped_spi_flash.rcv_data [23:22] };
  assign \CPU.registerFile[3]_LUT4_A_17_Z [2] = mem_rdata[21];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [4] };
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D [1:0] = { \mapped_spi_flash.rcv_bitcount [4], \mapped_spi_flash.rcv_bitcount [5] };
  assign \CPU.registerFile[16]_LUT4_A_30_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[1]_LUT4_A_12_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_17_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [5] };
  assign { \CPU.registerFile[26]_LUT4_B_13_Z [4:3], \CPU.registerFile[26]_LUT4_B_13_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [11], \CPU.registerFile[30] [11] };
  assign { \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD [6], \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD [4:0] } = { \CPU.writeBackData_L6MUX21_Z_5_SD [4], \CPU.aluOut_LUT4_Z_29_C [4:3], \CPU.isALU , \CPU.aluOut_LUT4_Z_29_C [1:0] };
  assign \per_uart.uart0.tx_wr_LUT4_A_D [2:0] = { \per_uart.uart0.tx_wr_LUT4_A_C [4], \per_uart.uart0.tx_busy , \per_uart.uart0.tx_wr  };
  assign \CPU.registerFile[18]_LUT4_A_16_Z [2] = mem_rdata[16];
  assign \per_uart.uart0.tx_wr_LUT4_A_C [3:0] = { \per_uart.uart0.tx_bitcount [1], \per_uart.uart0.tx_bitcount [3], \per_uart.uart0.tx_bitcount [0], \per_uart.uart0.tx_bitcount [2] };
  assign \CPU.registerFile[24]_LUT4_A_15_Z [3] = mem_rdata[21];
  assign \per_uart.uart0.tx_busy_LUT4_D_Z [2:0] = { \per_uart.uart0.uart_rxd2_LUT4_B_D [4], \per_uart.uart0.tx_count16 [0], \per_uart.uart0.tx_count16 [1] };
  assign { \CPU.registerFile[8]_LUT4_B_17_Z [4:3], \CPU.registerFile[8]_LUT4_B_17_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [11], \CPU.registerFile[9] [11] };
  assign \CPU.registerFile[16]_LUT4_A_30_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.registerFile[10]_LUT4_A_19_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.registerFile[26]_LUT4_B_25_Z [4:3], \CPU.registerFile[26]_LUT4_B_25_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [21], \CPU.registerFile[30] [21] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [6] };
  assign { \CPU.registerFile[26]_LUT4_B_12_Z [4:3], \CPU.registerFile[26]_LUT4_B_12_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [12], \CPU.registerFile[30] [12] };
  assign \CPU.writeBackData_L6MUX21_Z_2_SD [4:0] = { \CPU.aluOut_LUT4_Z_6_C [3], \CPU.aluOut_LUT4_Z_6_C [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_6_C [1:0] };
  assign \CPU.registerFile[25]_LUT4_A_30_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_A_14_Z [3] = mem_rdata[21];
  assign \CPU.loadstore_addr_LUT4_Z_7_B [4:1] = { \CPU.rs1 [6], \CPU.instr [26], \CPU.rs1 [5], \CPU.instr [25] };
  assign { \CPU.registerFile[8]_LUT4_B_16_Z [4:3], \CPU.registerFile[8]_LUT4_B_16_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [12], \CPU.registerFile[9] [12] };
  assign \per_uart.uart0.rx_ack_LUT4_D_C [2:1] = { \per_uart.uart0.uart_rxd2 , \per_uart.uart0.rx_busy  };
  assign \CPU.registerFile[10]_LUT4_A_18_Z [3] = mem_rdata[21];
  assign \per_uart.uart0.rx_ack_LUT4_B_D [1:0] = { \per_uart.uart0.rx_avail , \per_uart.uart0.rx_ack  };
  assign { \CPU.registerFile[8]_LUT4_B_33_Z [4:3], \CPU.registerFile[8]_LUT4_B_33_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [21], \CPU.registerFile[9] [21] };
  assign { \per_uart.uart0.rx_ack_LUT4_D_B [4:2], \per_uart.uart0.rx_ack_LUT4_D_B [0] } = { \per_uart.uart0.rx_error , \per_uart.uart0.rx_ack , \per_uart.uart0.rx_ack_LUT4_D_C [0], \per_uart.uart0.uart_rxd2  };
  assign \CPU.registerFile[21]_LUT4_A_9_Z [4] = mem_rdata[20];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [7] };
  assign \CPU.registerFile[10]_LUT4_A_40_Z [3] = mem_rdata[16];
  assign \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_D [2:0] = { \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [3], \per_uart.uart0.enable16_counter [13], \per_uart.uart0.enable16_counter [11] };
  assign \CPU.registerFile[2]_LUT4_A_16_Z [4] = mem_rdata[21];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \per_uart.ledout_TRELLIS_FF_Q_CE [1] = \CPU.rs2 [2];
  assign \CPU.writeBackData_L6MUX21_Z_3_SD [4:0] = { \CPU.aluOut_LUT4_Z_7_C [3], \CPU.aluOut_LUT4_Z_7_C [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_7_C [1:0] };
  assign { \CPU.registerFile[0]_LUT4_B_7_Z [4:3], \CPU.registerFile[0]_LUT4_B_7_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[5] [13], \CPU.registerFile[1] [13] };
  assign { \CPU.registerFile[1]_LUT4_B_14_Z [4:3], \CPU.registerFile[1]_LUT4_B_14_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[4] [22], \CPU.registerFile[0] [22] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [8] };
  assign \CPU.registerFile[3]_LUT4_A_15_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[8]_LUT4_A_8_Z [3] = mem_rdata[18];
  assign \CPU.registerFile[17]_LUT4_A_9_Z [2] = mem_rdata[21];
  assign { \CPU.aluPlus_LUT4_Z_1_C [4:2], \CPU.aluPlus_LUT4_Z_1_C [0] } = { \CPU.funct3Is [0], \CPU.isLUI_LUT4_Z_C_LUT4_C_D [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1], \CPU.aluMinus [29] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [9] };
  assign { \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C [2], \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_4_C [0] } = \mult1.mult1.result [25:24];
  assign \CPU.registerFile[18]_LUT4_A_6_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_B_8_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \CPU.registerFile[17]_LUT4_A_9_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign { \CPU.registerFile[26]_LUT4_B_11_Z [4:3], \CPU.registerFile[26]_LUT4_B_11_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [13], \CPU.registerFile[30] [13] };
  assign \CPU.registerFile[11]_LUT4_A_39_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[25]_LUT4_A_13_Z [3] = mem_rdata[21];
  assign \CPU.loadstore_addr_LUT4_Z_5_B [4:1] = { \CPU.rs1 [9], \CPU.instr [29], \CPU.rs1 [8], \CPU.instr [28] };
  assign \CPU.registerFile[3]_LUT4_B_8_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_15_Z [4:3], \CPU.registerFile[8]_LUT4_B_15_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [13], \CPU.registerFile[9] [13] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [10] };
  assign \CPU.registerFile[10]_LUT4_A_17_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD [4:0] = { \CPU.aluOut_LUT4_Z_14_C [3], \CPU.aluOut_LUT4_Z_14_C [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_14_C [1:0] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B [2:1] = { \mult1.mult1.state_LUT4_B_Z [1], \mult1.mult1.result [31] };
  assign { \CPU.registerFile[18]_LUT4_B_2_Z [4:3], \CPU.registerFile[18]_LUT4_B_2_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[23] [14], \CPU.registerFile[22] [14] };
  assign \CPU.registerFile[19]_LUT4_A_15_Z [4] = mem_rdata[18];
  assign \CPU.registerFile[20]_LUT4_A_11_Z [3] = mem_rdata[21];
  assign \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [4:0] = { \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1:0] };
  assign \CPU.registerFile[3]_LUT4_A_14_Z [2] = mem_rdata[21];
  assign { \CPU.registerFile[24]_LUT4_B_11_Z [4:3], \CPU.registerFile[24]_LUT4_B_11_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[29] [22], \CPU.registerFile[25] [22] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [11] };
  assign \CPU.registerFile[1]_LUT4_A_10_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_14_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign { \CPU.registerFile[16]_LUT4_B_11_Z [4:3], \CPU.registerFile[16]_LUT4_B_11_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[21] [22], \CPU.registerFile[17] [22] };
  assign { \CPU.registerFile[26]_LUT4_B_10_Z [4:3], \CPU.registerFile[26]_LUT4_B_10_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [14], \CPU.registerFile[30] [14] };
  assign \CPU.registerFile[25]_LUT4_B_11_Z_PFUMX_ALUT_Z [4:3] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.registerFile[24]_LUT4_A_12_Z [3] = mem_rdata[21];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_B [2] = mem_rdata[19];
  assign { \CPU.registerFile[8]_LUT4_B_14_Z [4:3], \CPU.registerFile[8]_LUT4_B_14_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [14], \CPU.registerFile[9] [14] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [12] };
  assign \CPU.aluMinus_LUT4_Z_22_B [2:1] = { \CPU.aluPlus_LUT4_Z_20_C [3], \CPU.aluPlus_LUT4_Z_20_C [5] };
  assign \CPU.registerFile[10]_LUT4_A_16_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.registerFile[26]_LUT4_B_9_Z [4:3], \CPU.registerFile[26]_LUT4_B_9_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [15], \CPU.registerFile[30] [15] };
  assign \CPU.registerFile[19]_LUT4_A_14_Z [4] = mem_rdata[18];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [13] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [14] };
  assign \CPU.registerFile[25]_LUT4_A_11_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_13_Z [4:3], \CPU.registerFile[8]_LUT4_B_13_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [15], \CPU.registerFile[9] [15] };
  assign \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [3:0] = { \CPU.isLUI_LUT4_Z_C_LUT4_C_D [5], \CPU.funct3Is [0], \CPU.aluMinus [28], \CPU.aluPlus [28] };
  assign \CPU.registerFile[10]_LUT4_A_15_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_32_Z [4] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[21]_LUT4_A_8_Z [4] = mem_rdata[20];
  assign \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2] = \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [15] };
  assign { \CPU.registerFile[24]_LUT4_B_10_Z [4:3], \CPU.registerFile[24]_LUT4_B_10_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[29] [23], \CPU.registerFile[25] [23] };
  assign \CPU.registerFile[0]_LUT4_A_9_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [6:4], \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.writeBackData_L6MUX21_Z_3_SD [5], \CPU.aluOut_LUT4_Z_7_C [3], \CPU.aluOut_LUT4_Z_7_C [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_7_C [1:0] };
  assign { \CPU.writeBackData_L6MUX21_Z_5_SD [5], \CPU.writeBackData_L6MUX21_Z_5_SD [3:0] } = { \CPU.aluOut_LUT4_Z_29_C [3], \CPU.aluOut_LUT4_Z_29_C [4], \CPU.isALU , \CPU.aluOut_LUT4_Z_29_C [1:0] };
  assign \CPU.loadstore_addr_LUT4_Z_A [3:1] = { \CPU.rs1 [14], \CPU.rs1 [15], \CPU.instr [31] };
  assign \CPU.registerFile[16]_LUT4_A_29_Z [3] = mem_rdata[18];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17_C [1] = \CPU.cycles [13];
  assign { \CPU.registerFile[1]_LUT4_B_6_Z [4:3], \CPU.registerFile[1]_LUT4_B_6_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[4] [16], \CPU.registerFile[0] [16] };
  assign { \CPU.PCplusImm_LUT4_Z_7_B [6], \CPU.PCplusImm_LUT4_Z_7_B [4:1] } = { \CPU.PC [11], \CPU.PC [12], \CPU.PC [13], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1] };
  assign { \CPU.registerFile[8]_LUT4_B_32_Z [4:3], \CPU.registerFile[8]_LUT4_B_32_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [23], \CPU.registerFile[9] [23] };
  assign \CPU.registerFile[8]_LUT4_A_2_Z [3] = mem_rdata[23];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [16] };
  assign \CPU.writeBack_LUT4_C_Z [1] = \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2];
  assign { \CPU.registerFile[24]_LUT4_B_4_Z [4:3], \CPU.registerFile[24]_LUT4_B_4_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[29] [16], \CPU.registerFile[25] [16] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [17] };
  assign \CPU.registerFile[1]_LUT4_A_26_Z [3] = mem_rdata[18];
  assign { \CPU.registerFile[16]_LUT4_B_5_Z [4:3], \CPU.registerFile[16]_LUT4_B_5_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[21] [16], \CPU.registerFile[17] [16] };
  assign \CPU.registerFile[25]_LUT4_B_4_Z_PFUMX_ALUT_Z [4:3] = mem_rdata[24:23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_B [4:3] = { mem_rdata[16], mem_rdata[19] };
  assign \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z [1] = \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2];
  assign \CPU.registerFile[27]_LUT4_A_5_Z [3:2] = mem_rdata[24:23];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [18] };
  assign \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [5] = \CPU.isALU ;
  assign \CPU.aluPlus_LUT4_Z_19_C [3:1] = { \CPU.aluPlus_LUT4_Z_20_C [3], \CPU.aluPlus_LUT4_Z_20_D [5], \CPU.aluPlus_LUT4_Z_20_C [2] };
  assign \CPU.writeBack_LUT4_C_1_Z_LUT4_B_Z [1] = \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [2];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [19] };
  assign \CPU.registerFile[19]_LUT4_A_5_Z [1] = mem_rdata[23];
  assign \CPU.registerFile[11]_LUT4_A_14_Z [3:2] = mem_rdata[24:23];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [20] };
  assign \CPU.registerFile[19]_LUT4_A_13_Z [4] = mem_rdata[18];
  assign \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z [1:0] = \CPU.instr [11:10];
  assign \CPU.registerFile[3]_LUT4_A_12_Z [2] = mem_rdata[23];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_A [3] = mem_rdata[21];
  assign { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [5:3], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [0] } = { \CPU.funct3Is [0], \CPU.isLUI_LUT4_Z_C_LUT4_C_D [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2], \CPU.aluMinus [30] };
  assign { \CPU.registerFile[8]_LUT4_B_12_Z [4:3], \CPU.registerFile[8]_LUT4_B_12_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [17], \CPU.registerFile[9] [17] };
  assign \CPU.registerFile[3]_LUT4_A_31_Z [4] = mem_rdata[18];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[1]_LUT4_B_5_Z [4:3] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.registerFile[3]_LUT4_B_2_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign { \CPU.registerFile[24]_LUT4_B_9_Z [4:3], \CPU.registerFile[24]_LUT4_B_9_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[29] [24], \CPU.registerFile[25] [24] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [23] };
  assign \CPU.registerFile[11]_LUT4_A_13_Z [2] = mem_rdata[23];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [24] };
  assign \CPU.registerFile[3]_LUT4_B_2_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[16]_LUT4_A_28_Z [3] = mem_rdata[18];
  assign { \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D [3], \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_D_LUT4_Z_D [1:0] } = { \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [1], resetn, \mapped_spi_flash.clk_div_LUT4_C_Z [2] };
  assign \CPU.isLUI_LUT4_Z_C_LUT4_C_D [4:0] = { \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1], \CPU.rs1 [20], \CPU.aluIn2 [20], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [0], \CPU.aluMinus [21] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20_C [3:1] = \CPU.cycles [12:10];
  assign { \CPU.registerFile[8]_LUT4_B_31_Z [4:3], \CPU.registerFile[8]_LUT4_B_31_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [24], \CPU.registerFile[9] [24] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [25] };
  assign \CPU.registerFile[19]_LUT4_A_4_Z [4] = mem_rdata[23];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23_C [3:1] = \CPU.cycles [9:7];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [26] };
  assign \CPU.registerFile[0]_LUT4_A_25_Z [3] = mem_rdata[18];
  assign \CPU.registerFile[24]_LUT4_B_3_Z [3:2] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_B [4:3] = { mem_rdata[16], mem_rdata[19] };
  assign \CPU.aluMinus_LUT4_Z_7_C [1] = \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1];
  assign \CPU.registerFile[17]_LUT4_B_4_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [27] };
  assign \CPU.registerFile[24]_LUT4_B_3_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_C [3:1] = \CPU.cycles [6:4];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_B [2] = mem_rdata[24];
  assign \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [3:2] = { \CPU.rs1 [20], \CPU.aluIn2 [20] };
  assign { \CPU.registerFile[26]_LUT4_B_24_Z [4:3], \CPU.registerFile[26]_LUT4_B_24_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [25], \CPU.registerFile[30] [25] };
  assign { \CPU.registerFile[1]_LUT4_B_4_Z [4:3], \CPU.registerFile[1]_LUT4_B_4_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[4] [18], \CPU.registerFile[0] [18] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [28] };
  assign \CPU.registerFile[25]_LUT4_A_29_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[8]_LUT4_A_1_Z [3] = mem_rdata[23];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [29] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI [2:1] = { resetn, \mapped_spi_flash.cmd_addr [30] };
  assign { \CPU.registerFile[24]_LUT4_B_2_Z [4:3], \CPU.registerFile[24]_LUT4_B_2_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[29] [18], \CPU.registerFile[25] [18] };
  assign \CPU.aluOut_LUT4_Z_4_B [3] = \CPU.isALU ;
  assign \CPU.registerFile[10]_LUT4_A_36_Z [2] = mem_rdata[16];
  assign { \CPU.registerFile[16]_LUT4_B_3_Z [4:3], \CPU.registerFile[16]_LUT4_B_3_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[21] [18], \CPU.registerFile[17] [18] };
  assign \CPU.registerFile[25]_LUT4_B_2_Z_PFUMX_ALUT_Z [4:3] = mem_rdata[24:23];
  assign spi_mosi_TRELLIS_FF_Q_DI[2:1] = { resetn, spi_mosi };
  assign \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [2:1] = { \CPU.isALU , \CPU.funct3Is [0] };
  assign \CPU.registerFile[9]_LUT4_A_9_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[27]_LUT4_A_3_Z [3:2] = mem_rdata[24:23];
  assign \CPU.registerFile[9]_LUT4_A_9_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.registerFile[19]_LUT4_A_3_Z [1] = mem_rdata[23];
  assign \CPU.registerFile[11]_LUT4_A_12_Z [3:2] = mem_rdata[24:23];
  assign \CPU.registerFile[20]_LUT4_A_24_Z [4] = mem_rdata[15];
  assign \CPU.aluOut_LUT4_Z_6_C [2] = \CPU.isALU ;
  assign \CPU.registerFile[3]_LUT4_A_11_Z [2] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_A [3] = mem_rdata[21];
  assign \CPU.aluOut_LUT4_Z_7_C [2] = \CPU.isALU ;
  assign { \CPU.registerFile[8]_LUT4_B_11_Z [4:3], \CPU.registerFile[8]_LUT4_B_11_Z [1:0] } = { mem_rdata[22:21], \CPU.registerFile[14] [19], \CPU.registerFile[12] [19] };
  assign { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [6:5], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [3:0] } = { \CPU.isLUI_LUT4_Z_C_LUT4_C_D [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2:1], \CPU.aluMinus [31] };
  assign \CPU.registerFile[13]_LUT4_A_Z [3] = mem_rdata[20];
  assign \CPU.registerFile[2]_LUT4_A_30_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[26]_LUT4_A_2_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[25]_LUT4_A_10_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[26]_LUT4_A_2_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign { \CPU.registerFile[17]_LUT4_B_2_Z [4:3], \CPU.registerFile[17]_LUT4_B_2_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[20] [19], \CPU.registerFile[16] [19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[18]_LUT4_A_2_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[2]_LUT4_B_1_Z [4:3], \CPU.registerFile[2]_LUT4_B_1_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[7] [19], \CPU.registerFile[3] [19] };
  assign \CPU.registerFile[0]_LUT4_A_8_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z_B [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [3:2] = { \CPU.rs1 [28], \CPU.aluIn2 [28] };
  assign { \CPU.registerFile[8]_LUT4_B_10_Z [4:3], \CPU.registerFile[8]_LUT4_B_10_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [20], \CPU.registerFile[9] [20] };
  assign { \CPU.registerFile[0]_LUT4_B_13_Z [4:3], \CPU.registerFile[0]_LUT4_B_13_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[5] [26], \CPU.registerFile[1] [26] };
  assign \CPU.registerFile[1]_LUT4_B_3_Z [4:3] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C [3:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D [2], \CPU.rs1 [25], \CPU.aluIn2 [25] };
  assign \CPU.registerFile[3]_LUT4_B_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \CPU.registerFile[3]_LUT4_A_29_Z [3] = mem_rdata[16];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [1] = \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0];
  assign \CPU.registerFile[11]_LUT4_A_11_Z [2] = mem_rdata[23];
  assign \CPU.registerFile[3]_LUT4_B_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [4:3] = { \mapped_spi_flash.state [3], \mapped_spi_flash.clk_div  };
  assign \CPU.registerFile[16]_LUT4_A_26_Z [2] = mem_rdata[16];
  assign { \CPU.PCplusImm_LUT4_Z_5_B [6], \CPU.PCplusImm_LUT4_Z_5_B [4:1] } = { \CPU.PC [14], \CPU.PC [15], \CPU.PC [16], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1] };
  assign \CPU.registerFile[19]_LUT4_A_1_Z [4] = mem_rdata[23];
  assign \CPU.registerFile[18]_LUT4_A_12_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[24]_LUT4_B_1_Z [3:2] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.registerFile[17]_LUT4_B_1_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \CPU.registerFile[24]_LUT4_B_1_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_B [2] = mem_rdata[24];
  assign \CPU.aluOut_LUT4_Z_14_C [2] = \CPU.isALU ;
  assign \CPU.registerFile[16]_LUT4_A_26_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign { \CPU.registerFile[26]_LUT4_B_8_Z [4:3], \CPU.registerFile[26]_LUT4_B_8_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [21], \CPU.registerFile[30] [21] };
  assign \CPU.registerFile[25]_LUT4_A_9_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_9_Z [4:3], \CPU.registerFile[8]_LUT4_B_9_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [21], \CPU.registerFile[9] [21] };
  assign \CPU.registerFile[10]_LUT4_A_10_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[20]_LUT4_A_9_Z [4] = mem_rdata[20];
  assign { \CPU.registerFile[26]_LUT4_B_23_Z [4:3], \CPU.registerFile[26]_LUT4_B_23_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [26], \CPU.registerFile[30] [26] };
  assign { \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 [5], \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 [3:0] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [4], \CPU.isALU , \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2:0] };
  assign \mult1.mult1.count_TRELLIS_FF_Q_CE [0] = \mult1.mult1.state [2];
  assign \CPU.registerFile[0]_LUT4_A_7_Z [4] = mem_rdata[21];
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_C_Z [2:0] = { \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z [2], \mapped_spi_flash.state [0], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.registerFile[25]_LUT4_A_28_Z [3] = mem_rdata[16];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C [1:0] = { \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [5], \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [6] };
  assign { \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z [3], \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_C_Z_PFUMX_ALUT_Z [1:0] } = { resetn, \mapped_spi_flash.state [1], \mapped_spi_flash.state [2] };
  assign { \CPU.registerFile[0]_LUT4_B_2_Z [4:3], \CPU.registerFile[0]_LUT4_B_2_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[5] [22], \CPU.registerFile[1] [22] };
  assign { \CPU.registerFile[8]_LUT4_B_30_Z [4:3], \CPU.registerFile[8]_LUT4_B_30_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [26], \CPU.registerFile[9] [26] };
  assign { \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [4:3], \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [1:0] } = { \mapped_spi_flash.state [1], \mapped_spi_flash.clk_div , \mapped_spi_flash.state [2], \mapped_spi_flash.rstrb  };
  assign \CPU.registerFile[2]_LUT4_A_9_Z [3] = mem_rdata[21];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D [1:0] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C [0], \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [4] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_B [2:1] = { \CPU.LTU_LUT4_Z_B [2], \CPU.LTU_LUT4_Z_B [0] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_A [4:1] = { \CPU.aluIn2 [22], \CPU.rs1 [22], \CPU.rs1 [23], \CPU.aluIn2 [23] };
  assign \CPU.registerFile[10]_LUT4_A_35_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[20]_LUT4_A_8_Z [4] = mem_rdata[20];
  assign \CPU.aluMinus_LUT4_Z_10_C [4:1] = { \CPU.aluIn2 [18], \CPU.rs1 [18], \CPU.rs1 [19], \CPU.aluIn2 [19] };
  assign \CPU.registerFile[2]_LUT4_A_9_Z_LUT4_A_Z [2] = mem_rdata[24];
  assign \CPU.aluOut_LUT4_Z_13_D [3] = \CPU.isALU ;
  assign { \CPU.registerFile[26]_LUT4_B_7_Z [4:3], \CPU.registerFile[26]_LUT4_B_7_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [22], \CPU.registerFile[30] [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C_LUT4_B_Z [3:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [3:2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_C_LUT4_D_Z [0] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C [1] = \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [1];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_19_C [2:1] = { \CPU.aluIn2 [7], \CPU.rs1 [7] };
  assign \CPU.registerFile[25]_LUT4_A_8_Z [3] = mem_rdata[21];
  assign \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z [1:0] = { \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2], \mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2] };
  assign { \CPU.registerFile[8]_LUT4_B_8_Z [4:3], \CPU.registerFile[8]_LUT4_B_8_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [22], \CPU.registerFile[9] [22] };
  assign { \CPU.registerFile[1]_LUT4_B_12_Z [4:3], \CPU.registerFile[1]_LUT4_B_12_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[4] [27], \CPU.registerFile[0] [27] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D [1:0] = { \CPU.aluPlus_LUT4_Z_4_D [4], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4] };
  assign \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B [4:1] = { \mult1.mult1.state [2], \mult1.mult1.state [0], \mult1.mult1.state [1], \mult1.init  };
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D [1:0] = \mapped_spi_flash.snd_bitcount [4:3];
  assign \CPU.registerFile[10]_LUT4_A_9_Z [3] = mem_rdata[21];
  assign { \CPU.PCplusImm_LUT4_Z_1_B [4], \CPU.PCplusImm_LUT4_Z_1_B [2] } = \CPU.PC [21:20];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[8]_LUT4_A_6_Z [3] = mem_rdata[18];
  assign { \CPU.registerFile[8]_LUT4_B_7_Z [4:3], \CPU.registerFile[8]_LUT4_B_7_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [23], \CPU.registerFile[9] [23] };
  assign \CPU.aluOut_LUT4_Z_29_C [2] = \CPU.isALU ;
  assign \CPU.registerFile[1]_LUT4_B_1_Z [2] = mem_rdata[20];
  assign \CPU.registerFile[1]_LUT4_B_1_Z_LUT4_B_Z [3:2] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[24]_LUT4_B_Z [3:2] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.registerFile[17]_LUT4_B_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \CPU.registerFile[24]_LUT4_B_Z_LUT4_A_Z [2] = mem_rdata[24];
  assign \CPU.registerFile[3]_LUT4_B_7_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \mapped_spi_flash.rbusy_TRELLIS_FF_Q_CE [1] = resetn;
  assign \CPU.isLUI_LUT4_Z_C [1] = \CPU.instr [5];
  assign \CPU.registerFile[27]_LUT4_A_Z [3:2] = mem_rdata[24:23];
  assign \CPU.registerFile[11]_LUT4_A_34_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[3]_LUT4_B_7_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[19]_LUT4_A_Z [1] = mem_rdata[23];
  assign \CPU.registerFile[11]_LUT4_A_8_Z [3:2] = mem_rdata[24:23];
  assign \CPU.registerFile[3]_LUT4_A_8_Z [2] = mem_rdata[23];
  assign { \CPU.aluPlus_LUT4_Z_4_D [5], \CPU.aluPlus_LUT4_Z_4_D [3], \CPU.aluPlus_LUT4_Z_4_D [1:0] } = { \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1:0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_A [3] = mem_rdata[21];
  assign \CPU.registerFile[19]_LUT4_A_11_Z [4] = mem_rdata[18];
  assign { \CPU.registerFile[26]_LUT4_B_6_Z [4:3], \CPU.registerFile[26]_LUT4_B_6_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [24], \CPU.registerFile[30] [24] };
  assign \CPU.registerFile[25]_LUT4_A_7_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_6_Z [4:3], \CPU.registerFile[8]_LUT4_B_6_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [24], \CPU.registerFile[9] [24] };
  assign \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD [5:0] = { \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [3:0] };
  assign \CPU.registerFile[10]_LUT4_A_7_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[20]_LUT4_A_7_Z [4] = mem_rdata[20];
  assign { \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [4], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [2] } = \CPU.PC [16:15];
  assign { \CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [6:5], \CPU.aluMinus_LUT4_Z_9_D_LUT4_B_Z [3:0] } = { \CPU.aluMinus_LUT4_Z_9_D [6], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z  };
  assign \CPU.registerFile[2]_LUT4_A_7_Z [4] = mem_rdata[21];
  assign { \CPU.registerFile[24]_LUT4_B_8_Z [4:3], \CPU.registerFile[24]_LUT4_B_8_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[29] [27], \CPU.registerFile[25] [27] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.registerFile[26]_LUT4_B_5_Z [4:3], \CPU.registerFile[26]_LUT4_B_5_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [25], \CPU.registerFile[30] [25] };
  assign \CPU.registerFile[25]_LUT4_A_6_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_5_Z [4:3], \CPU.registerFile[8]_LUT4_B_5_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [25], \CPU.registerFile[9] [25] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_B [2] = mem_rdata[19];
  assign \CPU.registerFile[10]_LUT4_A_6_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[16]_LUT4_B_10_Z [4:3], \CPU.registerFile[16]_LUT4_B_10_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[21] [27], \CPU.registerFile[17] [27] };
  assign \CPU.aluPlus_LUT4_Z_12_B [3:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2:1] };
  assign \per_uart.uart0.tx_wr_LUT4_D_Z [2:0] = { \per_uart.uart0.txd_reg [1:0], \per_uart.d_in_uart [0] };
  assign \CPU.registerFile[20]_LUT4_A_6_Z [4] = mem_rdata[20];
  assign \CPU.registerFile[2]_LUT4_A_6_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.registerFile[25]_LUT4_B_8_Z_PFUMX_ALUT_Z [4:3] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[24]_LUT4_B_16_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[17]_LUT4_B_18_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign { \CPU.aluPlus_LUT4_Z_13_C [5:3], \CPU.aluPlus_LUT4_Z_13_C [1:0] } = { \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2:0] };
  assign \CPU.registerFile[28]_LUT4_A_Z [4] = mem_rdata[20];
  assign \CPU.registerFile[20]_LUT4_A_5_Z [4] = mem_rdata[20];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B_LUT4_Z_B [2] = mem_rdata[23];
  assign { \CPU.registerFile[0]_LUT4_B_Z [4:3], \CPU.registerFile[0]_LUT4_B_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[5] [26], \CPU.registerFile[1] [26] };
  assign { \CPU.registerFile[26]_LUT4_B_22_Z [4:3], \CPU.registerFile[26]_LUT4_B_22_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [28], \CPU.registerFile[30] [28] };
  assign \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [3] = \CPU.isALU ;
  assign { \CPU.PCplusImm_LUT4_Z_3_B [6], \CPU.PCplusImm_LUT4_Z_3_B [4:1] } = { \CPU.PC [17], \CPU.PC [18], \CPU.PC [19], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1] };
  assign \CPU.registerFile[2]_LUT4_A_5_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[25]_LUT4_A_27_Z [3] = mem_rdata[16];
  assign \CPU.aluPlus_LUT4_Z_17_C [5:2] = { \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5_C [4:1] = \CPU.cycles [28:25];
  assign \CPU.registerFile[9]_LUT4_A_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z_B [4:3] = mem_rdata[24:23];
  assign { \CPU.registerFile[18]_LUT4_B_1_Z [4:3], \CPU.registerFile[18]_LUT4_B_1_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[23] [27], \CPU.registerFile[22] [27] };
  assign { \CPU.aluPlus_LUT4_Z_20_D [3:2], \CPU.aluPlus_LUT4_Z_20_D [0] } = { \CPU.aluPlus_LUT4_Z_20_C [3:2], \CPU.aluPlus_LUT4_Z_20_C [0] };
  assign \CPU.registerFile[20]_LUT4_A_4_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_4_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[1]_LUT4_A_4_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_4_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign { \CPU.registerFile[26]_LUT4_B_4_Z [4:3], \CPU.registerFile[26]_LUT4_B_4_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [27], \CPU.registerFile[30] [27] };
  assign \CPU.registerFile[24]_LUT4_A_4_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_4_Z [4:3], \CPU.registerFile[8]_LUT4_B_4_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [27], \CPU.registerFile[9] [27] };
  assign { \CPU.registerFile[8]_LUT4_B_29_Z [4:3], \CPU.registerFile[8]_LUT4_B_29_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [28], \CPU.registerFile[9] [28] };
  assign \CPU.registerFile[19]_LUT4_A_25_Z [4] = mem_rdata[18];
  assign \CPU.registerFile[10]_LUT4_A_4_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[10]_LUT4_A_33_Z [3] = mem_rdata[16];
  assign \CPU.PCplusImm_LUT4_Z_13_C [1:0] = { \CPU.PC [3], \CPU.PCplusImm_LUT4_Z_15_C [2] };
  assign { \CPU.registerFile[26]_LUT4_B_3_Z [4:3], \CPU.registerFile[26]_LUT4_B_3_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [28], \CPU.registerFile[30] [28] };
  assign \CPU.registerFile[25]_LUT4_A_3_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_3_Z [4:3], \CPU.registerFile[8]_LUT4_B_3_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [28], \CPU.registerFile[9] [28] };
  assign \CPU.registerFile[20]_LUT4_A_23_Z [4] = mem_rdata[15];
  assign \CPU.PCplusImm_LUT4_Z_12_B [2:1] = { \CPU.PC [4], \CPU.PCplusImm_LUT4_Z_15_C [3] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C [2:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [4], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z [1] };
  assign \CPU.registerFile[10]_LUT4_A_3_Z [3] = mem_rdata[21];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_C [3:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [1], \CPU.rs1 [28], \CPU.aluIn2 [28] };
  assign \mult1.init_LUT4_B_1_Z_PFUMX_BLUT_Z [1:0] = { \mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [2], \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_B [4:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5], \CPU.rs1 [30], \CPU.aluIn2 [30], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [3] };
  assign \CPU.registerFile[2]_LUT4_A_28_Z [4] = mem_rdata[16];
  assign \per_uart.uart0.uart_rxd2_LUT4_B_D [3:0] = { \per_uart.uart0.tx_count16 [3:2], \per_uart.uart0.tx_count16 [0], \per_uart.uart0.tx_count16 [1] };
  assign \CPU.registerFile[20]_LUT4_A_3_Z [4] = mem_rdata[20];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign { \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [3:2], \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [0] } = { \per_uart.uart0.tx_bitcount [1], \per_uart.uart0.tx_wr_LUT4_A_C [4], \per_uart.uart0.tx_wr_LUT4_D_Z [3] };
  assign \CPU.registerFile[2]_LUT4_A_3_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[24]_LUT4_B_16_Z [3:2] = { mem_rdata[18], mem_rdata[15] };
  assign { \CPU.registerFile[24]_LUT4_B_7_Z [4:3], \CPU.registerFile[24]_LUT4_B_7_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[29] [29], \CPU.registerFile[25] [29] };
  assign { \CPU.registerFile[18]_LUT4_B_Z [4:3], \CPU.registerFile[18]_LUT4_B_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[23] [29], \CPU.registerFile[22] [29] };
  assign \CPU.registerFile[16]_LUT4_A_24_Z [3] = mem_rdata[18];
  assign \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_A [3:2] = { \per_uart.uart0.tx_bitcount [3], \per_uart.uart0.tx_wr_LUT4_A_D [3] };
  assign \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C [0] = \mult1.mult1.B [3];
  assign \CPU.registerFile[20]_LUT4_A_2_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_28_Z [4:3], \CPU.registerFile[8]_LUT4_B_28_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [29], \CPU.registerFile[9] [29] };
  assign \CPU.registerFile[3]_LUT4_B_15_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[3]_LUT4_A_2_Z [2] = mem_rdata[21];
  assign { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B [3], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_B [1:0] } = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C [0], \CPU.rs1 [25], \CPU.aluIn2 [25] };
  assign \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_1_D [2:0] = { \mult1.mult1.B [4], \mult1.mult1.B [1], \mult1.mult1.B [2] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_4_C [3:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4], \CPU.rs1 [26], \CPU.aluIn2 [26] };
  assign \CPU.registerFile[3]_LUT4_B_15_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \CPU.registerFile[0]_LUT4_A_22_Z [3] = mem_rdata[18];
  assign \CPU.registerFile[1]_LUT4_A_2_Z [2] = mem_rdata[21];
  assign \per_uart.uart0.tx_wr_LUT4_D_Z_LUT4_Z_B [1] = \per_uart.uart0.txd_reg [0];
  assign \CPU.registerFile[3]_LUT4_A_2_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign \CPU.registerFile[0]_LUT4_A_22_Z_LUT4_A_Z [2] = mem_rdata[19];
  assign { \CPU.registerFile[26]_LUT4_B_2_Z [4:3], \CPU.registerFile[26]_LUT4_B_2_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [29], \CPU.registerFile[30] [29] };
  assign { \CPU.PCplusImm_LUT4_Z_B [4], \CPU.PCplusImm_LUT4_Z_B [2] } = \CPU.PC [23:22];
  assign { \CPU.registerFile[19]_LUT4_B_Z [4:3], \CPU.registerFile[19]_LUT4_B_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[22] [29], \CPU.registerFile[18] [29] };
  assign \CPU.registerFile[24]_LUT4_A_2_Z [3] = mem_rdata[21];
  assign \CPU.aluPlus_LUT4_Z_10_B [2:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5], \CPU.aluPlus_LUT4_Z_12_B [5] };
  assign \CPU.registerFile[1]_LUT4_B_22_Z [4:3] = { mem_rdata[18], mem_rdata[15] };
  assign { \CPU.registerFile[8]_LUT4_B_2_Z [4:3], \CPU.registerFile[8]_LUT4_B_2_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [29], \CPU.registerFile[9] [29] };
  assign \CPU.registerFile[27]_LUT4_A_10_Z [3] = mem_rdata[18];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_10_C [2:1] = { \CPU.aluIn2 [20], \CPU.rs1 [20] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_9_C [2:1] = { \CPU.aluIn2 [21], \CPU.rs1 [21] };
  assign \CPU.registerFile[10]_LUT4_A_2_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_8_C [3:1] = { \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4], \CPU.aluIn2 [22], \CPU.rs1 [22] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D [1:0] = { \CPU.aluShamt [4], \CPU.aluIn2 [4] };
  assign { \CPU.registerFile[26]_LUT4_B_1_Z [4:3], \CPU.registerFile[26]_LUT4_B_1_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [30], \CPU.registerFile[30] [30] };
  assign \CPU.registerFile[3]_LUT4_A_27_Z [4] = mem_rdata[18];
  assign \CPU.registerFile[25]_LUT4_A_1_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[8]_LUT4_B_43_Z [4:3], \CPU.registerFile[8]_LUT4_B_43_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [7], \CPU.registerFile[9] [7] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z_D [4:3] = { mem_rdata[16], mem_rdata[19] };
  assign { \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [4], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [2] } = \CPU.PC [10:9];
  assign { \CPU.registerFile[8]_LUT4_B_1_Z [4:3], \CPU.registerFile[8]_LUT4_B_1_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [30], \CPU.registerFile[9] [30] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B [4:3] = mem_rdata[19:18];
  assign \CPU.registerFile[10]_LUT4_A_1_Z [3] = mem_rdata[21];
  assign { \CPU.registerFile[26]_LUT4_B_21_Z [4:3], \CPU.registerFile[26]_LUT4_B_21_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [30], \CPU.registerFile[30] [30] };
  assign \CPU.registerFile[9]_LUT4_A_13_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_A_26_Z [3] = mem_rdata[16];
  assign \CPU.writeBack_LUT4_C_1_D_LUT4_Z_D [1:0] = { \CPU.instr [7], \CPU.instr [8] };
  assign \CPU.registerFile[20]_LUT4_A_1_Z [4] = mem_rdata[20];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z [3:1] = { \CPU.aluMinus_LUT4_Z_9_D [6], \CPU.aluIn2 [18], \CPU.rs1 [18] };
  assign \CPU.isALU_LUT4_Z_C [3:1] = { \CPU.instr [5:4], \CPU.instr [6] };
  assign { \CPU.registerFile[8]_LUT4_B_27_Z [4:3], \CPU.registerFile[8]_LUT4_B_27_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [30], \CPU.registerFile[9] [30] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z_B [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[11]_LUT4_A_53_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[2]_LUT4_A_1_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[9]_LUT4_A_12_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.registerFile[25]_LUT4_A_37_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_31_Z [4:3], \CPU.registerFile[26]_LUT4_B_31_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [13], \CPU.registerFile[30] [13] };
  assign { \CPU.registerFile[26]_LUT4_B_Z [4:3], \CPU.registerFile[26]_LUT4_B_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [31], \CPU.registerFile[30] [31] };
  assign \CPU.registerFile[2]_LUT4_A_40_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[10]_LUT4_A_31_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.aluOut_LUT4_Z_9_D [4] = \CPU.isALU ;
  assign { \CPU.registerFile[8]_LUT4_B_Z [4:3], \CPU.registerFile[8]_LUT4_B_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [31], \CPU.registerFile[9] [31] };
  assign { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C [3:2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C [0] } = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [1], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z [2], \CPU.aluPlus_LUT4_Z_13_C [6] };
  assign \CPU.registerFile[10]_LUT4_A_48_Z [2] = mem_rdata[16];
  assign { \CPU.registerFile[0]_LUT4_B_20_Z [4:3], \CPU.registerFile[0]_LUT4_B_20_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[5] [10], \CPU.registerFile[1] [10] };
  assign \CPU.registerFile[10]_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[2]_LUT4_A_39_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[20]_LUT4_A_22_Z [4] = mem_rdata[15];
  assign \CPU.registerFile[20]_LUT4_A_Z [4] = mem_rdata[20];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z_B_LUT4_Z_B [2] = mem_rdata[18];
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_13_B [4:1] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5:4], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [3] };
  assign \CPU.registerFile[20]_LUT4_A_30_Z [4] = mem_rdata[15];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_B [2] = mem_rdata[19];
  assign \CPU.registerFile[9]_LUT4_A_12_Z [2] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z_D [4:3] = mem_rdata[19:18];
  assign \CPU.registerFile[2]_LUT4_A_Z [4] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[25]_LUT4_A_36_Z [4] = mem_rdata[16];
  assign { \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [5], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [3:0] } = \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z ;
  assign \CPU.registerFile[2]_LUT4_A_26_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_B_15_Z_PFUMX_ALUT_Z [4:3] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[18]_LUT4_A_20_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[19]_LUT4_A_24_Z [4] = mem_rdata[18];
  assign \CPU.LTU_LUT4_Z_B [1] = \CPU.aluMinus_LUT4_Z_10_C_LUT4_A_Z_PFUMX_ALUT_Z [0];
  assign { \CPU.registerFile[17]_LUT4_B_13_Z [4:3], \CPU.registerFile[17]_LUT4_B_13_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[20] [14], \CPU.registerFile[16] [14] };
  assign \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [6:4] = { \CPU.instr [12], \CPU.instr [14:13] };
  assign { \CPU.registerFile[2]_LUT4_B_6_Z [4:3], \CPU.registerFile[2]_LUT4_B_6_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[7] [31], \CPU.registerFile[3] [31] };
  assign \CPU.registerFile[28]_LUT4_A_2_Z [4] = mem_rdata[15];
  assign \CPU.registerFile[0]_LUT4_A_31_Z_LUT4_A_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[8]_LUT4_A_9_Z [4] = mem_rdata[16];
  assign \CPU.registerFile[0]_LUT4_A_20_Z [3] = mem_rdata[16];
  assign \CPU.isBranch_LUT4_D_A [4:3] = { \CPU.isJAL , \CPU.isBranch  };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_16_B [4:1] = { \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5], \CPU.rs1 [10], \CPU.aluIn2 [10], \CPU.aluPlus_LUT4_Z_13_C_LUT4_D_3_Z [0] };
  assign \CPU.LTU_LUT4_Z_B_LUT4_Z_1_C [1:0] = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [2], \CPU.LTU_LUT4_Z_B_LUT4_Z_C [0] };
  assign \CPU.aluPlus_LUT4_Z_5_C [1] = \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [1] };
  assign \CPU.registerFile[0]_LUT4_A_31_Z [3] = mem_rdata[16];
  assign \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C_LUT4_Z_1_C_LUT4_Z_D [2:0] = { \mult1.mult1.B [15], \mult1.mult1.B [13], \mult1.mult1.B [14] };
  assign \CPU.registerFile[9]_LUT4_A_7_Z [4] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z_B [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[20]_LUT4_A_29_Z [4] = mem_rdata[15];
  assign \CPU.registerFile[0]_LUT4_A_20_Z_LUT4_A_Z [2] = mem_rdata[18];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [2] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [3] };
  assign { \CPU.registerFile[17]_LUT4_B_9_Z [4:3], \CPU.registerFile[17]_LUT4_B_9_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[20] [31], \CPU.registerFile[16] [31] };
  assign { \CPU.registerFile[2]_LUT4_B_10_Z [4:3], \CPU.registerFile[2]_LUT4_B_10_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[7] [14], \CPU.registerFile[3] [14] };
  assign \CPU.registerFile[18]_LUT4_A_23_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[16]_LUT4_B_17_Z [4:3], \CPU.registerFile[16]_LUT4_B_17_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[21] [8], \CPU.registerFile[17] [8] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [4] };
  assign \CPU.registerFile[26]_LUT4_A_19_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.registerFile[18]_LUT4_A_10_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_A_39_Z [2] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_39_Z [4:3], \CPU.registerFile[8]_LUT4_B_39_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [15], \CPU.registerFile[9] [15] };
  assign { \CPU.registerFile[24]_LUT4_B_15_Z [4:3], \CPU.registerFile[24]_LUT4_B_15_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[29] [8], \CPU.registerFile[25] [8] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [5] };
  assign \CPU.registerFile[26]_LUT4_A_19_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[27]_LUT4_A_9_Z [4] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D [4:3] = mem_rdata[19:18];
  assign \CPU.registerFile[13]_LUT4_A_2_Z [3] = mem_rdata[15];
  assign \CPU.registerFile[1]_LUT4_B_17_Z [4:3] = { mem_rdata[18], mem_rdata[15] };
  assign { \CPU.registerFile[0]_LUT4_B_11_Z [4:3], \CPU.registerFile[0]_LUT4_B_11_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[5] [0], \CPU.registerFile[1] [0] };
  assign \CPU.registerFile[3]_LUT4_B_14_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_42_Z [4:3], \CPU.registerFile[8]_LUT4_B_42_Z [1:0] } = { mem_rdata[17:16], \CPU.registerFile[14] [9], \CPU.registerFile[12] [9] };
  assign \CPU.registerFile[2]_LUT4_A_25_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[8]_LUT4_A_12_Z [3] = mem_rdata[18];
  assign \CPU.registerFile[3]_LUT4_B_9_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign { \CPU.registerFile[1]_LUT4_B_21_Z [4:3], \CPU.registerFile[1]_LUT4_B_21_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[4] [8], \CPU.registerFile[0] [8] };
  assign \CPU.registerFile[0]_LUT4_A_33_Z [3] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign { \CPU.registerFile[2]_LUT4_B_13_Z [4:3], \CPU.registerFile[2]_LUT4_B_13_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[7] [9], \CPU.registerFile[3] [9] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [9] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \CPU.registerFile[20]_LUT4_A_36_Z [4] = mem_rdata[15];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [10] };
  assign \CPU.registerFile[20]_LUT4_A_21_Z [4] = mem_rdata[20];
  assign \CPU.registerFile[2]_LUT4_A_25_Z_LUT4_A_Z [2] = mem_rdata[24];
  assign \CPU.registerFile[10]_LUT4_A_60_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_20_Z [4:3], \CPU.registerFile[26]_LUT4_B_20_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [0], \CPU.registerFile[30] [0] };
  assign \CPU.registerFile[11]_LUT4_A_46_Z [2] = mem_rdata[18];
  assign \CPU.registerFile[3]_LUT4_B_9_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_49_Z [4:3], \CPU.registerFile[8]_LUT4_B_49_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [0], \CPU.registerFile[9] [0] };
  assign \CPU.registerFile[25]_LUT4_A_24_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[25]_LUT4_A_46_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_38_Z [4:3], \CPU.registerFile[26]_LUT4_B_38_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [0], \CPU.registerFile[30] [0] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [14] };
  assign \CPU.registerFile[11]_LUT4_A_52_Z [2] = mem_rdata[18];
  assign { \CPU.registerFile[8]_LUT4_B_26_Z [4:3], \CPU.registerFile[8]_LUT4_B_26_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [0], \CPU.registerFile[9] [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[2]_LUT4_A_47_Z [4] = mem_rdata[16];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [15] };
  assign \CPU.registerFile[25]_LUT4_A_41_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[10]_LUT4_A_29_Z [3] = mem_rdata[21];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_24_BLUT_LUT4_Z_D [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z_C [1:0] = { \mult1.B [0], \mult1.mult1.B [1] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [17] };
  assign { \CPU.registerFile[26]_LUT4_B_33_Z [4:3], \CPU.registerFile[26]_LUT4_B_33_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [5], \CPU.registerFile[30] [5] };
  assign { \CPU.registerFile[8]_LUT4_B_25_Z [4:3], \CPU.registerFile[8]_LUT4_B_25_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [1], \CPU.registerFile[9] [1] };
  assign \CPU.registerFile[19]_LUT4_A_19_Z [4] = mem_rdata[18];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [18] };
  assign \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A [2:1] = \mult1.mult1.count [3:2];
  assign \CPU.registerFile[3]_LUT4_B_14_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \mult1.mult1.state_LUT4_B_Z [0] = \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [29];
  assign \CPU.registerFile[1]_LUT4_B_10_Z [4:3] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z_D_LUT4_Z_B [2] = mem_rdata[19];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B_LUT4_Z_A [4:1] = \mult1.mult1.result [29:26];
  assign \CPU.registerFile[20]_LUT4_A_32_Z [4] = mem_rdata[15];
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [20] };
  assign { \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B [2], \mult1.mult1.state_LUT4_B_Z_LUT4_D_1_B [0] } = \mult1.mult1.result [30:29];
  assign \CPU.registerFile[3]_LUT4_B_5_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [21] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [22] };
  assign \CPU.registerFile[24]_LUT4_B_12_Z [3:2] = { mem_rdata[18], mem_rdata[15] };
  assign \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [3:1] = { \CPU.isJALR , \CPU.state [2], \CPU.aluPlus [23] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_13_B [6:1] = { \mult1.mult1.A [12], \mult1.mult1.result [12], \mult1.mult1.A [13], \mult1.mult1.A [14], \mult1.mult1.result [14:13] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_15_B [6:1] = { \mult1.mult1.A [9], \mult1.mult1.result [9], \mult1.mult1.A [10], \mult1.mult1.A [11], \mult1.mult1.result [11:10] };
  assign \CPU.registerFile[11]_LUT4_A_28_Z [2] = mem_rdata[23];
  assign \CPU.writeBackData_L6MUX21_Z_4_SD [5:0] = { \CPU.aluOut_LUT4_Z_14_C [3], \CPU.aluOut_LUT4_Z_14_C [4], \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD [5], \CPU.isALU , \CPU.aluOut_LUT4_Z_14_C [1:0] };
  assign \CPU.registerFile[3]_LUT4_B_5_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_17_B [2:1] = { \mult1.mult1.A [6], \mult1.mult1.result [6] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_18_B [2:1] = { \mult1.mult1.A [5], \mult1.mult1.result [5] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_19_B [2:1] = { \mult1.mult1.A [4], \mult1.mult1.result [4] };
  assign \CPU.registerFile[17]_LUT4_B_12_Z [3:2] = { mem_rdata[15], mem_rdata[18] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_20_B [2:1] = { \mult1.mult1.A [3], \mult1.mult1.result [3] };
  assign \CPU.registerFile[2]_LUT4_A_42_Z [4] = mem_rdata[16];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z_LUT4_Z_21_B [2:1] = { \mult1.mult1.A [2], \mult1.mult1.result [2] };
  assign \CPU.registerFile[24]_LUT4_B_12_Z_LUT4_A_Z [3] = mem_rdata[16];
  assign { \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [4], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [2] } = \CPU.PC [19:18];
  assign \CPU.registerFile[19]_LUT4_A_9_Z [4] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_B [2] = mem_rdata[19];
  assign \CPU.LTU_LUT4_Z_B_LUT4_Z_C [1] = \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_6_C_LUT4_Z_C [0];
  assign \CPU.registerFile[24]_LUT4_B_6_Z [3:2] = { mem_rdata[23], mem_rdata[20] };
  assign \CPU.registerFile[10]_LUT4_A_55_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_30_Z [4:3], \CPU.registerFile[26]_LUT4_B_30_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [16], \CPU.registerFile[30] [16] };
  assign \CPU.registerFile[17]_LUT4_B_8_Z [3:2] = { mem_rdata[20], mem_rdata[23] };
  assign \CPU.registerFile[24]_LUT4_B_6_Z_LUT4_A_Z [3] = mem_rdata[21];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_B [2] = mem_rdata[24];
  assign { \CPU.registerFile[8]_LUT4_B_45_Z [4:3], \CPU.registerFile[8]_LUT4_B_45_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [5], \CPU.registerFile[9] [5] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[24]_LUT4_A_45_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_37_Z [4:3], \CPU.registerFile[26]_LUT4_B_37_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [1], \CPU.registerFile[30] [1] };
  assign { \CPU.registerFile[26]_LUT4_B_19_Z [4:3], \CPU.registerFile[26]_LUT4_B_19_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [2], \CPU.registerFile[30] [2] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[24]_LUT4_A_35_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[3]_LUT4_A_46_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.registerFile[3]_LUT4_A_46_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[25]_LUT4_A_23_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[10]_LUT4_A_54_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_44_Z [4:3], \CPU.registerFile[8]_LUT4_B_44_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [6], \CPU.registerFile[9] [6] };
  assign \CPU.registerFile[1]_LUT4_A_38_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[10]_LUT4_A_27_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[20]_LUT4_A_35_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_38_Z [4:3], \CPU.registerFile[8]_LUT4_B_38_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [16], \CPU.registerFile[9] [16] };
  assign \CPU.registerFile[9]_LUT4_A_6_Z [2] = mem_rdata[21];
  assign \CPU.registerFile[9]_LUT4_A_6_Z_LUT4_B_Z [3] = mem_rdata[24];
  assign { \CPU.registerFile[18]_LUT4_B_6_Z [4:3], \CPU.registerFile[18]_LUT4_B_6_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[23] [1], \CPU.registerFile[22] [1] };
  assign \CPU.registerFile[24]_LUT4_A_40_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[10]_LUT4_A_59_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_48_Z [4:3], \CPU.registerFile[8]_LUT4_B_48_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [1], \CPU.registerFile[9] [1] };
  assign \CPU.aluOut_L6MUX21_Z_SD [1] = \CPU.funct3Is [0];
  assign \CPU.registerFile[10]_LUT4_A_45_Z [3] = mem_rdata[16];
  assign { \CPU.registerFile[26]_LUT4_B_32_Z [4:3], \CPU.registerFile[26]_LUT4_B_32_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[31] [6], \CPU.registerFile[30] [6] };
  assign \CPU.registerFile[20]_LUT4_A_20_Z [4] = mem_rdata[20];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_22_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[10]_LUT4_A_58_Z [3] = mem_rdata[16];
  assign \CPU.registerFile[3]_LUT4_A_41_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign { \CPU.registerFile[8]_LUT4_B_47_Z [4:3], \CPU.registerFile[8]_LUT4_B_47_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[13] [2], \CPU.registerFile[9] [2] };
  assign \CPU.registerFile[1]_LUT4_A_34_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[3]_LUT4_A_38_Z [2] = mem_rdata[16];
  assign \CPU.registerFile[2]_LUT4_A_24_Z [4] = mem_rdata[21];
  assign \CPU.registerFile[16]_LUT4_A_42_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_23_BLUT_LUT4_Z_B [4:3] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.registerFile[3]_LUT4_A_45_Z [3] = mem_rdata[16];
  assign { \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D_Z [2], \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_D_Z [0] } = \per_uart.uart0.enable16_counter [15:14];
  assign \CPU.registerFile[20]_LUT4_A_31_Z [3] = mem_rdata[16];
  assign \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C [2:0] = { \per_uart.uart0.enable16_counter [12], \per_uart.uart0.enable16_counter [13], \per_uart.uart0.enable16_counter [11] };
  assign \CPU.aluMinus_LUT4_Z_9_D [4:0] = { \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [3], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2:0] };
  assign \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D [0] = \per_uart.uart0.enable16_counter [10];
  assign \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D [2:0] = { \per_uart.uart0.enable16_counter [8], \per_uart.uart0.enable16_counter [9], \per_uart.uart0.enable16_counter [7] };
  assign \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_C_LUT4_C_Z_LUT4_Z_9_C [2:0] = { \per_uart.uart0.enable16_counter [6], \per_uart.uart0.enable16_counter [4], \per_uart.uart0.enable16_counter [5] };
  assign { \CPU.registerFile[18]_LUT4_B_5_Z [4:3], \CPU.registerFile[18]_LUT4_B_5_Z [1:0] } = { mem_rdata[17], mem_rdata[15], \CPU.registerFile[23] [6], \CPU.registerFile[22] [6] };
  assign { \CPU.registerFile[26]_LUT4_B_18_Z [4:3], \CPU.registerFile[26]_LUT4_B_18_Z [1:0] } = { mem_rdata[22], mem_rdata[20], \CPU.registerFile[31] [3], \CPU.registerFile[30] [3] };
  assign \CPU.registerFile[1]_LUT4_A_30_Z [2] = mem_rdata[16];
  assign { \CPU.registerFile[0]_LUT4_B_23_Z [4:3], \CPU.registerFile[0]_LUT4_B_23_Z [1:0] } = { mem_rdata[15], mem_rdata[17], \CPU.registerFile[5] [2], \CPU.registerFile[1] [2] };
  assign \CPU.registerFile[25]_LUT4_A_22_Z [3] = mem_rdata[21];
  assign \CPU.registerFile[3]_LUT4_A_41_Z [2] = mem_rdata[16];
  assign { \CPU.registerFile[8]_LUT4_B_24_Z [4:3], \CPU.registerFile[8]_LUT4_B_24_Z [1:0] } = { mem_rdata[20], mem_rdata[22], \CPU.registerFile[13] [3], \CPU.registerFile[9] [3] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_A [3:1] = \CPU.cycles [31:29];
  assign \per_uart.cs_LUT4_B_1_Z_PFUMX_C0_1_Z [2:0] = { \mult1.d_out [2], \mapped_spi_flash.rcv_data [26], \per_uart.d_out [2] };
  assign { \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [6], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [4:1] } = { \CPU.PC [5], \CPU.PC [6], \CPU.PC [7], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1] };
  assign \CPU.registerFile[10]_LUT4_A_26_Z [3] = mem_rdata[21];
  assign \CPU.aluOut_LUT4_Z_5_C [2] = \CPU.isALU ;
  assign \CPU.registerFile[19]_LUT4_A_18_Z [4] = mem_rdata[16];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_21_BLUT_LUT4_Z_D [4:3] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.registerFile[3]_LUT4_A_38_Z_LUT4_B_Z [3] = mem_rdata[19];
  assign _002_ = \mapped_spi_flash.rstrb ;
  assign { \CPU.aluPlus_LUT4_Z_21_D [31:10], \CPU.aluPlus_LUT4_Z_21_D [8:3], \CPU.aluPlus_LUT4_Z_21_D [1:0] } = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2:1], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4], \CPU.aluPlus_LUT4_Z_4_D [6], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4], \CPU.aluPlus_LUT4_Z_4_D [4], \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2], \CPU.aluMinus_LUT4_Z_9_D [6], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2:1], \CPU.aluPlus_LUT4_Z_13_C [6], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5], \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2], \CPU.aluPlus_LUT4_Z_17_C [1], \CPU.aluPlus_LUT4_Z_20_C [3:2], \CPU.aluPlus_LUT4_Z_20_C [0], \CPU.aluPlus_LUT4_Z_22_C [0], \CPU.aluMinus [0] };
  assign { \CPU.aluPlus_LUT4_Z_21_C [30:22], \CPU.aluPlus_LUT4_Z_21_C [18], \CPU.aluPlus_LUT4_Z_21_C [15:14], \CPU.aluPlus_LUT4_Z_21_C [10:3], \CPU.aluPlus_LUT4_Z_21_C [0] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5], \CPU.aluPlus_LUT4_Z_4_D [2], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4], \CPU.aluMinus_LUT4_Z_9_D [5], \CPU.aluPlus_LUT4_Z_12_B [6:5], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1], \CPU.aluPlus_LUT4_Z_17_C [6], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1], \CPU.aluPlus_LUT4_Z_20_D [6:4], \CPU.aluPlus_LUT4_Z_22_D [0] };
  assign \CPU.aluIn2_LUT4_D_Z [32] = 1'h1;
  assign \CPU.LTU_LUT4_D_Z [31] = \CPU.LTU_LUT4_D_Z [32];
  assign \CPU.aluMinus_LUT4_D_Z [32] = 1'h1;
  assign { \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z_LUT4_A_Z [22], \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z_LUT4_A_Z [0] } = { 1'h0, \CPU.PC [2] };
  assign \CPU.PCplusImm_LUT4_Z_15_C [22:4] = { \CPU.PCplusImm_LUT4_Z_B [3], \CPU.PCplusImm_LUT4_Z_B [1], \CPU.PCplusImm_LUT4_Z_1_B [3], \CPU.PCplusImm_LUT4_Z_1_B [1], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1], \CPU.PCplusImm_LUT4_Z_3_B [5], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1], \CPU.PCplusImm_LUT4_Z_5_B [5], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1], \CPU.PCplusImm_LUT4_Z_7_B [5], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5] };
  assign \CPU.loadstore_addr_LUT4_Z_12_C [23:4] = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25], \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5] };
  assign \CPU.cycles_TRELLIS_FF_Q_31_DI [31:1] = \CPU.cycles [31:1];
  assign \CPU.cycles_TRELLIS_FF_Q_DI [0] = \CPU.cycles_TRELLIS_FF_Q_31_DI [0];
  assign { \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_Z [6], \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_Z [0] } = { 1'h0, \mapped_spi_flash.div_counter [0] };
  assign { \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [6], \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [0] } = { \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_Z [5], \mapped_spi_flash.div_counter_TRELLIS_FF_Q_5_DI [0] };
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D [31:16] = \mult1.mult1.result [31:16];
  assign \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [0] = \mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D [0];
  assign { \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [5], \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [0] } = { 1'h0, \mult1.mult1.count [0] };
  assign \mult1.mult1.count_TRELLIS_FF_Q_4_DI [5:1] = { 1'h0, \mult1.mult1.count [4:1] };
  assign _003_ = \CPU.instr [11:7];
  assign _004_ = \CPU.writeBackData ;
  assign \CPU.writeBack_LUT4_C_1_Z [30:0] = { \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31] };
  assign _005_ = { \CPU.cycles_TRELLIS_FF_Q_DI [31:1], \CPU.cycles_TRELLIS_FF_Q_31_DI [0] };
  assign _006_ = \CPU.instr [11:7];
  assign _007_ = \CPU.writeBackData ;
  assign _008_ = { \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31], \CPU.writeBack_LUT4_C_1_Z [31] };
  assign _009_ = \CPU.instr [11:7];
  assign _010_ = \CPU.writeBackData ;
  assign _011_ = 32'hxxxxxxxx;
  assign _012_ = { \CPU.aluPlus [31:1], \CPU.aluMinus [0] };
  assign \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z [0] = \CPU.aluMinus_LUT4_D_Z [0];
  assign _013_ = { \CPU.LTU , \CPU.aluMinus [31:0] };
  assign _014_ = { 7'h00, \CPU.PCplus4_LUT4_Z_5_C_LUT4_B_Z_LUT4_A_Z [21], \CPU.PCplus4 [23:2], \CPU.PC [1:0] };
  assign _015_ = { \CPU.PCplusImm [23:1], \CPU.PC [0] };
  assign _016_ = \CPU.loadstore_addr ;
  assign _017_ = { \CPU.cycles_TRELLIS_FF_Q_DI [31:1], \CPU.cycles_TRELLIS_FF_Q_31_DI [0] };
  assign _018_ = \CPU.isLUI_LUT4_Z_C_LUT4_C_D [5];
  assign _019_ = { \CPU.aluPlus_LUT4_Z_21_C [31], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_C0 [4], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [2], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD [5], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [3], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD [5], \CPU.aluPlus_LUT4_Z_4_D [2], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [1], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C [4], \CPU.aluPlus_LUT4_Z_21_C [21:19], \CPU.aluMinus_LUT4_Z_9_D [5], \CPU.aluPlus_LUT4_Z_21_C [17:16], \CPU.aluPlus_LUT4_Z_12_B [6:5], \CPU.aluPlus_LUT4_Z_21_C [13:11], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [4], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [1], \CPU.aluPlus_LUT4_Z_17_C [6], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [3], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [1], \CPU.aluPlus_LUT4_Z_20_D [6:4], \CPU.aluPlus_LUT4_Z_21_C [2:1], \CPU.aluPlus_LUT4_Z_22_D [0] };
  assign _020_ = \CPU.isBranch_LUT4_D_A [2];
  assign _021_ = \CPU.isBranch_LUT4_D_A [0];
  assign _022_ = \CPU.LOAD_sign ;
  assign _023_ = \CPU.writeBack ;
  assign _024_ = \mult1.wr ;
  assign _025_ = \CPU.mem_wmask ;
  assign _026_ = \CPU.aluWr ;
  assign _027_ = \CPU.needToWait_LUT4_Z_D_LUT4_A_C ;
  assign _028_ = \CPU.EQ ;
  assign _029_ = \CPU.mem_byteAccess ;
  assign _030_ = \CPU.funct3IsShift ;
  assign _031_ = \CPU.isLoad ;
  assign _032_ = \CPU.isALUimm ;
  assign _033_ = \CPU.isStore ;
  assign _034_ = \CPU.isALUreg ;
  assign _035_ = \CPU.isSYSTEM ;
  assign _036_ = \CPU.isJALR ;
  assign _037_ = \CPU.isLUI ;
  assign _038_ = \CPU.isAUIPC ;
  assign _039_ = \CPU.isBranch ;
  assign _040_ = { 8'h00, \CPU.PCplusImm [23:1], \CPU.PC [0] };
  assign _041_ = { 8'h00, \CPU.PCplus4 [23:2], \CPU.PC [1:0] };
  assign _042_ = \CPU.aluMinus_LUT4_Z_25_B_LUT4_D_Z_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_C_Z [0];
  assign _043_ = \CPU.LTU_LUT4_D_Z [32];
  assign _044_ = \mult1.mult1.reset ;
  assign _045_ = \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5];
  assign _046_ = \mapped_spi_flash.rbusy_LUT4_D_Z ;
  assign _047_ = 1'h1;
  assign _048_ = \CPU.aluIn2_LUT4_D_Z [31:0];
  assign { \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [30], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [27] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2], \CPU.aluOut_PFUMX_Z_C0 [0] };
  assign \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z [31:1] = { \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [31], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [29:28], \CPU.aluOut_PFUMX_Z_C0 [0], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [26:1] };
  assign \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z [20] = \CPU.aluOut_LUT4_Z_9_D [1];
  assign { \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [29], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [26], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [16], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_SD_Z [13] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [0], \CPU.aluOut_LUT4_Z_4_B [0], \CPU.aluOut_LUT4_Z_13_D [0], \CPU.aluOut_LUT4_Z_16_D [0] };
  assign { \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [25], \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [23:22], \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [19:18], \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [15], \CPU.aluOut_LUT4_Z_9_D_LUT4_B_Z [0] } = { \CPU.aluOut_LUT4_Z_5_C [1], \CPU.aluOut_LUT4_Z_6_C [1], \CPU.aluOut_LUT4_Z_7_C [1], \CPU.aluOut_LUT4_Z_10_C [1], \CPU.aluOut_LUT4_Z_11_C [1], \CPU.aluOut_LUT4_Z_14_C [1], \CPU.aluOut_LUT4_Z_29_C [1] };
  assign _049_ = \CPU.aluOut ;
  assign { \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [23], \CPU.aluOut_LUT4_Z_9_D_LUT4_Z_2_C [9] } = { \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD [6], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [2] };
  assign _050_ = \CPU.funct3IsShift ;
  assign _051_ = \CPU.isBranch_LUT4_D_A [1];
  assign _052_ = \CPU.predicate ;
  assign _053_ = \CPU.mem_addr_LUT4_Z_D [4];
  assign _054_ = \CPU.writeBackData ;
  assign { \CPU.isSYSTEM_LUT4_C_29_Z [29], \CPU.isSYSTEM_LUT4_C_29_Z [26:25], \CPU.isSYSTEM_LUT4_C_29_Z [23:22], \CPU.isSYSTEM_LUT4_C_29_Z [20:18], \CPU.isSYSTEM_LUT4_C_29_Z [16:15], \CPU.isSYSTEM_LUT4_C_29_Z [13:12], \CPU.isSYSTEM_LUT4_C_29_Z [8], \CPU.isSYSTEM_LUT4_C_29_Z [0] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [4], \CPU.aluOut_LUT4_Z_4_B [4], \CPU.aluOut_LUT4_Z_5_C [4], \CPU.aluOut_LUT4_Z_6_C [4], \CPU.aluOut_LUT4_Z_7_C [4], \CPU.writeBackData_PFUMX_Z_1_C0 [4], \CPU.aluOut_LUT4_Z_10_C [4], \CPU.aluOut_LUT4_Z_11_C [4], \CPU.aluOut_LUT4_Z_13_D [4], \CPU.aluOut_LUT4_Z_14_C [4], \CPU.aluOut_LUT4_Z_16_D [4], \CPU.writeBackData_PFUMX_Z_2_C0 [4], \CPU.writeBackData_PFUMX_Z_3_C0 [4], \CPU.aluOut_LUT4_Z_29_C [4] };
  assign \CPU.aluOut_LUT4_Z_11_C_PFUMX_C0_Z [31:24] = \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [31:24];
  assign \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z [31:24] = \CPU.aluOut_LUT4_Z_5_C_LUT4_A_Z [31:24];
  assign _055_ = \CPU.mem_rstrb ;
  assign _056_ = \CPU.jumpToPCplusImm ;
  assign _057_ = \CPU.needToWait ;
  assign _058_ = \CPU.isALU ;
  assign { \CPU.needToWait_LUT4_Z_D [11:9], \CPU.needToWait_LUT4_Z_D [7:5], \CPU.needToWait_LUT4_Z_D [2:1] } = { 1'h0, \mapped_spi_flash.rbusy_LUT4_D_Z , \mapped_spi_flash.rbusy , \CPU.needToWait , 4'h0 };
  assign _059_ = \CPU.aluBusy ;
  assign _060_ = \CPU.aluBusy ;
  assign _061_ = { \CPU.aluReg [30:0], 1'h0 };
  assign _062_ = \CPU.funct3Is ;
  assign _063_ = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z  };
  assign _064_ = \CPU.aluIn2 ;
  assign _065_ = \CPU.LT ;
  assign { \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [31], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [24], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z_PFUMX_C0_Z_L6MUX21_D1_Z [0] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [0], \CPU.aluOut_L6MUX21_Z_SD [0], \CPU.aluMinus [0] };
  assign \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D [31:1] = { \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [31], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [2], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [29:28], \CPU.aluOut_PFUMX_Z_C0 [0], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z [26:1] };
  assign \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_C [31:1] = 31'h00000000;
  assign \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_D [31:1] = 31'h00000000;
  assign { \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [31:30], \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [28:27], \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z_LUT4_C_Z [24] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [4], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [4], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [4], \CPU.aluOut_PFUMX_Z_C0 [3], \CPU.aluOut_L6MUX21_Z_SD [4] };
  assign { \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [31:30], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [28:27], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [24], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_SD_LUT4_C_Z [20] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [5], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [0], \CPU.aluPlus_LUT4_Z_1_C_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_28_D_LUT4_C_Z_LUT4_C_Z_LUT4_Z_3_D [5], \CPU.aluOut_PFUMX_Z_C0 [1], \CPU.aluOut_L6MUX21_Z_SD [2], \CPU.aluOut_LUT4_Z_9_D [3] };
  assign { \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [31:29], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [27:26], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [24], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [20], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [16], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z [13] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [3], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [1], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [2], \CPU.aluOut_PFUMX_Z_C0 [2], \CPU.aluOut_LUT4_Z_4_B [2], \CPU.aluOut_L6MUX21_Z_SD [3], \CPU.aluOut_LUT4_Z_9_D [0], \CPU.aluOut_LUT4_Z_13_D [2], \CPU.aluOut_LUT4_Z_16_D [2] };
  assign { \CPU.aluOut_LUT4_Z_8_D [31:29], \CPU.aluOut_LUT4_Z_8_D [27:22], \CPU.aluOut_LUT4_Z_8_D [20:18], \CPU.aluOut_LUT4_Z_8_D [16:15], \CPU.aluOut_LUT4_Z_8_D [13], \CPU.aluOut_LUT4_Z_8_D [0] } = { \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z [6], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_B_2_Z_PFUMX_BLUT_Z_L6MUX21_D1_Z [3], \CPU.aluPlus_LUT4_Z_1_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z_LUT4_C_Z [1], \CPU.aluOut_PFUMX_Z_C0 [4], \CPU.aluOut_LUT4_Z_4_B [1], \CPU.aluOut_LUT4_Z_5_C [0], \CPU.aluOut_L6MUX21_Z_SD [5], \CPU.aluOut_LUT4_Z_6_C [0], \CPU.aluOut_LUT4_Z_7_C [0], \CPU.aluOut_LUT4_Z_9_D [2], \CPU.aluOut_LUT4_Z_10_C [0], \CPU.aluOut_LUT4_Z_11_C [0], \CPU.aluOut_LUT4_Z_13_D [1], \CPU.aluOut_LUT4_Z_14_C [0], \CPU.aluOut_LUT4_Z_16_D [1], \CPU.aluOut_LUT4_Z_29_C [0] };
  assign _066_ = { \CPU.PCplusImm_LUT4_Z_B [3], \CPU.PCplusImm_LUT4_Z_B [1], \CPU.PCplusImm_LUT4_Z_1_B [3], \CPU.PCplusImm_LUT4_Z_1_B [1], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_3_B_LUT4_B_Z [1], \CPU.PCplusImm_LUT4_Z_3_B [5], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_5_B_LUT4_B_Z [1], \CPU.PCplusImm_LUT4_Z_5_B [5], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [3], \CPU.PCplusImm_LUT4_Z_7_B_LUT4_B_Z [1], \CPU.PCplusImm_LUT4_Z_7_B [5], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [3], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_Z [1], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_2_Z [5], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [3], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z_LUT4_Z_C_LUT4_C_4_Z [1], \CPU.PCplusImm_LUT4_Z_12_B_LUT4_B_Z [5], \CPU.PCplusImm_LUT4_Z_15_C [3:0], 1'h0 };
  assign \CPU.PCplusImm_LUT4_Z_B_LUT4_Z_B [0] = 1'h0;
  assign _067_ = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25], \CPU.loadstore_addr_LUT4_Z_11_B_LUT4_B_Z [5], \CPU.loadstore_addr_LUT4_Z_12_C [3:0] };
  assign _068_ = \CPU.mem_addr [23:0];
  assign \CPU.aluOut_LUT4_Z_5_C_LUT4_Z_D [11:0] = { \CPU.isSYSTEM_LUT4_C_29_Z [11:9], \CPU.writeBackData_PFUMX_Z_3_C0 [4], \CPU.isSYSTEM_LUT4_C_29_Z [7:1], \CPU.aluOut_LUT4_Z_29_C [4] };
  assign \CPU.isLUI_LUT4_Z_C_LUT4_C_Z [11:0] = 12'h000;
  assign { \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [20], \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [12], \CPU.aluOut_LUT4_Z_5_C_LUT4_B_Z [8] } = { \CPU.writeBackData_PFUMX_Z_1_C0 [0], \CPU.writeBackData_PFUMX_Z_2_C0 [0], \CPU.writeBackData_PFUMX_Z_3_C0 [0] };
  assign { \CPU.isAUIPC_LUT4_C_Z [31:22], \CPU.isAUIPC_LUT4_C_Z [20:18], \CPU.isAUIPC_LUT4_C_Z [15], \CPU.isAUIPC_LUT4_C_Z [12], \CPU.isAUIPC_LUT4_C_Z [8], \CPU.isAUIPC_LUT4_C_Z [0] } = { 8'h00, \CPU.aluOut_LUT4_Z_6_C [3], \CPU.aluOut_LUT4_Z_7_C [3], \CPU.writeBackData_PFUMX_Z_1_C0 [1], \CPU.aluOut_LUT4_Z_10_C [3], \CPU.aluOut_LUT4_Z_11_C [3], \CPU.aluOut_LUT4_Z_14_C [3], \CPU.writeBackData_PFUMX_Z_2_C0 [1], \CPU.writeBackData_PFUMX_Z_3_C0 [2], \CPU.aluOut_LUT4_Z_29_C [3] };
  assign { \CPU.writeBackData_LUT4_Z_9_C [31:22], \CPU.writeBackData_LUT4_Z_9_C [20], \CPU.writeBackData_LUT4_Z_9_C [15], \CPU.writeBackData_LUT4_Z_9_C [12], \CPU.writeBackData_LUT4_Z_9_C [8], \CPU.writeBackData_LUT4_Z_9_C [0] } = { 8'h00, \CPU.writeBackData_L6MUX21_Z_2_SD [5], \CPU.writeBackData_L6MUX21_Z_3_SD [5], \CPU.writeBackData_PFUMX_Z_1_C0 [2], \CPU.writeBackData_L6MUX21_Z_3_SD_L6MUX21_SD_Z_L6MUX21_Z_SD [5], \CPU.writeBackData_PFUMX_Z_2_C0 [3], \CPU.writeBackData_PFUMX_Z_3_C0 [3], \CPU.writeBackData_L6MUX21_Z_5_SD [4] };
  assign { \CPU.isLoad_LUT4_D_Z [29], \CPU.isLoad_LUT4_D_Z [26:25], \CPU.isLoad_LUT4_D_Z [23:22], \CPU.isLoad_LUT4_D_Z [20], \CPU.isLoad_LUT4_D_Z [15], \CPU.isLoad_LUT4_D_Z [12], \CPU.isLoad_LUT4_D_Z [8], \CPU.isLoad_LUT4_D_Z [0] } = { \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_C0 [4], \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_C0 [4], \CPU.aluOut_LUT4_Z_5_C [3], \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3], \CPU.writeBackData_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3], \CPU.writeBackData_PFUMX_Z_1_C0 [3], \CPU.writeBackData_L6MUX21_Z_4_SD [6], \CPU.writeBackData_PFUMX_Z_2_C0 [2], \CPU.writeBackData_PFUMX_Z_3_C0 [1], \CPU.writeBackData_L6MUX21_Z_5_D0_L6MUX21_Z_SD [5] };
  assign _069_ = \CPU.LOAD_data ;
  assign _070_ = \CPU.LOAD_halfword ;
  assign _071_ = \CPU.LOAD_byte ;
  assign _072_ = \mult1.d_in [15:8];
  assign _073_ = \CPU.mem_wdata [23:16];
  assign _074_ = \CPU.mem_wdata [31:24];
  assign _075_ = \CPU.STORE_wmask ;
  assign { \CPU.loadstore_addr_LUT4_D_1_Z [3], \CPU.loadstore_addr_LUT4_D_1_Z [1:0] } = { \CPU.loadstore_addr [0], 2'h0 };
  assign _076_ = { 2'h0, \CPU.loadstore_addr [0], \CPU.loadstore_addr_LUT4_D_1_Z [2] };
  assign { \CPU.mem_rdata_LUT4_B_D [2], \CPU.mem_rdata_LUT4_B_D [0] } = { \CPU.mem_rdata_LUT4_B_D [3], \CPU.mem_rdata_LUT4_B_D [1] };
  assign { \CPU.loadstore_addr_LUT4_D_Z [3:2], \CPU.loadstore_addr_LUT4_D_Z [0] } = { \CPU.loadstore_addr [1], \CPU.loadstore_addr [1], \CPU.loadstore_addr_LUT4_D_Z [1] };
  assign { \CPU.jumpToPCplusImm_LUT4_D_Z [23:20], \CPU.jumpToPCplusImm_LUT4_D_Z [18:14], \CPU.jumpToPCplusImm_LUT4_D_Z [10:9], \CPU.jumpToPCplusImm_LUT4_D_Z [5:0] } = { \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_3_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_4_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_5_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_6_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_7_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_8_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_9_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_10_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_11_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_12_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_13_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z_LUT4_B_Z_LUT4_Z_14_B [0], \CPU.PCplusImm_LUT4_Z_15_C_LUT4_C_Z [0], \CPU.PC [0] };
  assign _077_ = { 28'h0000000, \CPU.needToWait , 2'h0, \CPU.needToWait_LUT4_Z_D [4] };
  assign _078_ = \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5];
  assign _079_ = { \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_PFUMX_C0_Z [2:1], \CPU.aluPlus_LUT4_Z_3_C_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_5_C_LUT4_A_D_LUT4_D_Z_LUT4_A_1_Z [4], \CPU.aluPlus_LUT4_Z_4_D [6], \CPU.aluPlus_LUT4_Z_22_D_LUT4_C_Z_LUT4_Z_3_C_PFUMX_C0_Z_L6MUX21_D1_Z_L6MUX21_D1_Z [4], \CPU.aluPlus_LUT4_Z_4_D [4], \CPU.aluMinus_LUT4_Z_7_C_LUT4_C_Z [4], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [4], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [1], \CPU.aluMinus_LUT4_Z_9_D_L6MUX21_SD_Z [2], \CPU.aluMinus_LUT4_Z_9_D [6], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [4], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [1], \CPU.aluPlus_LUT4_Z_12_B_L6MUX21_SD_Z [2], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [5], \CPU.aluMinus_LUT4_Z_10_B_LUT4_C_Z_LUT4_C_Z_LUT4_Z_15_C_LUT4_Z_D_LUT4_D_Z_LUT4_B_Z [2:1], \CPU.aluPlus_LUT4_Z_13_C [6], \CPU.aluPlus_LUT4_Z_17_C_L6MUX21_SD_Z [5], \CPU.aluPlus_LUT4_Z_17_C_LUT4_D_Z [3], \CPU.aluPlus_LUT4_Z_21_D [9], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [4], \CPU.aluPlus_LUT4_Z_17_C_LUT4_C_Z [2], \CPU.aluPlus_LUT4_Z_17_C [1], \CPU.aluPlus_LUT4_Z_20_C [3:2], \CPU.aluPlus_LUT4_Z_20_C [0], \CPU.aluPlus_LUT4_Z_21_D [2], \CPU.aluPlus_LUT4_Z_22_C [0], \CPU.aluMinus [0] };
  assign \mapped_spi_flash.CLK_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C_1_Z_LUT4_C_Z [5:3] = 3'h0;
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z [2] = 1'h0;
  assign _080_ = { 1'h0, \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z [1:0] };
  assign _081_ = 3'hx;
  assign _082_ = 3'hx;
  assign _083_ = 3'hx;
  assign _084_ = 3'hx;
  assign _085_ = 3'hx;
  assign _086_ = 3'hx;
  assign _087_ = { 25'h0000000, \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_Z [5], \mapped_spi_flash.div_counter_TRELLIS_FF_Q_DI [5:1], \mapped_spi_flash.div_counter_TRELLIS_FF_Q_5_DI [0] };
  assign _088_ = \mapped_spi_flash.CLK_TRELLIS_FF_Q_DI ;
  assign _089_ = \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z [2];
  assign _090_ = \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A [2];
  assign _091_ = \mult1.mult1.reset ;
  assign _092_ = \mapped_spi_flash.CS_N_LUT4_D_Z ;
  assign _093_ = \mult1.mult1.reset ;
  assign _094_ = \mapped_spi_flash.CLK_LUT4_D_Z ;
  assign _095_ = \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  assign _096_ = \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_A_Z_LUT4_Z_1_D_LUT4_C_Z ;
  assign _097_ = \mult1.d_in_LUT4_C_Z ;
  assign _098_ = \mult1.d_in_LUT4_C_Z [0];
  assign _099_ = \mult1.s ;
  assign _100_ = \mult1.d_in_LUT4_C_Z ;
  assign _101_ = \mult1.d_in_LUT4_C_Z ;
  assign _102_ = \mult1.mult1.done_LUT4_B_Z_LUT4_C_Z ;
  assign _103_ = \mult1.d_in_LUT4_C_Z [0];
  assign _104_ = \mult1.s ;
  assign _105_ = { \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign _106_ = { \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign _107_ = \CPU.rs2 [0];
  assign _108_ = \mult1.mult1.done_LUT4_B_Z ;
  assign _109_ = { \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign _110_ = { \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign _111_ = \CPU.rs2 [0];
  assign _112_ = \mult1.mult1.A_TRELLIS_FF_Q_9_DI ;
  assign _113_ = \mult1.mult1.B_TRELLIS_FF_Q_9_DI ;
  assign _114_ = \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z ;
  assign _115_ = \mult1.mult1.done_TRELLIS_FF_Q_DI ;
  assign _116_ = \mult1.mult1.state_LUT4_B_Z_LUT4_C_Z ;
  assign _117_ = \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z ;
  assign _118_ = \mult1.mult1.A_TRELLIS_FF_Q_9_DI ;
  assign _119_ = \mult1.mult1.B_TRELLIS_FF_Q_9_DI ;
  assign _120_ = \mult1.mult1.done_TRELLIS_FF_Q_DI_LUT4_C_Z ;
  assign _121_ = \mult1.mult1.done_TRELLIS_FF_Q_DI ;
  assign _122_ = \mult1.mult1.state_LUT4_B_Z_LUT4_C_Z ;
  assign _123_ = \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_Z ;
  assign _124_ = 1'h0;
  assign _125_ = 32'd0;
  assign _126_ = { \mult1.init , 1'h0, \mult1.init  };
  assign _127_ = { 2'h1, \mult1.mult1.B [0] };
  assign \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [1] = 1'h0;
  assign _128_ = { \mult1.mult1.state_LUT4_B_Z_LUT4_D_B_LUT4_C_Z [31:1], \mult1.mult1.state_LUT4_B_Z_LUT4_C_1_D [0] };
  assign _129_ = { 26'h0000000, \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [4], \mult1.mult1.count_TRELLIS_FF_Q_DI , \mult1.mult1.count_TRELLIS_FF_Q_4_DI [0] };
  assign _130_ = \mult1.init_LUT4_B_Z_PFUMX_BLUT_Z_LUT4_D_C [2];
  assign _131_ = \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B [0];
  assign _132_ = { \mult1.mult1.A [14:0], 1'h0 };
  assign _133_ = { 1'h0, \mult1.mult1.B [15:1] };
  assign _134_ = { \mult1.init_LUT4_B_Z_PFUMX_BLUT_ALUT_LUT4_Z_B_LUT4_D_Z [3], 2'h0 };
  assign { \per_uart.uart0.rx_avail_LUT4_D_Z [19:18], \per_uart.uart0.rx_avail_LUT4_D_Z [6:0] } = 9'h000;
  assign { \per_uart.d_out_TRELLIS_FF_Q_7_DI [9:8], \per_uart.d_out_TRELLIS_FF_Q_7_DI [6:0] } = { \per_uart.uart0.rx_avail_LUT4_D_Z [9:8], \per_uart.uart0.rx_avail_LUT4_D_Z [16:10] };
  assign \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [30:0] = { \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31], \CPU.writeBack_LUT4_C_1_Z_TRELLIS_FF_DI_Q [31] };
  assign \mapped_spi_flash.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_B_Z_TRELLIS_FF_DI_Q [2] = 1'h0;
  assign _135_ = \mult1.mult1.reset ;
  assign _136_ = \mult1.mult1.reset ;
  assign _137_ = \mult1.wr ;
  assign \CPU.Bimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [7], \CPU.instr [30:25], \CPU.instr [11:8], 1'h0 };
  assign \CPU.Iimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:20] };
  assign \CPU.Jimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [19:12], \CPU.instr [20], \CPU.instr [30:21], 1'h0 };
  assign \CPU.PCplus4 [1:0] = \CPU.PC [1:0];
  assign \CPU.PCplusImm [0] = \CPU.PC [0];
  assign \CPU.Simm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25], \CPU.instr [11:7] };
  assign \CPU.Uimm  = { \CPU.instr [31:12], 12'h000 };
  assign \CPU.aluIn1  = \CPU.rs1 ;
  assign \CPU.aluMinus [32] = \CPU.LTU ;
  assign \CPU.aluPlus [0] = \CPU.aluMinus [0];
  assign \CPU.clk  = clk;
  assign \CPU.instr [3] = \CPU.isJAL ;
  assign \CPU.mem_addr [31:24] = 8'h00;
  assign \CPU.mem_halfwordAccess  = \CPU.funct3IsShift ;
  assign \CPU.mem_rbusy  = \mapped_spi_flash.rbusy ;
  assign \CPU.mem_rdata [31:2] = mem_rdata[31:2];
  assign \CPU.mem_wbusy  = 1'h0;
  assign \CPU.mem_wdata [15:0] = { \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \CPU.rdId  = \CPU.instr [11:7];
  assign \CPU.reset  = resetn;
  assign LEDS = \per_uart.ledout ;
  assign RAM_rdata = { \mapped_spi_flash.rcv_data [7:0], \mapped_spi_flash.rcv_data [15:8], \mapped_spi_flash.rcv_data [23:16], \mapped_spi_flash.rcv_data [31:24] };
  assign TXD = \per_uart.uart0.uart_txd ;
  assign bin2bcd_dout = 32'hxxxxxxxx;
  assign { cs[5], cs[3] } = { \per_uart.cs , \mult1.cs  };
  assign div_dout = 32'hxxxxxxxx;
  assign dpram_dout = 32'hxxxxxxxx;
  assign gpio_dout = 32'hxxxxxxxx;
  assign \mapped_spi_flash.MISO  = spi_miso;
  assign \mapped_spi_flash.MOSI  = spi_mosi;
  assign \mapped_spi_flash.clk  = clk;
  assign \mapped_spi_flash.cmd_addr [31] = spi_mosi;
  assign \mapped_spi_flash.rdata  = { \mapped_spi_flash.rcv_data [7:0], \mapped_spi_flash.rcv_data [15:8], \mapped_spi_flash.rcv_data [23:16], \mapped_spi_flash.rcv_data [31:24] };
  assign \mapped_spi_flash.reset  = resetn;
  assign \mapped_spi_flash.word_address  = \CPU.mem_addr [21:2];
  assign mapped_spi_flash_rbusy = \mapped_spi_flash.rbusy ;
  assign mapped_spi_flash_rdata = 32'hxxxxxxxx;
  assign mem_addr = { 8'h00, \CPU.mem_addr [23:0] };
  assign mem_rdata[1:0] = \CPU.mem_rdata [1:0];
  assign mem_rstrb = \CPU.mem_rstrb ;
  assign mem_wdata = { \CPU.mem_wdata [31:16], \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign mem_wmask = \CPU.mem_wmask ;
  assign \mult1.addr  = \CPU.mem_addr [4:0];
  assign \mult1.clk  = clk;
  assign \mult1.d_in [7:0] = \CPU.rs2 [7:0];
  assign \mult1.done  = \mult1.mult1.done ;
  assign \mult1.mult1.clk  = clk;
  assign \mult1.mult1.init  = \mult1.init ;
  assign \mult1.mult1.op_A  = \mult1.A ;
  assign \mult1.mult1.op_B  = \mult1.B ;
  assign \mult1.rd  = \CPU.mem_rstrb ;
  assign \mult1.reset  = \mult1.mult1.reset ;
  assign \mult1.result  = \mult1.mult1.result ;
  assign mult_dout = \mult1.d_out ;
  assign \per_uart.addr  = \CPU.mem_addr [4:0];
  assign \per_uart.clk  = clk;
  assign \per_uart.d_in  = { \CPU.mem_wdata [31:16], \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \per_uart.d_out [31:10] = 22'h000000;
  assign \per_uart.rd  = \CPU.mem_rstrb ;
  assign \per_uart.rst  = \mult1.mult1.reset ;
  assign \per_uart.rx_avail  = \per_uart.uart0.rx_avail ;
  assign \per_uart.rx_data  = \per_uart.uart0.rx_data ;
  assign \per_uart.rx_error  = \per_uart.uart0.rx_error ;
  assign \per_uart.tx_busy  = \per_uart.uart0.tx_busy ;
  assign \per_uart.uart0.clk  = clk;
  assign \per_uart.uart0.reset  = \mult1.mult1.reset ;
  assign \per_uart.uart0.tx_data  = \per_uart.d_in_uart ;
  assign \per_uart.uart0.uart_rxd  = RXD;
  assign \per_uart.uart_ctrl  = { 5'hxx, \per_uart.ledout , \per_uart.uart0.rx_ack , \per_uart.uart0.tx_wr  };
  assign \per_uart.uart_rx  = RXD;
  assign \per_uart.uart_tx  = \per_uart.uart0.uart_txd ;
  assign \per_uart.wr  = \mult1.wr ;
  assign rd = \CPU.mem_rstrb ;
  assign spi_clk = \mapped_spi_flash.CLK ;
  assign spi_cs_n = \mapped_spi_flash.CS_N ;
  assign uart_dout = { 22'h000000, \per_uart.d_out [9:0] };
  assign wr = \mult1.wr ;
endmodule
