// Seed: 542686911
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output tri0 module_0,
    input wand id_3
);
  assign id_2 = 1;
  logic [7:0] id_5;
  assign id_5[""] = 1;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13
);
  wire id_15;
  xnor (id_1, id_0, id_4, id_13, id_12, id_11, id_16, id_9, id_2, id_6, id_15);
  wire id_16;
  module_0(
      id_6, id_10, id_8, id_5
  );
  always_comb begin
    id_1 <= 1'b0;
  end
  wire id_17;
  assign id_7 = id_13;
endmodule
