LLIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;


ENTITY FinalSelection IS
	PORT(
		ecuacion : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		resultado : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		clk,rst : STD_LOGIC
	);
END ENTITY FinalSelection;

ARCHITECTURE bhr OF FinalSelection is
	SIGNAL res1, res2, res3 : STD_LOGIC_VECTOR(9 DOWNTO 0);

ENTITY ecuaciones IS
	PORT(
		addr : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		resultado : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		clk,rst : STD_LOGIC
	);
END ENTITY ecuaciones;



BEGIN
	PROCESS(ecuacion)
	CASE ecuacion IS
		WHEN "00" =>
	END PROCESS;
ec1: ecuaciones PORT MAP("0000", res1, clk, rst);
ec2: ecuaciones PORT MAP("0001", res2, clk, rst);
ec3: ecuaciones PORT MAP("0010", res3), clk, rst;

END ARCHITECTURE;