{
  "design": {
    "design_info": {
      "boundary_crc": "0xB8450BA7D37670A8",
      "device": "xc7a100tcsg324-1",
      "name": "memory",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "proc_sys_reset_0": "",
      "system_cache_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "mig_7series_0": ""
    },
    "interface_ports": {
      "ddr3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "S_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "83333333"
          },
          "ID_WIDTH": {
            "value": "1"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "32"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "memory_mig_7series_0_2_ui_clk",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk_ref_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "memory_clk_ref_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "memory_sys_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "init_calib_complete": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI"
          },
          "CLK_DOMAIN": {
            "value": "memory_mig_7series_0_2_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "83333333"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "ui_clk_sync_rst": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "memory_proc_sys_reset_0_0"
      },
      "system_cache_0": {
        "vlnv": "xilinx.com:ip:system_cache:5.0",
        "xci_name": "memory_system_cache_0_0",
        "parameters": {
          "C_CACHE_DATA_MEMORY_TYPE": {
            "value": "2"
          },
          "C_CACHE_LRU_MEMORY_TYPE": {
            "value": "2"
          },
          "C_CACHE_SIZE": {
            "value": "262144"
          },
          "C_CACHE_TAG_MEMORY_TYPE": {
            "value": "2"
          },
          "C_ENABLE_MASTER_COHERENCY": {
            "value": "0"
          },
          "C_ENABLE_SLAVE_COHERENCY": {
            "value": "0"
          },
          "C_NUM_GENERIC_PORTS": {
            "value": "1"
          },
          "C_NUM_OPTIMIZED_PORTS": {
            "value": "0"
          }
        },
        "addressing": {
          "interface_ports": {
            "S0_AXI_GEN": {
              "mode": "Slave",
              "memory_map_ref": "S0_AXI_GEN",
              "bridges": [
                "M0_AXI"
              ]
            }
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "memory_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "memory_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "memory_mig_7series_0_2",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      }
    },
    "interface_nets": {
      "S0_AXI_GEN_0_1": {
        "interface_ports": [
          "S_AXI",
          "system_cache_0/S0_AXI_GEN"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3",
          "mig_7series_0/DDR3"
        ]
      },
      "system_cache_0_M0_AXI": {
        "interface_ports": [
          "system_cache_0/M0_AXI",
          "mig_7series_0/S_AXI"
        ]
      }
    },
    "nets": {
      "sys_rst_0_1": {
        "ports": [
          "sys_rst",
          "proc_sys_reset_0/ext_reset_in",
          "mig_7series_0/sys_rst"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "system_cache_0/ARESETN",
          "mig_7series_0/aresetn"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "init_calib_complete"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "ui_clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "system_cache_0/ACLK"
        ]
      },
      "system_cache_0_Initializing": {
        "ports": [
          "system_cache_0/Initializing",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_0/Op1"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "ui_clk_sync_rst"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "util_vector_logic_0/Op2"
        ]
      },
      "clk_ref_i_1": {
        "ports": [
          "clk_ref_i",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "sys_clk_i_1": {
        "ports": [
          "sys_clk_i",
          "mig_7series_0/sys_clk_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "256M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}