// Seed: 3278401838
module module_0;
  tri id_2 = 1 & id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(id_1) begin
    id_2 <= 1;
    id_2 <= 1 - 1;
  end
  class id_3;
    function id_4(id_5);
      id_4 <= 1;
    endfunction
    task id_6(input reg id_7);
      id_3 = 1;
    endtask : id_8
  endclass : id_9
  always @(posedge {1, (1'd0) + id_6}) assign id_3 = id_6;
  module_0();
  always @(posedge id_9) begin
    $display(1);
  end
  assign id_9 = id_2;
  id_10(
      1'b0 + 1, id_3
  );
  wire id_11;
endmodule
