i915_error_state_get	,	F_81
unpin_work	,	V_123
"PP_DIR_BASE: 0x%08x\n"	,	L_248
need_stable_symbols	,	V_505
intel_fbdev	,	V_355
INTTOEXT_BASE_ILK	,	V_256
fbdev	,	V_361
count_vmas	,	F_41
i915_ring_test_irq_get	,	F_235
seq_puts	,	F_22
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_504
"PCU interrupt enable:\t%08x\n"	,	L_69
I915_BIT_6_SWIZZLE_9	,	V_375
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_502
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_500
i915_debugfs_cleanup	,	F_264
__user	,	T_7
"Display Engine misc interrupt mask:\t%08x\n"	,	L_64
intel_pipe_crc	,	V_453
seq_putc	,	F_24
i915_max_freq_set	,	F_246
ips	,	V_369
size	,	V_37
"pch: %d\n"	,	L_4
GEN8_DE_MISC_IIR	,	V_143
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_177
"%u objects, %zu bytes\n"	,	L_31
unused	,	V_198
"Video Turbo Mode: %s\n"	,	L_155
max_freq	,	V_226
object	,	V_539
A	,	V_81
B	,	V_82
i915_cache_sharing_set	,	F_254
ssize_t	,	T_6
"RC6 residency since boot: %u\n"	,	L_178
"GT Interrupt IIR %d:\t%08x\n"	,	L_56
gt_perf_status	,	V_211
"tokenize failed, a command is %d words\n"	,	L_301
SEP_SEMICOLON	,	F_13
file_operations	,	V_563
PIDTYPE_PID	,	V_112
"Interrupt mask:      %08x\n"	,	L_87
n_words	,	V_533
test_irq_rings	,	V_548
S_IRUSR	,	V_561
i915_drop_caches_get	,	F_237
"RC3\n"	,	L_172
a	,	V_83
b	,	V_85
status_page	,	V_176
"Lowest (RPN) frequency: %dMHz\n"	,	L_124
"Pipe %c stat:         %08x\n"	,	L_88
MEMSWCTL	,	V_204
"unknown\n"	,	L_154
RSX_STATUS_ON	,	V_275
"mode not supported"	,	L_191
i	,	V_132
drm_i915_gem_object	,	V_25
rpmodectl1	,	V_281
m	,	V_17
n	,	V_463
"%s requests:\n"	,	L_50
o	,	V_536
RSX_STATUS_RS1	,	V_278
s	,	V_56
t	,	V_57
v	,	V_1
RSX_STATUS_RS2	,	V_279
RSX_STATUS_RS3	,	V_280
x	,	T_1
MEMMODE_FSTART_MASK	,	V_268
num_fence_regs	,	V_173
"DDC = 0x%08x\n"	,	L_233
i915_gem_request_info	,	F_55
DSPFW3	,	V_340
i915_is_ggtt	,	F_21
"Render p-state limit: %d\n"	,	L_115
irq_received	,	V_171
"RC6++ voltage: %dmV\n"	,	L_183
i915_power_domains	,	V_441
vma	,	V_35
i915_hw_context	,	V_59
GEN6_CAGF_SHIFT	,	V_241
refcount	,	V_367
WM1_LP_SR_EN	,	V_335
"unsupported on this chipset\n"	,	L_209
"no P-state info available\n"	,	L_133
helper	,	V_362
"RP CUR UP: %dus\n"	,	L_119
ret	,	V_73
pc8	,	V_421
i915_mch_val	,	F_136
list	,	V_14
"nonexisting DP port %c\n"	,	L_297
POSTING_READ	,	F_216
"Pipe %c stat:\t%08x\n"	,	L_74
RING_PP_DIR_BASE_READ	,	F_158
HAS_IPS	,	F_127
spin_unlock_irqrestore	,	F_54
port	,	V_498
MEMMODE_FMAX_MASK	,	V_270
GEN8_DE_MISC_IER	,	V_144
"Display Engine misc interrupt enable:\t%08x\n"	,	L_66
PIPE_CRC_SOURCE_PF_IVB	,	V_530
drm_info_list	,	V_570
GEN6_PCODE_READ_RC6VIDS	,	V_303
DROP_ALL	,	V_549
private	,	V_19
"%8u %8x %8x %8x %8x %8x\n"	,	L_295
"Stolen:\n"	,	L_30
error_str	,	V_190
offp	,	V_540
kmalloc	,	F_3
"gen: %d\n"	,	L_3
root	,	V_478
end	,	V_534
GEN8_DE_PIPE_IER	,	F_69
TILECTL	,	V_390
GEN6_RPSTAT1	,	V_231
seqno	,	V_134
ent	,	V_5
info_list	,	V_571
GEN6_RP_STATE_LIMITS	,	V_214
chipset	,	V_343
swizzle_string	,	F_149
BIT	,	F_179
"Reserved fences = %d\n"	,	L_100
dev_private	,	V_67
IS_PINEVIEW	,	F_134
GEN6_GT_GFX_RC6pp	,	V_317
"user size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_214
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_487
display_crc_ctl_tokenize	,	F_218
intel_runtime_pm_get	,	F_59
get_global_flag	,	F_17
"self-refresh: %s\n"	,	L_202
"Total power: %ld\n"	,	L_208
DRM_DEBUG	,	F_239
per_file_stats	,	F_37
pdp	,	V_400
"Gated voltage change: %s\n"	,	L_140
i915_wedged_set	,	F_228
CONFIG_DRM_I915_FBDEV	,	F_145
FBC_MODE_TOO_LARGE	,	V_325
"GPU idle: %s\n"	,	L_273
domain_use_count	,	V_450
"%c %s\n"	,	L_296
DISP_ARB_CTL	,	V_393
EDP_PSR_PERF_CNT	,	F_172
IS_I915GM	,	F_133
i915_forcewake_fops	,	V_562
INACTIVE_LIST	,	V_77
BUILD_BUG_ON	,	F_193
tmp	,	V_509
event_lock	,	V_122
GT_FREQUENCY_MULTIPLIER	,	V_230
gt_core_status	,	V_297
"Interrupt enable:    %08x\n"	,	L_85
FBC_NO_OUTPUT	,	V_322
obj_exec_link	,	V_84
"PIPE_B_PANEL_FITTER"	,	L_280
gtt	,	V_69
mode_config	,	V_359
emitted_jiffies	,	V_136
GEN7_RC_CTL_TO_MODE	,	V_291
PIPE_CRC_SOURCE_DP_B_VLV	,	V_507
"Page directories: %d\n"	,	L_243
drm_add_fake_info_node	,	F_2
pipe_crc_objects	,	V_537
"unknown source %s\n"	,	L_304
"Display Engine port interrupt mask:\t%08x\n"	,	L_61
default_context	,	V_372
GEN6_PMIIR	,	V_157
MEMMODE_HWIDLE_EN	,	V_265
describe_obj	,	F_18
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_381
DRM_INFO	,	F_229
I915_BIT_6_SWIZZLE_9_10_11	,	V_378
O_NONBLOCK	,	V_469
"Down"	,	L_160
"DPIO_FASTCLK_DISABLE: 0x%08x\n"	,	L_264
psrperf	,	V_410
display_crc_ctl_parse_object	,	F_220
I915_BIT_6_SWIZZLE_9_10_17	,	V_380
copy_to_user	,	F_188
"scanout buffer not tiled"	,	L_194
pin_mappable	,	V_54
"Media Power Well: %s\n"	,	L_161
gen8_ppgtt_info	,	F_154
i915_gem_obj_ggtt_size	,	F_31
wait_event_interruptible_lock_irq	,	F_186
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_514
ACTIVE_LIST	,	V_75
pipe_crc_source_name	,	F_192
i915_hw_ppgtt	,	V_394
rcu_read_lock	,	F_44
cnt	,	V_180
i915_gem_object_info	,	F_39
"TILECTL = 0x%08x\n"	,	L_239
"P"	,	L_5
"Up"	,	L_159
to_intel_crtc	,	F_200
sr_enabled	,	V_333
PIPESTAT	,	F_71
drm_debugfs_create_files	,	F_263
read_domains	,	V_38
power_well	,	V_445
"Dropping caches: 0x%08llx\n"	,	L_309
minor	,	V_3
GEN6_PMIER	,	V_156
"PIPE_C_PANEL_FITTER"	,	L_281
FBC_MULTIPLE_PIPES	,	V_328
flush_delayed_work	,	F_96
i9xx_pipe_crc_auto_source	,	F_199
pid	,	V_111
GEN6_GT_PERF_STATUS	,	V_212
i915_address_space	,	V_68
bit_6_swizzle_y	,	V_383
bit_6_swizzle_x	,	V_382
"Disable count: %d\n"	,	L_274
cagf	,	V_218
"RC6   voltage: %dmV\n"	,	L_181
GEN6_RC_CTL_RC6_ENABLE	,	V_305
"Display Engine port interrupt enable:\t%08x\n"	,	L_63
GEN6_RCn_MASK	,	V_308
spin_lock_irq	,	F_113
pipe	,	V_118
drm_debugfs_remove_files	,	F_265
valleyview_rps_max_freq	,	F_104
disable_count	,	V_424
IPS_CTL	,	V_331
"TRANSCODER_EDP"	,	L_285
"DPINVGTT:\t%08x\n"	,	L_84
DROP_ACTIVE	,	V_551
rstdbyctl	,	V_258
"fbcon size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_213
domains	,	V_449
uintptr_t	,	T_2
"Fence %d, pin count = %d, object = "	,	L_102
fw_rendercount	,	V_283
vlv_pipe_crc_ctl_reg	,	F_204
old_fb_obj	,	V_127
pipe_name	,	F_49
GEN8_DE_MISC_IMR	,	V_142
"South Display Interrupt mask:		%08x\n"	,	L_94
struct_mutex	,	V_74
i915_min_freq_get	,	F_251
gen6_gt_force_wake_put	,	F_102
list_add	,	F_6
IS_CRESTLINE	,	F_130
list_for_each_entry	,	F_20
MEMMODE_RCLK_GATE	,	V_267
i915_pipe_crc_open	,	F_180
"RS2 VID: %d\n"	,	L_145
"RC7\n"	,	L_174
power_domains	,	V_442
rp_state_limits	,	V_213
units	,	V_418
cache_level	,	V_43
DROP_BOUND	,	V_554
VLV_CMN_DW0	,	V_408
"PCU interrupt mask:\t%08x\n"	,	L_67
"South Display Interrupt identity:	%08x\n"	,	L_93
"Deep RC6 Enabled: %s\n"	,	L_168
crc	,	V_476
"unused"	,	L_103
"%u purgeable objects, %zu bytes\n"	,	L_36
"PIPE_A_PANEL_FITTER"	,	L_279
i915_debugfs_list	,	V_568
"enabled"	,	L_203
"(default context %s) "	,	L_218
"Requested VID: %d\n"	,	L_108
INTEL_PIPE_CRC_SOURCE_MAX	,	V_484
write_domain	,	V_39
"GT Interrupt IMR %d:\t%08x\n"	,	L_55
inttoext	,	V_255
VLV_DPFLIPSTAT	,	V_160
"Resetting error state\n"	,	L_105
IS_BROADWELL	,	F_128
POWER_DOMAIN_TRANSCODER_C	,	V_436
mmio_base	,	V_401
POWER_DOMAIN_TRANSCODER_A	,	V_434
POWER_DOMAIN_TRANSCODER_B	,	V_435
i915_gem_pageflip_info	,	F_48
port_name	,	F_203
I915_MADV_DONTNEED	,	V_46
rps	,	V_201
"bit6 swizzle for X-tiling = %s\n"	,	L_231
"RC1e Enabled: %s\n"	,	L_167
"    %d @ %d\n"	,	L_51
"unknown"	,	L_229
PIPE_A_SCRAMBLE_RESET	,	V_512
GEN6_RC_CTL_RC6p_ENABLE	,	V_306
"Page tables: %d\n"	,	L_244
INTEL_PIPE_CRC_SOURCE_PF	,	V_527
"i915_forcewake_user"	,	L_313
drm_info_node	,	V_7
crstanddelay	,	V_199
spin_lock_init	,	F_260
ring	,	V_58
hw_max	,	V_245
"Old framebuffer gtt_offset 0x%08lx\n"	,	L_48
vlv_gpu_freq	,	F_105
"Use count"	,	L_292
pipe_crc	,	V_454
"PCU interrupt identity:\t%08x\n"	,	L_68
rpcurup	,	V_221
PXVFREQ_PX_SHIFT	,	V_253
len	,	V_538
stats	,	V_89
C0DRB3	,	V_385
pin_count	,	V_28
"eLLC: %zuMB\n"	,	L_266
vlv_punit_read	,	F_103
"multiple pipes are enabled"	,	L_195
"Nominal (RP1) frequency: %dMHz\n"	,	L_125
delayed_resume_work	,	V_202
"Master IER:\t%08x\n"	,	L_75
ctx	,	V_60
memcpy_fromio	,	F_142
IS_I945GM	,	F_132
MSR_RAPL_POWER_UNIT	,	V_419
loff_t	,	T_8
max_words	,	V_532
do_div	,	F_249
"Starting frequency: P%d\n"	,	L_141
vlv_drpc_info	,	F_111
"Sink_Support: %s\n"	,	L_267
DPIO_CTL	,	V_406
HSW_CAGF_SHIFT	,	V_239
GFP_KERNEL	,	V_9
i915_error_state_read	,	F_85
enable_stall_check	,	V_126
GEN6_MBC_SNPCR_SHIFT	,	V_560
i915_cache_level_str	,	F_19
"Max P-state: P%d\n"	,	L_142
"Boost freq: %d\n"	,	L_137
" (%s)"	,	L_24
source_ok	,	V_414
"RS1\n"	,	L_151
MEMMODE_FMIN_MASK	,	V_272
list_del_init	,	F_36
rgvstat	,	V_205
i_private	,	V_186
mutex_unlock	,	F_7
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_44
pos	,	V_188
"Unknown\n"	,	L_175
"%u pinned mappable objects, %zu bytes\n"	,	L_37
task_struct	,	V_108
"%-25s %s\n"	,	L_290
assert_spin_locked	,	F_183
i915_pipe_crc_create	,	F_190
intel_opregion	,	V_351
typeof	,	F_35
RSX_STATUS_RC1	,	V_276
i915_gem_obj_ggtt_offset	,	F_53
seq_file	,	V_16
i915_sr_status	,	F_129
delayfreq	,	V_250
regs	,	V_301
"X"	,	L_8
GEN6_RC_CONTROL	,	V_286
min_delay	,	V_348
i915_debugfs_create	,	F_258
"Manually setting min freq to %llu\n"	,	L_311
"Power well/domain"	,	L_291
GEN6_RP_CUR_DOWN	,	V_236
FBC_BAD_PLANE	,	V_326
mutex_lock	,	F_5
rp_state_cap	,	V_215
"ECOCHK: 0x%08x\n"	,	L_253
DROP_RETIRE	,	V_553
GEN6_MBCUNIT_SNPCR	,	V_558
"%d prepares\n"	,	L_47
rc6vids	,	V_298
display_crc_ctl_show	,	F_195
count_objects	,	F_40
sandybridge_pcode_read	,	F_120
"Y"	,	L_9
intel_fbc_enabled	,	F_125
source	,	V_466
obj_rank_by_stolen	,	F_27
INTEL_PIPE_CRC_SOURCE_TV	,	V_495
"Current RC state: "	,	L_170
"Chipset power: %ld\n"	,	L_206
SDEIMR	,	V_170
priv	,	V_80
i915_min_freq_set	,	F_252
unlock	,	V_552
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_210
GTIER	,	V_153
GEN6_RC0	,	V_309
intel_pipe_crc_source	,	V_482
mm_list	,	V_106
GEN6_RC3	,	V_311
GEN6_RC6	,	V_312
GEN6_RC7	,	V_313
"enabled\n"	,	L_200
WARN	,	F_202
i915_opregion	,	F_141
i915_power_well	,	V_444
FORCEWAKE_ALL	,	V_227
PIPE_CRC_SOURCE_TV_PRE	,	V_515
mutex_lock_interruptible	,	F_26
IER	,	V_162
name	,	V_47
"current GPU freq: %d MHz\n"	,	L_132
GEN6_PMIMR	,	V_158
rgvmodectl	,	V_257
MAP_TO_MV	,	F_108
"South Display Interrupt enable:		%08x\n"	,	L_92
next	,	V_550
"  %-23s %d\n"	,	L_294
rpcurdown	,	V_224
FBC_UNSUPPORTED_MODE	,	V_324
"holds a forcewake reference \n"	,	L_165
"disabled per chip default"	,	L_197
gen6_drpc_info	,	F_115
psr	,	V_412
"%llu"	,	L_271
mappable_end	,	V_107
PIPE_CRC_LINE_LEN	,	V_465
FBC_CHIP_DEFAULT	,	V_330
INTEL_OUTPUT_TVOUT	,	V_494
kzalloc	,	F_80
"DPIO PLL DW7 CH1: 0x%08x\n"	,	L_261
"GT Interrupt IER %d:\t%08x\n"	,	L_57
E2BIG	,	V_543
INTEL_PIPE_CRC_ENTRIES_NR	,	V_459
"DPIO_CTL: 0x%08x\n"	,	L_255
"SW control enabled: %s\n"	,	L_139
mappable_size	,	V_98
start	,	V_52
"min GPU freq: %d MHz\n"	,	L_131
seq_write	,	F_143
ptr	,	V_87
"%u [%u] objects, %zu [%zu] bytes in gtt\n"	,	L_32
GEN6_RP_CONTROL	,	V_285
I915_FENCE_REG_NONE	,	V_50
IPS_ENABLE	,	V_332
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_189
"ARB_MODE = 0x%08x\n"	,	L_241
intel_crtc	,	V_116
"%u fault mappable objects, %zu bytes\n"	,	L_38
HAS_PSR	,	F_170
"Render IER:\t%08x\n"	,	L_76
mappable_count	,	V_96
total_obj_size	,	V_70
list_empty	,	F_33
GEN8_PCU_IIR	,	V_146
"unsupported by this chipset"	,	L_188
"unsupported\n"	,	L_254
drm_device	,	V_20
i915_error_state_buf_release	,	F_89
"RC6+ residency since boot: %u\n"	,	L_179
i915_pipe_crc_release	,	F_181
"Enabled: %s\n"	,	L_269
freq_sts	,	V_246
HAS_LLC	,	F_168
next_seqno	,	V_197
"RC1\n"	,	L_149
pwrctx	,	V_370
SDEIIR	,	V_169
debugfs_list	,	V_15
DRM_DEBUG_DRIVER	,	F_77
pipe_crc_sources	,	V_483
"Graphics Interrupt enable:		%08x\n"	,	L_95
fbc	,	V_318
i915_ring_stop_get	,	F_231
object_count	,	V_103
"yes"	,	L_1
GTIIR	,	V_154
"RC information inaccurate because somebody "	,	L_164
for_each_ring	,	F_56
crtc	,	V_117
PRINT_FLAG	,	F_12
IIR	,	V_163
"Graphics Interrupt identity:		%08x\n"	,	L_96
" (fence: %d)"	,	L_18
"North Display Interrupt enable:		%08x\n"	,	L_89
pipe_crc_data_count	,	F_182
I915_DEBUGFS_ENTRIES	,	V_569
PAGE_SIZE	,	V_542
"RPNSWREQ: %dMHz\n"	,	L_116
FW_BLC_SELF	,	V_336
power_wells	,	V_447
I915_BIT_6_SWIZZLE_9_17	,	V_379
flags	,	V_115
i915_drop_caches_set	,	F_238
enabled	,	V_411
GEN6_DECODE_RC6_VID	,	F_121
GEN6_RPNSWREQ	,	V_228
rpprevup	,	V_222
I915_BIT_6_SWIZZLE_9_11	,	V_377
I915_BIT_6_SWIZZLE_9_10	,	V_376
"PP_DIR_DCLV: 0x%08x\n"	,	L_250
OPREGION_SIZE	,	V_353
num_pipes	,	V_455
i915_forcewake_open	,	F_255
i915_cache_sharing_get	,	F_253
spin_unlock_irq	,	F_114
GEN6_GT_GFX_RC6	,	V_315
"Render standby enabled: %s\n"	,	L_146
debugfs_root	,	V_566
fence_reg_start	,	V_172
tiling_mode	,	V_29
GEN8_PCU_IER	,	V_147
i915_ring_seqno_info	,	F_57
intel_device_info	,	V_22
"Pipe %c IMR:\t%08x\n"	,	L_58
HSW_CAGF_MASK	,	V_238
width	,	V_363
forcewake_count	,	V_299
"RS2 (RC6)\n"	,	L_152
i915_pipe_crc_fops	,	V_481
"\n"	,	L_28
"AUDIO"	,	L_287
fault_mappable	,	V_55
list_first_entry	,	F_34
GEN6_TURBO_DISABLE	,	V_229
"Graphics Interrupt mask:		%08x\n"	,	L_97
"DPIO PLL DW10 CH0: 0x%08x\n"	,	L_262
i915_ring_missed_irq_set	,	F_234
"VGA"	,	L_286
gpu_error	,	V_544
"CAGF: %dMHz\n"	,	L_117
"Port hotplug:\t%08x\n"	,	L_82
i915_error_state_write	,	F_76
FBC_STOLEN_TOO_SMALL	,	V_323
"GT_PERF_STATUS: 0x%08x\n"	,	L_111
"Interrupt identity:  %08x\n"	,	L_86
"RC6 Enabled: %s\n"	,	L_157
SDEIER	,	V_168
for_each_pipe	,	F_66
" "	,	L_7
fw_mediacount	,	V_284
i915_debugfs_files	,	V_567
C1DRB3	,	V_386
opened	,	V_456
HAS_FBC	,	F_124
GTIMR	,	V_155
"RC6++ residency since boot: %u\n"	,	L_180
IMR	,	V_164
MEMSTAT_VID_MASK	,	V_207
PIPE_CRC_ENABLE	,	V_488
"Masking interrupts on rings 0x%08llx\n"	,	L_308
"stopping CRCs for pipe %c\n"	,	L_299
MEMMODE_FMAX_SHIFT	,	V_271
reqf	,	V_219
GEN6_RP_MEDIA_MODE_MASK	,	V_289
MEMMODE_BOOST_FREQ_SHIFT	,	V_264
POWER_DOMAIN_PIPE_A	,	V_428
POWER_DOMAIN_PIPE_B	,	V_429
POWER_DOMAIN_PIPE_C	,	V_430
vlv_freq_opcode	,	F_247
INTEL_PCH_TYPE	,	F_11
GEN6_RP_PREV_UP	,	V_234
valleyview_rps_min_freq	,	F_106
"FBC enabled\n"	,	L_185
intel_framebuffer	,	V_357
POWER_DOMAIN_INIT	,	V_440
ppos	,	V_181
"PM IMR:\t\t%08x\n"	,	L_81
MEMMODE_FSTART_SHIFT	,	V_269
"GAMTARBMODE = 0x%08x\n"	,	L_240
POWER_DOMAIN_VGA	,	V_438
"HD boost: %s\n"	,	L_136
display_crc_ctl_parse	,	F_223
"%zu [%lu] gtt total\n"	,	L_39
user_buf	,	V_460
temp	,	V_342
DPINVGTT	,	V_161
i915_pc8_status	,	F_175
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_528
INTEL_OUTPUT_DISPLAYPORT	,	V_496
WARN_ON	,	F_177
"fw_rendercount = %u\n"	,	L_219
i915_dpio_info	,	F_161
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_489
FBC_MODULE_PARAM	,	V_329
intel_ring_buffer	,	V_129
"Pipe %c IER:\t%08x\n"	,	L_60
plane	,	V_119
unbound	,	V_95
"%s\n"	,	L_245
i915_capabilities	,	F_8
"Display Engine port interrupt identity:\t%08x\n"	,	L_62
i915_gem_retire_requests	,	F_241
has_global_gtt_mapping	,	V_33
bound_list	,	V_105
i915_wedged_get	,	F_227
inode	,	V_185
PIPE_CRC_SOURCE_DP_B_G4X	,	V_516
"bit9/bit10"	,	L_224
EDP_PSR_PERF_CNT_MASK	,	V_416
dev	,	V_21
SUPPORTS_TV	,	F_208
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_126
i915_inttoext_table	,	F_109
"Current VID: %d\n"	,	L_109
"Current RS state: "	,	L_147
dpio_lock	,	V_405
g4x_undo_pipe_scramble_reset	,	F_210
"INIT"	,	L_288
ARRAY_SIZE	,	F_194
IS_HASWELL	,	F_101
"GFX power: %ld\n"	,	L_207
POWER_DOMAIN_PIPE_A_PANEL_FITTER	,	V_431
active	,	V_92
GEN6_CURIAVG_MASK	,	V_244
HAS_PCH_SPLIT	,	F_72
MEMSTAT_PSTATE_MASK	,	V_209
" (g"	,	L_20
object_memory	,	V_104
"Stopping rings 0x%08llx\n"	,	L_307
yesno	,	F_1
intel_unpin_work	,	V_120
I915_READ16	,	F_94
domain	,	V_427
POWER_DOMAIN_PIPE_B_PANEL_FITTER	,	V_432
"g"	,	L_10
"%-25s %d\n"	,	L_293
""	,	L_13
PORT_DFT2_G4X	,	V_510
i915_pipe_crc_read	,	F_185
i915_gpu_idle	,	F_240
i915_gem_stolen_list_info	,	F_29
"LLC: %s\n"	,	L_265
"RC information accurate: %s\n"	,	L_166
display_crc_ctl_parse_pipe	,	F_221
"Total %d objects, %zu bytes, %zu GTT size\n"	,	L_29
DC_BALANCE_RESET	,	V_520
IS_GEN2	,	F_214
DEIMR	,	V_167
EDP_PSR_ENABLE	,	V_415
DEV_INFO_FOR_EACH_FLAG	,	F_14
EBUSY	,	V_457
GEN6_CURICONT_MASK	,	V_242
IS_GEN8	,	F_153
IS_GEN7	,	F_99
PIPE_CRC_SOURCE_PIPE_ILK	,	V_526
uncore	,	V_295
i915_destroy_error_state	,	F_78
IS_GEN4	,	F_152
hw_lock	,	V_247
IS_GEN3	,	F_151
IS_GEN6	,	F_98
IS_GEN5	,	F_97
ia_freq	,	V_347
get_seqno	,	V_137
"bit6 swizzle for Y-tiling = %s\n"	,	L_232
tail	,	V_458
"Display IIR_RW:\t%08x\n"	,	L_72
"Render p-state VID: %d\n"	,	L_114
words	,	V_531
GEN6_RP_CUR_UP_EI	,	V_232
PXVFREQ_PX_MASK	,	V_252
last_fenced_seqno	,	V_42
jiffies	,	V_135
gen6_ppgtt_info	,	F_155
"FBC disabled: "	,	L_186
fence_regs	,	V_174
"FBC actived, but currently disabled in hardware"	,	L_187
intel_display_power_domain	,	V_426
pending_flip_obj	,	V_128
"Display IIR:\t%08x\n"	,	L_71
intel_runtime_pm_put	,	F_60
PUNIT_REG_GPU_FREQ_STS	,	V_248
" (name: %d)"	,	L_15
MEMMODE_BOOST_FREQ_MASK	,	V_263
"Source_OK: %s\n"	,	L_268
"unknown pipe %s\n"	,	L_303
GEN8_PCU_IMR	,	V_145
plane_name	,	F_50
vlv_dpio_read	,	F_162
intel_display_crc_init	,	F_259
total_gtt_size	,	V_71
INTEL_FLIP_COMPLETE	,	V_125
"Manually setting max freq to %llu\n"	,	L_310
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_523
inactive_list	,	V_78
" (display)"	,	L_17
ivb_pipe_crc_ctl_reg	,	F_212
"Flip queued on pipe %c (plane %c)\n"	,	L_43
"no outputs"	,	L_189
info	,	V_23
"DPIO PLL DW5 CH0: 0x%08x\n"	,	L_258
" purgeable"	,	L_14
count	,	V_72
"Render IMR:\t%08x\n"	,	L_78
ilk_pipe_crc_ctl_reg	,	F_211
num_pt_pages	,	V_398
"Manually setting uncore sharing to %llu\n"	,	L_312
i915_ring_missed_irq_get	,	F_233
fb	,	V_358
fops	,	V_564
ring_list	,	V_91
VLV_IMR	,	V_151
frame	,	V_475
swizzle	,	V_373
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_486
reset_counter	,	V_545
"  %u [%u] active objects, %zu [%zu] bytes\n"	,	L_33
debugfs_remove	,	F_4
i915_gem_framebuffer_info	,	F_144
DEIIR	,	V_166
"Current P-state: %d\n"	,	L_110
"MAD_DIMM_C1 = 0x%08x\n"	,	L_237
MEMSTAT_PSTATE_SHIFT	,	V_210
"disabled per module param (default off)"	,	L_196
EDP_PSR_CTL	,	F_171
PORT_DFT_I9XX	,	V_519
i915_error_state_file_priv	,	V_182
"max GPU freq: %d MHz\n"	,	L_130
"Active:\n"	,	L_25
"RC1E\n"	,	L_150
MEMMODE_BOOST_EN	,	V_262
GEN6_RC_CTL_RC6pp_ENABLE	,	V_307
"gtt offset: %08lx, size: %08lx)"	,	L_21
obj	,	V_26
crstandvid	,	V_259
intel_wait_for_vblank	,	F_217
GEN6_RC_CTL_EI_MODE	,	F_112
ENOMEM	,	V_10
PORT_D	,	V_503
PORT_C	,	V_501
PORT_B	,	V_499
"Stall check waiting for page flip ioctl, "	,	L_46
RSX_STATUS_MASK	,	V_274
"RP CUR DOWN EI: %dus\n"	,	L_121
bits_per_pixel	,	V_366
dev_priv	,	V_66
"Stall check enabled, "	,	L_45
"expected &lt;%lu bytes into pipe crc control\n"	,	L_305
inactive	,	V_93
"RP CUR DOWN: %dus\n"	,	L_122
MEMMODECTL	,	V_260
i915_drpc_info	,	F_122
madv	,	V_45
lock	,	V_296
"Interrupts received: %d\n"	,	L_98
id	,	V_86
ARB_MODE	,	V_392
"PIPE_B"	,	L_277
i915_gem_object_list_info	,	F_25
" dirty"	,	L_12
i915_max_freq_get	,	F_245
FBC_OK	,	V_320
"bit9/bit10/bit11"	,	L_226
VLV_IIR	,	V_149
"PIPE_A"	,	L_276
list_for_each_entry_safe	,	F_242
"disabled"	,	L_204
i915_forcewake_create	,	F_257
i915_error_state_to_str	,	F_87
PIPE_CRC_SOURCE_DP_D_G4X	,	V_518
i8xx_pipe_crc_ctl_reg	,	F_198
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_128
encoder	,	V_491
display_crc_ctl_write	,	F_225
"bit9/bit17"	,	L_227
PIPE_CRC_BUFFER_LEN	,	V_461
"Display IER:\t%08x\n"	,	L_70
GEN8_MASTER_IRQ	,	V_138
i915_hws_info	,	F_75
"Min P-state: P%d\n"	,	L_143
hws	,	V_175
i915_error_state_release	,	F_82
DEIER	,	V_165
"none"	,	L_222
GEN8_GT_IIR	,	F_64
"Requirements met: %s\n"	,	L_272
file	,	V_101
i915_context_status	,	F_147
"p"	,	L_6
i915_gem_gtt_info	,	F_47
GEN6_RC_CTL_RC1e_ENABLE	,	V_304
u16	,	T_10
GEN6_RP_MEDIA_TURBO	,	V_287
map	,	V_254
"bug"	,	L_230
PIPE_A	,	V_407
"%u unbound objects, %zu bytes\n"	,	L_35
"render context "	,	L_216
"Master Interrupt Control:\t%08x\n"	,	L_54
"RC6\n"	,	L_173
VLV_PLL_DW10	,	F_166
power_well_count	,	V_443
PIPE_B_SCRAMBLE_RESET	,	V_513
EFAULT	,	V_477
trace_i915_reg_rw	,	F_119
i915_debugfs_init	,	F_262
intel_digital_port	,	V_492
GEN8_DE_PORT_IIR	,	V_140
PIPE_CRC_SOURCE_PIPE_VLV	,	V_506
purgeable_size	,	V_99
renderctx	,	V_371
ppgtt	,	V_395
rpstat	,	V_217
"Core Power Down: %s\n"	,	L_176
gen6_gt_force_wake_get	,	F_100
"FBC unsupported on this chipset\n"	,	L_184
"Graphics Interrupt mask (%s):	%08x\n"	,	L_99
dig_port	,	V_493
size_t	,	T_3
i915_vma	,	V_34
u32	,	T_4
PORT_HOTPLUG_EN	,	V_159
"North Display Interrupt mask:		%08x\n"	,	L_91
ret_count	,	V_192
FORCEWAKE_ACK	,	V_300
GEN6_RP_STATE_CAP	,	V_216
MAD_DIMM_C2	,	V_389
MAD_DIMM_C1	,	V_388
MAD_DIMM_C0	,	V_387
"DPIO PLL DW3 CH0 : 0x%08x\n"	,	L_256
display_crc_ctl_parse_source	,	F_222
mm	,	V_102
"DDR freq: %d MHz\n"	,	L_129
PIPE_CRC_SOURCE_DP_C_G4X	,	V_517
intel_pipe_crc_object	,	V_535
"unknown object %s\n"	,	L_302
i915_emon_status	,	F_135
VLV_IER	,	V_148
filp	,	V_178
last_read_seqno	,	V_40
WM1_LP_ILK	,	V_334
entry	,	V_473
entries	,	V_474
task	,	V_109
spin_lock_irqsave	,	F_51
remap_slice	,	V_62
header	,	V_354
MEMSTAT_ILK	,	V_206
"New framebuffer gtt_offset 0x%08lx\n"	,	L_49
PIPE_SCRAMBLE_RESET_MASK	,	V_521
GEN8_GT_IER	,	F_65
"Requested P-state: %d\n"	,	L_107
"not supported\n"	,	L_199
head	,	V_64
"RP CUR UP EI: %dus\n"	,	L_118
total	,	V_90
"MAD_DIMM_C2 = 0x%08x\n"	,	L_238
IS_G4X	,	F_205
tmpbuf	,	V_541
" (pp"	,	L_19
request_list	,	V_133
PIPE_CRC_CTL	,	F_215
ubuf	,	V_179
GEN8_DE_PORT_IER	,	V_141
"PM IIR:\t\t%08x\n"	,	L_80
get_pin_flag	,	F_15
i915_next_seqno_get	,	F_90
PXVFREQ_BASE	,	V_251
vlv_undo_pipe_scramble_reset	,	F_209
container_of	,	F_28
userbuf	,	V_187
u64	,	T_9
"bit9/bit11"	,	L_225
bytes	,	V_195
drm_file	,	V_100
GEN6_RP_PREV_DOWN	,	V_237
pages_pin_count	,	V_556
"on\n"	,	L_148
"IRQs disabled: %s\n"	,	L_275
VLV_MASTER_IER	,	V_152
GAM_ECOCHK	,	V_404
GEN6_RP_ENABLE	,	V_288
GEN6_CAGF_MASK	,	V_240
I915_TILING_X	,	V_31
"FBC unsupported on plane"	,	L_193
I915_WRITE	,	F_206
i915_vma_unbind	,	F_243
describe_ctx	,	F_23
"GFXEC: %ld\n"	,	L_212
i915_edp_psr_status	,	F_169
GEN6_RP_CUR_UP	,	V_233
VLV_PLL_DW5	,	F_164
"Max overclocked frequency: %dMHz\n"	,	L_127
VLV_PLL_DW7	,	F_165
"%d\t\t%d\t\t\t\t%d\n"	,	L_211
i915_ring_stop_set	,	F_232
I915_TILING_Y	,	V_32
VLV_PLL_DW3	,	F_163
height	,	V_364
"collecting CRCs for pipe %c, %s\n"	,	L_298
dent	,	V_11
power_domain_str	,	F_176
object_idr	,	V_110
snpcr	,	V_557
i915_chipset_val	,	F_137
node	,	V_8
i915_ring_freq_table	,	F_139
"Performance_Counter: %u\n"	,	L_270
intel_pipe_crc_entry	,	V_472
stop_rings	,	V_546
"DPIO PLL DW5 CH1: 0x%08x\n"	,	L_259
i915_interrupt_info	,	F_61
rgvswctl	,	V_203
"DPIO PLL DW10 CH1: 0x%08x\n"	,	L_263
i915_gfx_val	,	F_138
LIST_HEAD	,	F_30
num_pd_pages	,	V_397
INTEL_PIPE_CRC_SOURCE_NONE	,	V_467
drm_minor	,	V_2
GEN6_GT_GFX_RC6_LOCKED	,	V_314
INTEL_OUTPUT_EDP	,	V_497
seq_printf	,	F_10
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_529
min	,	F_187
RSX_STATUS_RC1E	,	V_277
"DISP_ARB_CTL = 0x%08x\n"	,	L_242
key	,	V_6
INTEL_INFO	,	F_9
"%s: %u objects, %zu bytes (%zu active, %zu inactive, %zu unbound)\n"	,	L_40
RING_MODE_GEN7	,	F_156
i915_gem_object_put_pages	,	F_244
valleyview_set_rps	,	F_248
dirty	,	V_44
gem_request	,	V_131
atomic_read	,	F_52
"Deepest RC6 Enabled: %s\n"	,	L_169
i915_pipe_crc_data	,	V_479
IS_VALLEYVIEW	,	F_70
i915_gem_obj_ggtt_bound	,	F_38
"bit9/bit10/bit17"	,	L_228
drm_i915_private	,	V_65
uint32_t	,	T_11
N_WORDS	,	F_224
i915_llc	,	F_167
"aliasing PPGTT:\n"	,	L_251
global_list	,	V_94
"bit9"	,	L_223
" (pinned x %d)"	,	L_16
is_initialized	,	V_61
buf	,	V_194
"unknown reason"	,	L_198
S_IWUSR	,	V_565
"Render IIR:\t%08x\n"	,	L_77
i915_power_domain_info	,	F_178
GEN6_GT_CORE_STATUS	,	V_302
"pd gtt offset: 0x%08x\n"	,	L_252
"w/ctx: %d, w/o ctx: %d\n"	,	L_106
GAMTARBMODE	,	V_391
"DPIO PLL DW3 CH1: 0x%08x\n"	,	L_257
"forcewake count = %u\n"	,	L_221
i915_forcewake_release	,	F_256
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_293
PIPE_CRC_SOURCE_DP_C_VLV	,	V_508
i915_next_seqno_set	,	F_91
"RPSTAT1: 0x%08x\n"	,	L_112
RING_PP_DIR_BASE	,	F_157
I915_TILING_NONE	,	V_30
i915_error_state_buf_init	,	F_86
n_entries	,	V_462
i915_ppgtt_info	,	F_160
i9xx_pipe_crc_ctl_reg	,	F_207
"Forcewake Media Count = %u\n"	,	L_163
fb_lock	,	V_368
"TRANSCODER_C"	,	L_284
"TRANSCODER_B"	,	L_283
vm	,	V_51
"%pK: %s%s%s %8zdKiB %02x %02x %u %u %u%s%s%s"	,	L_11
pid_task	,	F_45
ellc_size	,	V_409
pending	,	V_124
"mode too large"	,	L_192
f_flags	,	V_468
"   "	,	L_27
"Display IMR:\t%08x\n"	,	L_73
GEN8_GT_IMR	,	F_63
"C1DRB3 = 0x%04x\n"	,	L_235
"TRANSCODER_A"	,	L_282
missed_irq_rings	,	V_547
wq	,	V_471
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_294
GEN8_DE_PORT_IMR	,	V_139
gpu_idle	,	V_423
" (stolen: %08lx)"	,	L_22
simple_read_from_buffer	,	F_88
skip_spaces	,	F_219
sink_support	,	V_413
"  %u [%u] inactive objects, %zu [%zu] bytes\n"	,	L_34
"fw_mediacount = %u\n"	,	L_220
dentry	,	V_4
PINEVIEW_SELF_REFRESH_EN	,	V_341
"RS1 VID: %d\n"	,	L_144
idr_for_each	,	F_43
i915_fbc_status	,	F_123
last_write_seqno	,	V_41
"PIPE_C"	,	L_278
intel_encoder	,	V_490
i915_handle_error	,	F_230
base	,	V_36
i915_ips_status	,	F_126
FW_BLC_SELF_EN	,	V_337
"DPIO PLL DW7 CH0: 0x%08x\n"	,	L_260
error_priv	,	V_183
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_350
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_525
page_addr	,	V_177
rcctl1	,	V_282
"no"	,	L_2
"Render Power Well: %s\n"	,	L_158
user_pin_count	,	V_27
GEN6_RP_CUR_DOWN_EI	,	V_235
init_waitqueue_head	,	F_261
"not enough stolen memory"	,	L_190
"No flip due on pipe %c (plane %c)\n"	,	L_42
"Current sequence (%s): %u\n"	,	L_53
RING_PP_DIR_DCLV	,	F_159
val	,	V_196
comm	,	V_113
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_104
RCX_SW_EXIT	,	V_273
single_open	,	F_197
rpprevdown	,	V_225
work	,	V_121
"RC3 (RC6+)\n"	,	L_153
i915_gem_set_seqno	,	F_92
"P%02dVIDFREQ: 0x%08x (VID: %d)\n"	,	L_134
i915_ring_test_irq_set	,	F_236
"DPFLIPSTAT:\t%08x\n"	,	L_83
fence_reg	,	V_49
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_522
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_524
"Manually setting wedged to %llu\n"	,	L_306
GFX_MODE	,	V_402
"No requests\n"	,	L_52
pipe_crc_info	,	V_452
"North Display Interrupt identity:	%08x\n"	,	L_90
GEN6_RP_MEDIA_SW_MODE	,	V_290
"disabled\n"	,	L_201
RSTDBYCTL	,	V_261
FBC_UNSUPPORTED	,	V_321
ENODEV	,	V_345
private_data	,	V_184
kfree	,	F_84
POWER_DOMAIN_AUDIO	,	V_439
GEN6_MBC_SNPCR_MASK	,	V_559
i915_error_state_open	,	F_79
"HW context "	,	L_217
I915_READ	,	F_62
mutex	,	V_360
debugfs_create_file	,	F_191
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_249
ironlake_drpc_info	,	F_110
"Turbo enabled: %s\n"	,	L_156
out	,	V_193
gpu_freq	,	V_346
"Display Engine misc interrupt identity:\t%08x\n"	,	L_65
gen	,	V_24
rpupei	,	V_220
GEN6_CURBSYTAVG_MASK	,	V_243
GEN8_DE_PIPE_IIR	,	F_68
power	,	V_417
to_intel_framebuffer	,	F_146
i915_swizzle_info	,	F_150
active_list	,	V_76
irqs_disabled	,	V_425
"?"	,	L_289
EAGAIN	,	V_470
"RC6+  voltage: %dmV\n"	,	L_182
"GFX_MODE: 0x%08x\n"	,	L_247
GEN6_CORE_CPD_STATE_MASK	,	V_310
EINVAL	,	V_79
"Core Power Down\n"	,	L_171
depth	,	V_365
DROP_UNBOUND	,	V_555
gfx	,	V_344
"power context "	,	L_215
"RP PREV UP: %dus\n"	,	L_120
udelay	,	F_117
info_ent	,	V_12
rpdownei	,	V_223
I915_READ_IMR	,	F_73
VLV_GTLC_PW_STATUS	,	V_292
CIRC_CNT	,	F_184
MEMMODE_SWMODE_EN	,	V_266
copy_from_user	,	F_226
MEMSTAT_VID_SHIFT	,	V_208
I915_BIT_6_SWIZZLE_NONE	,	V_374
mem_freq	,	V_249
data	,	V_18
tmp_pos	,	V_191
"INTTOEXT%02d: 0x%08x\n"	,	L_135
i915_delayfreq_table	,	F_107
power_domain	,	V_446
enc_to_dig_port	,	F_201
list_sort	,	F_32
"Render p-state ratio: %d\n"	,	L_113
IS_I945G	,	F_131
drm_i915_private_t	,	T_5
INSTPM_SELF_EN	,	V_339
I915_READ_NOTRACE	,	F_116
"C0DRB3 = 0x%04x\n"	,	L_234
POWER_DOMAIN_NUM	,	V_448
"Inactive:\n"	,	L_26
"Pipe %c IIR:\t%08x\n"	,	L_59
offset	,	V_399
S_IRUGO	,	V_480
i915_gen6_forcewake_count_info	,	F_148
DCC	,	V_384
"Forcewake Render Count = %u\n"	,	L_162
debugfs_lock	,	V_13
gen6_set_rps	,	F_250
"GMCH temp: %ld\n"	,	L_205
rdmsrl	,	F_174
drm_i915_error_state_buf	,	V_189
opregion	,	V_352
pd_offset	,	V_403
i915_error_state_put	,	F_83
POWER_DOMAIN_PIPE_C_PANEL_FITTER	,	V_433
filep	,	V_451
i915_gem_seqno_info	,	F_58
i915_rstdby_delays	,	F_93
INSTPM	,	V_338
max_delay	,	V_349
file_stats	,	V_88
I915_MAX_PIPES	,	V_485
"MAD_DIMM_C0 = 0x%08x\n"	,	L_236
i915_cur_delayinfo	,	F_95
pin_display	,	V_48
"&lt;unknown&gt;"	,	L_41
"Total fences = %d\n"	,	L_101
purgeable_count	,	V_97
GEN8_DE_PIPE_IMR	,	F_67
DC_BALANCE_RESET_VLV	,	V_511
" (%s mappable)"	,	L_23
display_crc_ctl_open	,	F_196
i915_energy_uJ	,	F_173
readl	,	F_118
list_head	,	V_63
"HW control enabled: %s\n"	,	L_138
rcu_read_unlock	,	F_46
ifbdev	,	V_356
"\tPDP%d 0x%016llx\n"	,	L_246
bytes_read	,	V_464
no_fbc_reason	,	V_319
POWER_DOMAIN_TRANSCODER_EDP	,	V_437
list_for_each_entry_reverse	,	F_42
CRSTANDVID	,	V_200
FBC_NOT_TILED	,	V_327
"RP PREV DOWN: %dus\n"	,	L_123
GEN6_GT_GFX_RC6p	,	V_316
PINNED_LIST	,	V_114
i915_gem_fence_regs_info	,	F_74
MCH_SECP_NRG_STTS	,	V_420
"too many words, allowed &lt;= %d\n"	,	L_300
stolen	,	V_53
pipe_crc_set_source	,	F_213
drm_i915_gem_request	,	V_130
aliasing_ppgtt	,	V_396
i915_gfxec	,	F_140
requirements_met	,	V_422
get_tiling_flag	,	F_16
VLV_IIR_RW	,	V_150
"PM IER:\t\t%08x\n"	,	L_79
