// Seed: 1763528129
module module_0 #(
    parameter id_6 = 32'd60
) (
    id_1
);
  output wire id_1;
  logic id_2;
  ;
  id_3(
      1'd0
  );
  logic [1 : -1] id_4;
  assign id_4[-1] = id_3;
  assign id_2 = id_3;
  parameter id_5 = 1;
  wire _id_6;
  always_latch @(posedge id_4 or id_5) begin : LABEL_0
    return id_5[id_6];
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (id_8);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15;
endmodule
