{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"1.35132",
   "Addressing View_TopLeft":"-224,-47",
   "Color Coded_ScaleFactor":"0.470659",
   "Color Coded_TopLeft":"-750,0",
   "Default View_Layers":"/CFG/cfgmclk_pll_50MHz:true|/SCOPE_FSM_Timebase_CE_1:true|/mig_7series_0_ui_clk_sync_rst:true|/TRX_rx24_32bits_CD100_1:true|/EUI48_data_1:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:true|/TRX_tx_DDS1_gpio_ampt_1:true|/TRX_post_fft_rx09_mem_b_dout_1:true|/PWM_lights/RGB_blue_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:true|/mig_7series_0_ui_addn_clk_2_50MHz:true|/TRX_clk_trx_pll_25MHz_vio_1:true|/PWM_lights/RGB_green_compare_0_S:true|/rst_mig_7series_0_100M_peripheral_reset:true|/mig_7series_0_ui_addn_clk_0_200MHz:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:true|/TRX_ip2intc_irpt_1:true|/CLK2_125MHz_mgt_g_0:true|/CLOCK/CLOCK_c_counter_binary_0_Q:true|/TRX_tx_im_1:true|/CLK0_NA_0:true|/mig_7series_0_ui_addn_clk_1_100MHz:true|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:true|/PWM_lights/RGB_red_compare_0_S:true|/TRX_data_count_1:true|/TRX_rx_clkdiv_16MHz_in_1:true|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:true|/PWM_lights/LCD_BL_compare_0_S:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:true|/TRX_decoder_rx09_ch00_squelch_lvl_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:true|/TRX_tx_DDS0_gpio_ampt_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:true|/ARESETN_1:true|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:true|/TRX_rd_data_count_CD100_1:true|/UART0/axi_UART0_gpio_0_ip2intc_irpt:true|/decoder_rx09_ch00_int_0:true|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:true|/reset_1:true|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:true|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:true|/CLK1B_50MHz_phy_clk_0:true|/decoder_rx09_ch00_center_pos_1:true|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:true|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:true|/UART0_clk_wiz_0_clk_out1:true|/microblaze_0_Clk_100MHz:true|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:true|/CFG/axi_quad_spi_0_ip2intc_irpt:true|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:true|/rst_mig_7series_0_100M_mb_reset:true|/TRX_tx_DDS0_gpio_inc_1:true|/decoder_rx09_ch00_strength_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:true|/mdm_USER2_0_Debug_SYS_Rst_0:true|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:true|/TRX_rx09_32bits_CD100_1:true|/TRX_tx_re_1:true|/ETH0/mii_y_adapater_0_s_mii_rx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:true|/CLOCK/CLOCK_c_shift_ram_0_Q:true|/PWM_lights/PWM_counter_binary_0_Q:true|/CLK0_NA_g_0:true|/ETH0/mii_y_adapater_0_s_mii_tx_clk:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:true|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:true|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:true|/TRX_pushdata_rx09_irpt_1:true|/EUI48_state_1:true|/CFG/SC0712_0_reset_out:true|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:true|/UART0/axi_UART0_uartlite_0_interrupt:true|/decoder_rx09_ch00_noise_1:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:true|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:true|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:true|/EUI48_abort_1:true|/axi_BOARD_iic_0_iic2intc_irpt:true|/TRX_clk_trx_26MHz_vio_1:true|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:true|/rst_mig_7series_0_50M_peripheral_aresetn:true|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:true|/SCOPE_FSM_FIFO_Rst_1:true|/PLL_int_1:true|/axi_timer_0_interrupt:true|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:true|/ETH0/rst_n_0:true|/rst_mig_7series_0_100M_bus_struct_reset:true|",
   "Default View_ScaleFactor":"0.415867",
   "Default View_TopLeft":"2289,6925",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.579232",
   "Grouping and No Loops_TopLeft":"-221,-167",
   "Interfaces View_Layers":"/CFG/cfgmclk_pll_50MHz:false|/SCOPE_FSM_Timebase_CE_1:false|/mig_7series_0_ui_clk_sync_rst:false|/TRX_rx24_32bits_CD100_1:false|/EUI48_data_1:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out1_RMII:false|/TRX_tx_DDS1_gpio_ampt_1:false|/TRX_post_fft_rx09_mem_b_dout_1:false|/PWM_lights/RGB_blue_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_13_Q:false|/mig_7series_0_ui_addn_clk_2_50MHz:false|/TRX_clk_trx_pll_25MHz_vio_1:false|/PWM_lights/RGB_green_compare_0_S:false|/rst_mig_7series_0_100M_peripheral_reset:false|/mig_7series_0_ui_addn_clk_0_200MHz:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_bus_struct_reset:false|/TRX_ip2intc_irpt_1:false|/CLK2_125MHz_mgt_g_0:false|/CLOCK/CLOCK_c_counter_binary_0_Q:false|/TRX_tx_im_1:false|/CLK0_NA_0:false|/mig_7series_0_ui_addn_clk_1_100MHz:false|/PWM_lights/axi_PWM_gpio_0_ip2intc_irpt:false|/PWM_lights/RGB_red_compare_0_S:false|/TRX_data_count_1:false|/TRX_rx_clkdiv_16MHz_in_1:false|/ETH0/ETH0_txd_CDC_c_shift_ram_0_Q:false|/PWM_lights/LCD_BL_compare_0_S:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_11_Q:false|/TRX_decoder_rx09_ch00_squelch_lvl_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_10_Q:false|/TRX_tx_DDS0_gpio_ampt_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_8_Q:false|/ARESETN_1:false|/ROTENC_decoder/ROTENC_counter_32bit_0_Q:false|/TRX_rd_data_count_CD100_1:false|/UART0/axi_UART0_gpio_0_ip2intc_irpt:false|/decoder_rx09_ch00_int_0:false|/ETH0/ETH0_LEDstatus_CDC_c_shift_ram_0_Q:false|/reset_1:false|/BOOT_PLL/BOOT_PLL_proc_sys_reset_0_mb_reset:false|/ETH0/ETH0_MIIstatus_CDC_c_shift_ram_0_Q:false|/CLK1B_50MHz_phy_clk_0:false|/decoder_rx09_ch00_center_pos_1:false|/ETH0/ETH0_rxd_CDC_c_shift_ram_0_Q:false|/ETH0/ETH0_axi_ethernetlite_0_ip2intc_irpt:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_7_Q:false|/UART0_clk_wiz_0_clk_out1:false|/microblaze_0_Clk_100MHz:false|/ETH0/ETH0_LEDs/ETH0_LEDs_c_counter_binary_0_THRESH0:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_12_Q:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/BOOT_PLL/proc_sys_reset_0_peripheral_aresetn:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_0_Q:false|/CFG/axi_quad_spi_0_ip2intc_irpt:false|/CLOCK/CLOCK_CDC_c_shift_ram_1_Q:false|/rst_mig_7series_0_100M_mb_reset:false|/TRX_tx_DDS0_gpio_inc_1:false|/decoder_rx09_ch00_strength_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_2_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_1_Q:false|/mdm_USER2_0_Debug_SYS_Rst_0:false|/UART0/rst_mig_7series_0_12M_peripheral_aresetn:false|/TRX_rx09_32bits_CD100_1:false|/TRX_tx_re_1:false|/ETH0/mii_y_adapater_0_s_mii_rx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out3_Scope:false|/CLOCK/CLOCK_c_shift_ram_0_Q:false|/PWM_lights/PWM_counter_binary_0_Q:false|/CLK0_NA_g_0:false|/ETH0/mii_y_adapater_0_s_mii_tx_clk:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out2_fmeter:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_14_Q:false|/CLK1B_CW_0/CLK1B_clk_wiz_0_clk_out4_000deg:false|/ETH0/ETH0_axi_ethernetlite_0_phy_rst_n:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_9_Q:false|/TRX_pushdata_rx09_irpt_1:false|/EUI48_state_1:false|/CFG/SC0712_0_reset_out:false|/CFG/CFG_clk_wiz_0_clkmclk_pll_65MHz_vio:false|/UART0/axi_UART0_uartlite_0_interrupt:false|/decoder_rx09_ch00_noise_1:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_16_Q:false|/CLK1B_CW_0/CLK1B_c_shift_ram_0_Q:false|/SCOPE/SCOPE_Signals_CDC_c_shift_ram_15_Q:false|/EUI48_abort_1:false|/axi_BOARD_iic_0_iic2intc_irpt:false|/TRX_clk_trx_26MHz_vio_1:false|/BOOT_PLL/BOOT_proc_sys_reset_0_interconnect_aresetn:false|/rst_mig_7series_0_50M_peripheral_aresetn:false|/SCOPE/SCOPE_Timebase_c_counter_binary_0_Q:false|/SCOPE_FSM_FIFO_Rst_1:false|/PLL_int_1:false|/axi_timer_0_interrupt:false|/ROTENC_decoder/axi_ROTENC_gpio_0_ip2intc_irpt:false|/ETH0/rst_n_0:false|/rst_mig_7series_0_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"1.35132",
   "Interfaces View_TopLeft":"-224,-1",
   "No Loops_ScaleFactor":"0.339487",
   "No Loops_TopLeft":"-365,-430",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.345465",
   "Reduced Jogs_TopLeft":"-365,-301",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -200 -y 7600 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 11 -x 9770 -y 8170 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 11 -x 9770 -y 4830 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 11 -x 9770 -y 4420 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 11 -x 9770 -y 9870 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -200 -y 7710 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 11 -x 9770 -y 7440 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -200 -y 8490 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 11 -x 9770 -y 7250 -defaultsOSRD
preplace port TRX_CONFIG_SPI -pg 1 -lvl 11 -x 9770 -y 1130 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 11 -x 9770 -y 7800 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 11 -x 9770 -y 7770 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 11 -x 9770 -y 5860 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -200 -y 5580 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -200 -y 10130 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -200 -y 10160 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 11 -x 9770 -y 9650 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 11 -x 9770 -y 8230 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -200 -y 3770 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 11 -x 9770 -y 8140 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -200 -y 9220 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -200 -y 9250 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -200 -y 8610 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -200 -y 8240 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -200 -y 8180 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -200 -y 3800 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -200 -y 3620 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -200 -y 3650 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -200 -y 3680 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 11 -x 9770 -y 3730 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 11 -x 9770 -y 3760 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 11 -x 9770 -y 3790 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -200 -y 3710 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 11 -x 9770 -y 3950 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 11 -x 9770 -y 3920 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x -200 -y 8920 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x -200 -y 8980 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x -200 -y 8950 -defaultsOSRD
preplace port mig_7series_0_ui_clk_sync_rst -pg 1 -lvl 11 -x 9770 -y 9620 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 11 -x 9770 -y 9590 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x -200 -y 7740 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x -200 -y 7800 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x -200 -y 7770 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x -200 -y 8550 -defaultsOSRD
preplace port mig_7series_0_ui_addn_clk_0_200MHz -pg 1 -lvl 11 -x 9770 -y 8200 -defaultsOSRD
preplace port LVDS_mrk09ok -pg 1 -lvl 0 -x -200 -y 9400 -defaultsOSRD
preplace port LVDS_mrk24ok -pg 1 -lvl 0 -x -200 -y 9430 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 11 -x 9770 -y 10000 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 11 -x 9770 -y 10100 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 11 -x 9770 -y 10200 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 11 -x 9770 -y 10300 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 11 -x 9770 -y 10500 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 11 -x 9770 -y 4950 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 11 -x 9770 -y 5010 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 11 -x 9770 -y 930 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 11 -x 9770 -y 250 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 11 -x 9770 -y 120 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 11 -x 9770 -y 590 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 11 -x 9770 -y 90 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -200 -y 5340 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 11 -x 9770 -y 6300 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -200 -y 5310 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 11 -x 9770 -y 3820 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 11 -x 9770 -y 9770 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 11 -x 9770 -y 3980 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -200 -y 3740 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x -200 -y 9160 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x -200 -y 9130 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x -200 -y 9100 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x -200 -y 9460 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 11 -x 9770 -y 9680 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x -200 -y 8740 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x -200 -y 8580 -defaultsOSRD
preplace portBus TRX_rx_rd_data_count -pg 1 -lvl 0 -x -200 -y 8520 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x -200 -y 8860 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x -200 -y 8890 -defaultsOSRD
preplace portBus TRX_tx_data_count -pg 1 -lvl 0 -x -200 -y 8770 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x -200 -y 9040 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x -200 -y 8640 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x -200 -y 8800 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x -200 -y 8830 -defaultsOSRD
preplace portBus decoder_rx09_chXX_sql_open -pg 1 -lvl 0 -x -200 -y 9070 -defaultsOSRD
preplace portBus decoder_rx09_chXX_active -pg 1 -lvl 0 -x -200 -y 9010 -defaultsOSRD
preplace portBus decoder_rx09_ch01_noise -pg 1 -lvl 0 -x -200 -y 9190 -defaultsOSRD
preplace portBus decoder_rx09_ch02_noise -pg 1 -lvl 0 -x -200 -y 9340 -defaultsOSRD
preplace portBus decoder_rx09_ch03_noise -pg 1 -lvl 0 -x -200 -y 9550 -defaultsOSRD
preplace portBus decoder_rx09_ch04_noise -pg 1 -lvl 0 -x -200 -y 9640 -defaultsOSRD
preplace portBus decoder_rx09_ch05_noise -pg 1 -lvl 0 -x -200 -y 9730 -defaultsOSRD
preplace portBus decoder_rx09_ch06_noise -pg 1 -lvl 0 -x -200 -y 9820 -defaultsOSRD
preplace portBus decoder_rx09_ch07_noise -pg 1 -lvl 0 -x -200 -y 80 -defaultsOSRD
preplace portBus decoder_rx09_ch01_strength -pg 1 -lvl 0 -x -200 -y 9280 -defaultsOSRD
preplace portBus decoder_rx09_ch02_strength -pg 1 -lvl 0 -x -200 -y 9520 -defaultsOSRD
preplace portBus decoder_rx09_ch03_strength -pg 1 -lvl 0 -x -200 -y 9610 -defaultsOSRD
preplace portBus decoder_rx09_ch04_strength -pg 1 -lvl 0 -x -200 -y 9670 -defaultsOSRD
preplace portBus decoder_rx09_ch05_strength -pg 1 -lvl 0 -x -200 -y 9790 -defaultsOSRD
preplace portBus decoder_rx09_ch06_strength -pg 1 -lvl 0 -x -200 -y 9850 -defaultsOSRD
preplace portBus decoder_rx09_ch07_strength -pg 1 -lvl 0 -x -200 -y 110 -defaultsOSRD
preplace portBus decoder_rx09_ch01_center_pos -pg 1 -lvl 0 -x -200 -y 9310 -defaultsOSRD
preplace portBus decoder_rx09_ch02_center_pos -pg 1 -lvl 0 -x -200 -y 9370 -defaultsOSRD
preplace portBus decoder_rx09_ch03_center_pos -pg 1 -lvl 0 -x -200 -y 9580 -defaultsOSRD
preplace portBus decoder_rx09_ch04_center_pos -pg 1 -lvl 0 -x -200 -y 9700 -defaultsOSRD
preplace portBus decoder_rx09_ch05_center_pos -pg 1 -lvl 0 -x -200 -y 9760 -defaultsOSRD
preplace portBus decoder_rx09_ch06_center_pos -pg 1 -lvl 0 -x -200 -y 20 -defaultsOSRD
preplace portBus decoder_rx09_ch07_center_pos -pg 1 -lvl 0 -x -200 -y 50 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO1_o -pg 1 -lvl 11 -x 9770 -y 1290 -defaultsOSRD
preplace portBus TRX_CONFIG_GPIO2_i -pg 1 -lvl 0 -x -200 -y 1720 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_o -pg 1 -lvl 11 -x 9770 -y 1470 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO1_i -pg 1 -lvl 0 -x -200 -y 1750 -defaultsOSRD
preplace portBus TRX_TX_DDS_GPIO2_o -pg 1 -lvl 11 -x 9770 -y 1510 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO1_o -pg 1 -lvl 11 -x 9770 -y 1660 -defaultsOSRD
preplace portBus TRX_TX_DDSAMPL_GPIO2_o -pg 1 -lvl 11 -x 9770 -y 1700 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO1_i -pg 1 -lvl 0 -x -200 -y 1780 -defaultsOSRD
preplace portBus TRX_RX_PUSHDATA_GPIO2_o -pg 1 -lvl 11 -x 9770 -y 1890 -defaultsOSRD
preplace portBus TRX_LVDS_tx09_fifo_din -pg 1 -lvl 0 -x -200 -y 9490 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 9 -x 8400 -y 7990 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 3940 -y 6464 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 6730 -y 2830 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 290 -y 8950 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 4 -x 2760 -y 8700 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 10 -x 9180 -y 8928 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 8 -x 8130 -y 7980 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 7 -x 6730 -y 4312 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 7 -x 6730 -y 108 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 7 -x 6730 -y 3140 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 7 -x 6730 -y 1396 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 3 -x 1730 -y 7998 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 7 -x 6730 -y 2114 -defaultsOSRD
preplace inst microblaze_0_axi_mem_interconnect_0 -pg 1 -lvl 6 -x 5240 -y 5836 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 5240 -y 5556 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 9 -x 8400 -y 9200 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 3 -x 1730 -y 5460 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 2760 -y 8400 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_0 -pg 1 -lvl 5 -x 3940 -y 5824 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 4 -x 2760 -y 7710 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 4 -x 2760 -y 7600 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 5 -x 3940 -y 6240 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 7 -x 6730 -y 1736 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 7 -x 6730 -y 1948 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 7 -x 6730 -y 770 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 10 -x 9180 -y 9728 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 6 -x 5240 -y 4494 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 7 -x 6730 -y 2354 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 6 -x 5240 -y 5270 -defaultsOSRD
preplace inst AXI_TRX -pg 1 -lvl 7 -x 6730 -y 354 -defaultsOSRD
preplace inst microblaze_0_axi_periph_interconnect_1 -pg 1 -lvl 6 -x 5240 -y 4044 -defaultsOSRD
preplace inst xlconstant_val1_len1 -pg 1 -lvl 3 -x 1730 -y 8796 -defaultsOSRD
preplace inst rst_proc_sys_reset_0 -pg 1 -lvl 2 -x 760 -y 9010 -defaultsOSRD
preplace inst SREC_boot_loader_FSM_0 -pg 1 -lvl 4 -x 2760 -y 9050 -defaultsOSRD
preplace netloc ARESETN_1 1 1 5 470J 5300 NJ 5300 1980J 5364 3220J 5374 4340
preplace netloc SC0712_0_reset_out 1 6 4 5920 2680 7330 7690 NJ 7690 8850J
preplace netloc lt_F1_mgt_ref 1 9 1 8840 7910n
preplace netloc lt_F0_MIG_50mhz 1 9 1 8870 7890n
preplace netloc labtools_fmeter_0_update 1 9 1 8720 8090n
preplace netloc lt_F3_CLK0 1 9 1 8800 7950n
preplace netloc lt_F2_CLK1B 1 9 1 8830 7930n
preplace netloc microblaze_0_Clk_100MHz 1 0 11 30 8810 550 8518 940 8420 1980 6484 3230 5424 4440 3734 5680 2690 7310 7720 8240 8150 8670J 8140 NJ
preplace netloc mig_7series_0_mmcm_locked 1 0 11 30 9050 530 8736 NJ 8736 1880 8820 NJ 8820 NJ 8820 NJ 8820 7130 8208 NJ 8208 NJ 8208 9430J
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 6 5 5920 2960 7270 7750 NJ 7750 NJ 7750 9470J
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 3 5 1990 5794 3170 3740 4230J 3694 5720 2970 7200
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 11 10 8680 NJ 8680 NJ 8680 1960 3770 NJ 3770 4310J 3724 5780 2700 7300 7710 8250 8198 NJ 8198 9440J
preplace netloc reset_1 1 0 6 -150J 5290 NJ 5290 NJ 5290 1990J 5354 3230J 5364 4410
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 4 460J 7540 NJ 7540 NJ 7540 3120
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 2 970 8430 N
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 6 490J 8508 950 8310 1970 6134 3240 5434 4450 3744 5690
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 4 3 3050 3720 4190J 3654 5710J
preplace netloc CLK2_125MHz_mgt_g_0 1 4 4 NJ 7700 4440J 7910 NJ 7910 NJ
preplace netloc lt_fmeter_xlconcat_0_dout 1 8 1 8230 7980n
preplace netloc mig_7series_0_init_calib_complete 1 7 4 7230J 7740 NJ 7740 NJ 7740 9480J
preplace netloc UART0_clk_wiz_0_clk_out1 1 6 5 5920 8218 NJ 8218 NJ 8218 8530 8218 9410J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 1 10 480J 8290 NJ 8290 NJ 8290 NJ 8290 NJ 8290 5870 8268 NJ 8268 NJ 8268 8670J 8228 9390J
preplace netloc lt_F4_TRX_LVDS_divclk 1 9 1 8760 7970n
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 7 2 7280 7730 8220J
preplace netloc UART0_UART0EXT_CTSn 1 7 4 7190J 7780 NJ 7780 NJ 7780 9450J
preplace netloc UART0_UART0EXT_DSRn 1 7 4 7170J 7790 NJ 7790 NJ 7790 9420J
preplace netloc UART0_UART0EXT_DCDn 1 7 4 7160J 7800 NJ 7800 NJ 7800 9400J
preplace netloc UART0_UART0EXT_RIn 1 7 4 7150J 7810 NJ 7810 NJ 7810 9380J
preplace netloc UART0EXT_RTSn_1 1 0 7 -20J 4354 NJ 4354 NJ 4354 NJ 4354 NJ 4354 NJ 4354 5470J
preplace netloc UART0EXT_DTRn_1 1 0 7 -30J 4344 NJ 4344 NJ 4344 NJ 4344 NJ 4344 NJ 4344 5540J
preplace netloc UART0_UART0_rst_n 1 7 4 7140J 7820 NJ 7820 NJ 7820 9360J
preplace netloc PWM_lights_LCD_rstn 1 7 4 7330J 90 NJ 90 NJ 90 NJ
preplace netloc PWM_lights_LED_RGB_blue 1 7 4 7260J 120 NJ 120 NJ 120 NJ
preplace netloc PWM_lights_LED_RGB_green 1 7 4 7240J 250 NJ 250 NJ 250 NJ
preplace netloc PWM_lights_LCD_BL 1 7 4 7230J 260 NJ 260 NJ 260 9750J
preplace netloc PWM_lights_LED_RGB_red 1 7 4 7220J 270 NJ 270 NJ 270 9740J
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 7 -140J 3810 NJ 3810 NJ 3810 1940J 3750 NJ 3750 4260J 3704 5790J
preplace netloc rotenc_dec_cnt_en_1 1 0 7 -120J 3830 NJ 3830 NJ 3830 1950J 3760 NJ 3760 4280J 3714 5820J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 10 NJ 8610 NJ 8610 NJ 8610 1920J 8800 NJ 8800 NJ 8800 5890 8668 NJ 8668 NJ 8668 N
preplace netloc ETH0_DA_G 1 7 4 NJ 1266 NJ 1266 NJ 1266 9560J
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 6 980 8300 1930 8300 NJ 8300 NJ 8300 NJ 8300 7040
preplace netloc axi_timer_0_interrupt 1 2 5 1020 5320 1880J 5384 3070J 5394 NJ 5394 5480
preplace netloc decoder_rx09_ch00_int_0 1 0 3 -150J 7868 NJ 7868 NJ
preplace netloc PLL_int_1 1 0 3 NJ 8240 NJ 8240 930J
preplace netloc UART0_ip2intc_irpt 1 2 6 1030 5350 1900J 5414 3000J 5404 4420J 5364 NJ 5364 6960
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 2 6 990 8258 NJ 8258 NJ 8258 NJ 8258 NJ 8258 7050
preplace netloc ROTENC_decoder_ip2intc_irpt 1 2 6 1000 8238 NJ 8238 NJ 8238 NJ 8238 NJ 8238 6980
preplace netloc UART0_interrupt 1 2 6 1010 8248 NJ 8248 NJ 8248 NJ 8248 NJ 8248 6970
preplace netloc ETH0_ip2intc_irpt 1 2 6 1040 8198 NJ 8198 NJ 8198 NJ 8198 5880J 8188 7030
preplace netloc PWM_lights_ip2intc_irpt 1 2 6 1030 8218 NJ 8218 NJ 8218 NJ 8218 5910J 8208 7090
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 7 -170J 3790 NJ 3790 NJ 3790 1910J 3720 3040J 3710 4180J 3634 5660J
preplace netloc ETH0_LINK_LED_g_0 1 0 7 NJ 3770 NJ 3770 NJ 3770 1890J 3700 3020J 3690 4160J 3604 5600J
preplace netloc ROTENC_decoder_Q 1 7 3 7220J 7760 NJ 7760 8750
preplace netloc CLK0_NA_0 1 4 1 3080J 6240n
preplace netloc CLK0_NA_g_0 1 5 3 4470 7900 NJ 7900 7120J
preplace netloc labtools_fmeter_0_F5 1 9 1 8730 7990n
preplace netloc labtools_fmeter_0_F6 1 9 1 8710 8010n
preplace netloc ETH0_s_mii_tx_clk 1 6 2 5890 1130 7260
preplace netloc ETH0_s_mii_rx_clk 1 6 2 5830 1636 7240
preplace netloc ETH0_DA_Y 1 7 4 NJ 1246 NJ 1246 NJ 1246 9570J
preplace netloc ETH0_LEDstatus_0 1 7 3 NJ 1346 NJ 1346 8820
preplace netloc ETH0_m_mii_txd_0 1 7 3 NJ 1366 NJ 1366 8790
preplace netloc ETH0_s_mii_rxd_0 1 7 3 7330 1396 NJ 1396 8780J
preplace netloc EUI48_EUI48_FSM_start 1 7 4 NJ 1736 NJ 1736 NJ 1736 9540J
preplace netloc EUI48_FSM_run_1 1 0 7 -180J 3780 NJ 3780 NJ 3780 1900J 3710 3030J 3700 4170J 3624 5630J
preplace netloc EUI48_data_1 1 0 10 NJ 5310 NJ 5310 NJ 5310 1920J 5374 3200J 5384 NJ 5384 5830 7830 NJ 7830 NJ 7830 8740J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 3 4 1950J 5344 3240J 5354 4240 3614 5610
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 7 1 7250 1918n
preplace netloc dcm_locked_1 1 6 2 5920 1838 6960
preplace netloc ETH0_MIIstatus_0 1 7 3 NJ 1406 NJ 1406 8770
preplace netloc ETH0_s_mii_col 1 6 2 5790 1110 6960
preplace netloc ETH0_s_mii_crs 1 6 2 5850 1070 6990
preplace netloc ETH0_s_mii_rx_dv 1 6 2 5860 1080 6980
preplace netloc ETH0_s_mii_rxd_1 1 6 2 5800 1120 6970
preplace netloc ETH0_s_mii_rx_er 1 6 2 5870 1090 7000
preplace netloc ETH0_m_mii_tx_en 1 6 2 5910 1040 7040
preplace netloc ETH0_m_mii_txd_1 1 6 2 5900 1060 7020
preplace netloc ETH0_m_mii_tx_er 1 6 2 5920 1050 7050
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 7 NJ 3620 NJ 3620 930J 3640 NJ 3640 NJ 3640 4110J 3534 5520J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 7 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 4120J 3544 5530J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 7 -170J 3670 NJ 3670 NJ 3670 NJ 3670 2990J 3660 4130J 3554 5540J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 7 4 NJ 710 NJ 710 NJ 710 9660J
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 7 4 NJ 730 NJ 730 NJ 730 9650J
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 7 4 NJ 750 NJ 750 NJ 750 9640J
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 7 4 NJ 770 NJ 770 NJ 770 9630J
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 7 -180J 3690 NJ 3690 NJ 3690 1870J 3680 3000J 3670 4140J 3564 5550J
preplace netloc USER_dbg_USER_dbg_out 1 10 1 9370J 9728n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 6 2 5910 1828 6970
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 6 2 5780 -2 7060
preplace netloc CLK1B_CW_0_psdone 1 7 3 NJ 1998 NJ 1998 8810
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 7 4 NJ 790 NJ 790 NJ 790 9620J
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 7 4 NJ 810 NJ 810 NJ 810 9610J
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 7 4 NJ 830 NJ 830 NJ 830 9600J
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 7 -160J 3710 NJ 3710 NJ 3710 1880J 3690 3010J 3680 4150J 3574 5560J
preplace netloc ETH0_phy_rst_n 1 7 4 NJ 1586 NJ 1586 NJ 1586 9550J
preplace netloc BOOT_PLL_peripheral_aresetn 1 2 5 1050 5340 1910J 5404 2990 5414 4430J 5374 5480
preplace netloc cfgmclk_pll_50MHz 1 2 8 1040 5330 1870J 5394 3250 5344 4290 3664 5650 2660 7320 7680 NJ 7680 8890J
preplace netloc gpio2_io_i_1 1 5 3 4470 3674 5730J 2670 6960
preplace netloc BOOT_PLL_gpio_io_o 1 6 1 5840 2394n
preplace netloc CFG_mon_GPIO1_O 1 7 3 NJ 2334 NJ 2334 8880
preplace netloc CFG_mon_GPIO1_I 1 7 3 NJ 2354 NJ 2354 8860
preplace netloc Net 1 7 4 NJ 2394 NJ 2394 NJ 2394 9510J
preplace netloc CFG_PLL_I2C_ext_scl_o 1 7 4 NJ 2414 NJ 2414 NJ 2414 9500J
preplace netloc CFG_eos 1 5 3 4460 3584 5580J 1146 7010
preplace netloc BOOT_PLL_interconnect_aresetn 1 6 1 5860 2870n
preplace netloc labtools_fmeter_0_F7 1 9 1 8700 8030n
preplace netloc labtools_fmeter_0_F8 1 9 1 8690 8050n
preplace netloc CFG_clkmclk_pll_65MHz_vio 1 7 1 7180 2454n
preplace netloc Status_LVDS_rx09_synced_1 1 0 10 -90J 8770 NJ 8770 1050J 8856 NJ 8856 3060J 8936 NJ 8936 NJ 8936 NJ 8936 NJ 8936 8690J
preplace netloc decoder_rx09_ch00_center_pos_1 1 0 10 NJ 9160 NJ 9160 NJ 9160 1870J 9170 3190J 9070 NJ 9070 NJ 9070 NJ 9070 NJ 9070 8640J
preplace netloc decoder_rx09_ch00_strength_1 1 0 10 NJ 9130 460J 9180 NJ 9180 NJ 9180 3210J 9100 NJ 9100 NJ 9100 NJ 9100 NJ 9100 8820J
preplace netloc decoder_rx09_ch00_noise_1 1 0 10 -110J 9230 NJ 9230 NJ 9230 NJ 9230 3220J 9080 NJ 9080 NJ 9080 NJ 9080 NJ 9080 8690J
preplace netloc Status_LVDS_rx24_synced_1 1 0 10 -80J 9080 510J 9120 990J 9130 1940J 9150 3150J 8988 NJ 8988 NJ 8988 NJ 8988 NJ 8988 NJ
preplace netloc pulldata_dds_inc_1 1 0 10 -60J 8780 NJ 8780 960J 8926 NJ 8926 NJ 8926 NJ 8926 NJ 8926 NJ 8926 NJ 8926 8820J
preplace netloc dds_tx09_ptt_1 1 0 10 -70J 9090 470J 9210 NJ 9210 NJ 9210 3170J 8948 NJ 8948 NJ 8948 NJ 8948 NJ 8948 NJ
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 8 NJ 7740 NJ 7740 NJ 7740 1920J 7970 NJ 7970 NJ 7970 NJ 7970 NJ
preplace netloc TRX_rx24_32bits_CD100_1 1 0 10 -130J 8590 NJ 8590 NJ 8590 NJ 8590 NJ 8590 NJ 8590 NJ 8590 NJ 8590 NJ 8590 8680J
preplace netloc TRX_rx09_32bits_CD100_1 1 0 10 NJ 8580 NJ 8580 NJ 8580 NJ 8580 NJ 8580 NJ 8580 NJ 8580 NJ 8580 NJ 8580 8670J
preplace netloc TRX_rx_rd_data_count_1 1 0 10 NJ 8520 540J 8528 NJ 8528 NJ 8528 NJ 8528 NJ 8528 NJ 8528 NJ 8528 NJ 8528 NJ
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 8 -150J 7788 NJ 7788 NJ 7788 1870J 7790 NJ 7790 4180J 7930 NJ 7930 7100J
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 8 NJ 7770 NJ 7770 NJ 7770 1950J 7780 NJ 7780 4360J 7920 NJ 7920 7110J
preplace netloc TRX_tx_re_1 1 0 10 -70J 8830 NJ 8830 990J 8876 NJ 8876 NJ 8876 NJ 8876 NJ 8876 NJ 8876 NJ 8876 8690J
preplace netloc TRX_tx_im_1 1 0 10 -80J 8820 NJ 8820 950J 8896 NJ 8896 NJ 8896 NJ 8896 NJ 8896 NJ 8896 NJ 8896 8680J
preplace netloc TRX_tx_data_count_1 1 0 10 -100J 8790 NJ 8790 1030J 8866 NJ 8866 NJ 8866 NJ 8866 NJ 8866 NJ 8866 NJ 8866 8870J
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 10 NJ 8550 NJ 8550 NJ 8550 NJ 8550 NJ 8550 NJ 8550 NJ 8550 NJ 8550 NJ 8550 8660J
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 10 -90J 9060 490J 9200 NJ 9200 NJ 9200 3180J 9040 NJ 9040 NJ 9040 NJ 9040 NJ 9040 8640J
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 10 NJ 8640 NJ 8640 NJ 8640 1900J 8810 NJ 8810 NJ 8810 NJ 8810 NJ 8810 NJ 8810 8810J
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 10 -110J 8726 NJ 8726 NJ 8726 1890J 8830 NJ 8830 NJ 8830 NJ 8830 NJ 8830 NJ 8830 8740J
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 10 -100J 8800 NJ 8800 1010J 8886 1950J 8846 NJ 8846 NJ 8846 NJ 8846 NJ 8846 NJ 8846 8710J
preplace netloc decoder_rx09_chXX_sql_open_1 1 0 10 NJ 9070 500J 9150 NJ 9150 1920J 9160 3160J 9008 NJ 9008 NJ 9008 NJ 9008 NJ 9008 NJ
preplace netloc decoder_rx09_chXX_active_1 1 0 10 -100J 9100 480J 9130 940J 9140 1890J 9220 3200J 9050 NJ 9050 NJ 9050 NJ 9050 NJ 9050 8590J
preplace netloc decoder_rx09_ch01_noise_1 1 0 10 NJ 9190 460J 9240 NJ 9240 NJ 9240 3230J 9110 NJ 9110 NJ 9110 NJ 9110 NJ 9110 8620J
preplace netloc decoder_rx09_ch02_noise_1 1 0 10 0J 9280 NJ 9280 NJ 9280 1980J 9250 3240J 9120 NJ 9120 NJ 9120 NJ 9120 NJ 9120 8600J
preplace netloc decoder_rx09_ch03_noise_1 1 0 10 30J 9300 NJ 9300 NJ 9300 1960J 8950 2990J 8960 NJ 8960 NJ 8960 NJ 8960 NJ 8960 8630J
preplace netloc decoder_rx09_ch04_noise_1 1 0 10 50J 9328 NJ 9328 NJ 9328 NJ 9328 NJ 9328 NJ 9328 NJ 9328 NJ 9328 NJ 9328 8830J
preplace netloc decoder_rx09_ch05_noise_1 1 0 10 80J 9388 510J 9378 1040J 9368 NJ 9368 NJ 9368 NJ 9368 NJ 9368 NJ 9368 NJ 9368 NJ
preplace netloc decoder_rx09_ch06_noise_1 1 0 10 110J 9450 NJ 9450 NJ 9450 NJ 9450 NJ 9450 NJ 9450 NJ 9450 NJ 9450 NJ 9450 8560J
preplace netloc decoder_rx09_ch01_strength_1 1 0 10 -50J 8840 540J 8910 930J 8916 NJ 8916 NJ 8916 NJ 8916 NJ 8916 NJ 8916 NJ 8916 8660J
preplace netloc decoder_rx09_ch02_strength_1 1 0 10 20J 9290 NJ 9290 NJ 9290 1990J 9260 3250J 9130 NJ 9130 NJ 9130 NJ 9130 NJ 9130 8550J
preplace netloc decoder_rx09_ch03_strength_1 1 0 10 10J 9140 NJ 9140 1040J 9120 1940J 8940 3020J 8970 NJ 8970 NJ 8970 NJ 8970 NJ 8970 8610J
preplace netloc decoder_rx09_ch04_strength_1 1 0 10 60J 9348 NJ 9348 NJ 9348 NJ 9348 NJ 9348 NJ 9348 NJ 9348 NJ 9348 NJ 9348 8880J
preplace netloc decoder_rx09_ch05_strength_1 1 0 10 90J 9408 NJ 9408 NJ 9408 NJ 9408 NJ 9408 NJ 9408 NJ 9408 NJ 9408 NJ 9408 8530J
preplace netloc decoder_rx09_ch06_strength_1 1 0 10 120J 9460 NJ 9460 NJ 9460 NJ 9460 NJ 9460 NJ 9460 NJ 9460 NJ 9460 NJ 9460 8570J
preplace netloc decoder_rx09_ch01_center_pos_1 1 0 10 -40J 8850 NJ 8850 940J 8906 NJ 8906 NJ 8906 NJ 8906 NJ 8906 NJ 8906 NJ 8906 8670J
preplace netloc decoder_rx09_ch02_center_pos_1 1 0 10 -10J 9270 NJ 9270 NJ 9270 NJ 9270 NJ 9270 NJ 9270 NJ 9270 NJ 9270 NJ 9270 8530J
preplace netloc decoder_rx09_ch03_center_pos_1 1 0 10 40J 9310 NJ 9310 NJ 9310 NJ 9310 NJ 9310 NJ 9310 NJ 9310 NJ 9310 NJ 9310 8760J
preplace netloc decoder_rx09_ch04_center_pos_1 1 0 10 70J 9368 NJ 9368 970J 9358 NJ 9358 NJ 9358 NJ 9358 NJ 9358 NJ 9358 NJ 9358 8890J
preplace netloc decoder_rx09_ch05_center_pos_1 1 0 10 100J 9440 NJ 9440 NJ 9440 NJ 9440 NJ 9440 NJ 9440 NJ 9440 NJ 9440 NJ 9440 8550J
preplace netloc labtools_fmeter_0_F9 1 9 1 8650 8070n
preplace netloc In10_1 1 2 6 1020 8228 NJ 8228 NJ 8228 NJ 8228 NJ 8228 7080
preplace netloc AXI_TRX_TRX_CONFIG_GPIO1_o 1 7 4 NJ 314 NJ 314 NJ 314 9720J
preplace netloc TRX_CONFIG_GPIO2_i_1 1 0 7 -160J 3484 NJ 3484 NJ 3484 NJ 3484 NJ 3484 4110J 3504 5490J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO1_o 1 7 4 NJ 334 NJ 334 NJ 334 9710J
preplace netloc TRX_TX_DDS_GPIO1_i_1 1 0 7 -170J 3504 NJ 3504 NJ 3504 NJ 3504 NJ 3504 4100J 3514 5500J
preplace netloc AXI_TRX_TRX_TX_DDS_GPIO2_o 1 7 4 NJ 354 NJ 354 NJ 354 9700J
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO1_o 1 7 4 NJ 374 NJ 374 NJ 374 9690J
preplace netloc AXI_TRX_TRX_TX_DDSAMPL_GPIO2_o 1 7 4 NJ 394 NJ 394 NJ 394 9680J
preplace netloc In11_1 1 2 6 1050 8208 NJ 8208 NJ 8208 NJ 8208 5900J 8198 7070
preplace netloc TRX_RX_PUSHDATA_GPIO1_i_1 1 0 7 -180J 3524 NJ 3524 NJ 3524 NJ 3524 NJ 3524 NJ 3524 5510J
preplace netloc AXI_TRX_TRX_RX_PUSHDATA_GPIO2_o 1 7 4 NJ 434 NJ 434 NJ 434 9670J
preplace netloc TRX_LVDS_tx09_fifo_din_1 1 0 10 NJ 9490 NJ 9490 NJ 9490 NJ 9490 NJ 9490 NJ 9490 NJ 9490 NJ 9490 NJ 9490 8520J
preplace netloc LVDS_mrk09ok_1 1 0 10 -170J 9418 NJ 9418 NJ 9418 NJ 9418 NJ 9418 NJ 9418 NJ 9418 NJ 9418 NJ 9418 8540J
preplace netloc LVDS_mrk24ok_1 1 0 10 NJ 9430 NJ 9430 NJ 9430 NJ 9430 NJ 9430 NJ 9430 NJ 9430 NJ 9430 NJ 9430 8530J
preplace netloc SREC_boot_loader_FSM_0_SREC_done 1 4 6 3040J 9090 NJ 9090 NJ 9090 NJ 9090 NJ 9090 8580
preplace netloc SREC_boot_loader_FSM_0_SREC_error 1 4 6 3040J 9060 NJ 9060 NJ 9060 NJ 9060 NJ 9060 8590
preplace netloc SREC_boot_loader_FSM_0_SREC_resetn 1 1 4 550 9190 NJ 9190 NJ 9190 3000
preplace netloc rst_mig_7series_0_100M_mb_reset1 1 1 3 520 9110 NJ 9110 1950
preplace netloc xlconstant_val1_len1_dout 1 3 1 1870J 8796n
preplace netloc mig_7series_0_DDR3 1 7 4 7290J 7700 NJ 7700 NJ 7700 9490J
preplace netloc S02_AXI_1 1 5 1 4140 4474n
preplace netloc S_AXI2_1 1 5 2 4270J 3484 5470
preplace netloc S00_AXI_1 1 5 1 4400 3804n
preplace netloc microblaze_0_axi_periph_interconnect_0_M02_AXI 1 5 1 4330 5506n
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 3 3 1940J 5334 NJ 5334 4390
preplace netloc S_AXI3_1 1 5 2 4300J 3494 5480
preplace netloc S_AXI_4 1 6 1 5620 550n
preplace netloc ETH0_ETH0_MDIO_MDC 1 7 4 NJ 1226 NJ 1226 NJ 1226 9580J
preplace netloc S_AXI1_1 1 6 1 5640 570n
preplace netloc mdm_USER2_0_MBDEBUG_0 1 3 3 1930J 5314 NJ 5314 4370
preplace netloc CLK3_50MHz_mig_diff_0 1 0 7 -160J 3800 NJ 3800 NJ 3800 1920J 3730 NJ 3730 4210J 3684 5750J
preplace netloc axi_quad_spi_0_SPI_0 1 7 4 NJ 2254 NJ 2254 NJ 2254 9520J
preplace netloc SREC_boot_loader_FSM_0_m00_axi 1 4 1 3140 5534n
preplace netloc microblaze_0_M_AXI_DC 1 4 2 3070 5444 4350J
preplace netloc mdm_USER2_0_MBDEBUG_1 1 3 1 1890 5490n
preplace netloc axi_iic_1_IIC 1 7 4 NJ 2094 NJ 2094 NJ 2094 9530J
preplace netloc S_AXI_3 1 6 1 5570 88n
preplace netloc S_AXI_5 1 6 1 5460 4074n
preplace netloc microblaze_0_axi_periph_interconnect_1_M07_AXI 1 6 1 5770 2094n
preplace netloc s_axi_lite_1 1 6 1 5760 1928n
preplace netloc AXI_TRX_TRX_CONFIG_SPI 1 7 4 7180J 280 NJ 280 NJ 280 9730J
preplace netloc BOOT_PLL_IIC 1 6 1 5800 2334n
preplace netloc CLK0_NA_diff_0 1 0 4 NJ 7600 NJ 7600 NJ 7600 NJ
preplace netloc microblaze_0_dlmb_1 1 4 1 3110 6424n
preplace netloc UART0_UART0 1 7 4 7210J 7770 NJ 7770 NJ 7770 9460J
preplace netloc S_AXI_2 1 6 1 5810 3080n
preplace netloc AXI_LITE_1 1 5 2 4360J 3644 5670
preplace netloc S_AXI_1 1 6 1 5700 1696n
preplace netloc S_AXI1_3 1 5 2 4250J 3474 5460
preplace netloc microblaze_0_ilmb_1 1 4 1 3130 6444n
preplace netloc S_AXI_9 1 5 1 4180 5230n
preplace netloc microblaze_0_M_AXI_IC 1 4 2 3100 5454 4280J
preplace netloc S_AXI_8 1 6 1 5740 1908n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 4 NJ 7710 NJ 7710 NJ 7710 NJ
preplace netloc mdm_USER2_0_M_AXI 1 3 3 1890J 5324 NJ 5324 4380
preplace netloc S_AXI_7 1 5 2 4220J 3464 5450
preplace netloc s_axi_6 1 2 4 980 3630 NJ 3630 NJ 3630 4100
preplace netloc S_AXI1_2 1 6 1 5490 4054n
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 3 2 NJ 5450 3060
preplace netloc microblaze_0_axi_dp 1 4 1 3090 5514n
preplace netloc AXI_LITE_2 1 5 2 4200 264 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 5850 2790n
preplace netloc INT_ctrl_interrupt 1 3 1 1870 7998n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 2 4320J 3594 5590
preplace netloc ETH0_RMII_PHY_M_0 1 7 4 NJ 1206 NJ 1206 NJ 1206 9590J
levelinfo -pg 1 -200 290 760 1730 2760 3940 5240 6730 8130 8400 9180 9770
pagesize -pg 1 -db -bbox -sgen -510 -20 10110 10610
"
}
0
