
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8c4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d8  0800ea64  0800ea64  0000fa64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f13c  0800f13c  00011184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f13c  0800f13c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f144  0800f144  00011184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f144  0800f144  00010144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f148  0800f148  00010148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  0800f14c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a94  20000184  0800f2d0  00011184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c18  0800f2d0  00011c18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011184  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa6c  00000000  00000000  000111b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000434c  00000000  00000000  0002bc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  0002ff70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001be09  00000000  00000000  000317e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001fef2  00000000  00000000  0004d5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a0025  00000000  00000000  0006d4db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0010d500  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 000012c7  00000000  00000000  0010d543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006cf0  00000000  00000000  0010e80c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001154fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000184 	.word	0x20000184
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ea4c 	.word	0x0800ea4c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000188 	.word	0x20000188
 80001dc:	0800ea4c 	.word	0x0800ea4c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b988 	b.w	8000d94 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	468e      	mov	lr, r1
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	4688      	mov	r8, r1
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d14a      	bne.n	8000b42 <__udivmoddi4+0xa6>
 8000aac:	428a      	cmp	r2, r1
 8000aae:	4617      	mov	r7, r2
 8000ab0:	d962      	bls.n	8000b78 <__udivmoddi4+0xdc>
 8000ab2:	fab2 f682 	clz	r6, r2
 8000ab6:	b14e      	cbz	r6, 8000acc <__udivmoddi4+0x30>
 8000ab8:	f1c6 0320 	rsb	r3, r6, #32
 8000abc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ac0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac4:	40b7      	lsls	r7, r6
 8000ac6:	ea43 0808 	orr.w	r8, r3, r8
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad0:	fa1f fc87 	uxth.w	ip, r7
 8000ad4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ad8:	0c23      	lsrs	r3, r4, #16
 8000ada:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ade:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ae2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d909      	bls.n	8000afe <__udivmoddi4+0x62>
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000af0:	f080 80ea 	bcs.w	8000cc8 <__udivmoddi4+0x22c>
 8000af4:	429a      	cmp	r2, r3
 8000af6:	f240 80e7 	bls.w	8000cc8 <__udivmoddi4+0x22c>
 8000afa:	3902      	subs	r1, #2
 8000afc:	443b      	add	r3, r7
 8000afe:	1a9a      	subs	r2, r3, r2
 8000b00:	b2a3      	uxth	r3, r4
 8000b02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b0e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b12:	459c      	cmp	ip, r3
 8000b14:	d909      	bls.n	8000b2a <__udivmoddi4+0x8e>
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b1c:	f080 80d6 	bcs.w	8000ccc <__udivmoddi4+0x230>
 8000b20:	459c      	cmp	ip, r3
 8000b22:	f240 80d3 	bls.w	8000ccc <__udivmoddi4+0x230>
 8000b26:	443b      	add	r3, r7
 8000b28:	3802      	subs	r0, #2
 8000b2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b2e:	eba3 030c 	sub.w	r3, r3, ip
 8000b32:	2100      	movs	r1, #0
 8000b34:	b11d      	cbz	r5, 8000b3e <__udivmoddi4+0xa2>
 8000b36:	40f3      	lsrs	r3, r6
 8000b38:	2200      	movs	r2, #0
 8000b3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d905      	bls.n	8000b52 <__udivmoddi4+0xb6>
 8000b46:	b10d      	cbz	r5, 8000b4c <__udivmoddi4+0xb0>
 8000b48:	e9c5 0100 	strd	r0, r1, [r5]
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e7f5      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b52:	fab3 f183 	clz	r1, r3
 8000b56:	2900      	cmp	r1, #0
 8000b58:	d146      	bne.n	8000be8 <__udivmoddi4+0x14c>
 8000b5a:	4573      	cmp	r3, lr
 8000b5c:	d302      	bcc.n	8000b64 <__udivmoddi4+0xc8>
 8000b5e:	4282      	cmp	r2, r0
 8000b60:	f200 8105 	bhi.w	8000d6e <__udivmoddi4+0x2d2>
 8000b64:	1a84      	subs	r4, r0, r2
 8000b66:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	4690      	mov	r8, r2
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d0e5      	beq.n	8000b3e <__udivmoddi4+0xa2>
 8000b72:	e9c5 4800 	strd	r4, r8, [r5]
 8000b76:	e7e2      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f000 8090 	beq.w	8000c9e <__udivmoddi4+0x202>
 8000b7e:	fab2 f682 	clz	r6, r2
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	f040 80a4 	bne.w	8000cd0 <__udivmoddi4+0x234>
 8000b88:	1a8a      	subs	r2, r1, r2
 8000b8a:	0c03      	lsrs	r3, r0, #16
 8000b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b90:	b280      	uxth	r0, r0
 8000b92:	b2bc      	uxth	r4, r7
 8000b94:	2101      	movs	r1, #1
 8000b96:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b9a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ba2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d907      	bls.n	8000bba <__udivmoddi4+0x11e>
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bb0:	d202      	bcs.n	8000bb8 <__udivmoddi4+0x11c>
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	f200 80e0 	bhi.w	8000d78 <__udivmoddi4+0x2dc>
 8000bb8:	46c4      	mov	ip, r8
 8000bba:	1a9b      	subs	r3, r3, r2
 8000bbc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bc0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bc4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bc8:	fb02 f404 	mul.w	r4, r2, r4
 8000bcc:	429c      	cmp	r4, r3
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x144>
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x142>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f200 80ca 	bhi.w	8000d72 <__udivmoddi4+0x2d6>
 8000bde:	4602      	mov	r2, r0
 8000be0:	1b1b      	subs	r3, r3, r4
 8000be2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000be6:	e7a5      	b.n	8000b34 <__udivmoddi4+0x98>
 8000be8:	f1c1 0620 	rsb	r6, r1, #32
 8000bec:	408b      	lsls	r3, r1
 8000bee:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf2:	431f      	orrs	r7, r3
 8000bf4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bfc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c00:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c04:	4323      	orrs	r3, r4
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	fa1f fc87 	uxth.w	ip, r7
 8000c0e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c12:	0c1c      	lsrs	r4, r3, #16
 8000c14:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c18:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c1c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c20:	45a6      	cmp	lr, r4
 8000c22:	fa02 f201 	lsl.w	r2, r2, r1
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x1a0>
 8000c28:	193c      	adds	r4, r7, r4
 8000c2a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c2e:	f080 809c 	bcs.w	8000d6a <__udivmoddi4+0x2ce>
 8000c32:	45a6      	cmp	lr, r4
 8000c34:	f240 8099 	bls.w	8000d6a <__udivmoddi4+0x2ce>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	443c      	add	r4, r7
 8000c3c:	eba4 040e 	sub.w	r4, r4, lr
 8000c40:	fa1f fe83 	uxth.w	lr, r3
 8000c44:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c48:	fb09 4413 	mls	r4, r9, r3, r4
 8000c4c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c50:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d908      	bls.n	8000c6a <__udivmoddi4+0x1ce>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c5e:	f080 8082 	bcs.w	8000d66 <__udivmoddi4+0x2ca>
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	d97f      	bls.n	8000d66 <__udivmoddi4+0x2ca>
 8000c66:	3b02      	subs	r3, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	eba4 040c 	sub.w	r4, r4, ip
 8000c72:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c76:	4564      	cmp	r4, ip
 8000c78:	4673      	mov	r3, lr
 8000c7a:	46e1      	mov	r9, ip
 8000c7c:	d362      	bcc.n	8000d44 <__udivmoddi4+0x2a8>
 8000c7e:	d05f      	beq.n	8000d40 <__udivmoddi4+0x2a4>
 8000c80:	b15d      	cbz	r5, 8000c9a <__udivmoddi4+0x1fe>
 8000c82:	ebb8 0203 	subs.w	r2, r8, r3
 8000c86:	eb64 0409 	sbc.w	r4, r4, r9
 8000c8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c8e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c92:	431e      	orrs	r6, r3
 8000c94:	40cc      	lsrs	r4, r1
 8000c96:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	e74f      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000c9e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ca2:	0c01      	lsrs	r1, r0, #16
 8000ca4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ca8:	b280      	uxth	r0, r0
 8000caa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4638      	mov	r0, r7
 8000cb2:	463c      	mov	r4, r7
 8000cb4:	46b8      	mov	r8, r7
 8000cb6:	46be      	mov	lr, r7
 8000cb8:	2620      	movs	r6, #32
 8000cba:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cbe:	eba2 0208 	sub.w	r2, r2, r8
 8000cc2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cc6:	e766      	b.n	8000b96 <__udivmoddi4+0xfa>
 8000cc8:	4601      	mov	r1, r0
 8000cca:	e718      	b.n	8000afe <__udivmoddi4+0x62>
 8000ccc:	4610      	mov	r0, r2
 8000cce:	e72c      	b.n	8000b2a <__udivmoddi4+0x8e>
 8000cd0:	f1c6 0220 	rsb	r2, r6, #32
 8000cd4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cd8:	40b7      	lsls	r7, r6
 8000cda:	40b1      	lsls	r1, r6
 8000cdc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cea:	b2bc      	uxth	r4, r7
 8000cec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cf0:	0c11      	lsrs	r1, r2, #16
 8000cf2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf6:	fb08 f904 	mul.w	r9, r8, r4
 8000cfa:	40b0      	lsls	r0, r6
 8000cfc:	4589      	cmp	r9, r1
 8000cfe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d02:	b280      	uxth	r0, r0
 8000d04:	d93e      	bls.n	8000d84 <__udivmoddi4+0x2e8>
 8000d06:	1879      	adds	r1, r7, r1
 8000d08:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d0c:	d201      	bcs.n	8000d12 <__udivmoddi4+0x276>
 8000d0e:	4589      	cmp	r9, r1
 8000d10:	d81f      	bhi.n	8000d52 <__udivmoddi4+0x2b6>
 8000d12:	eba1 0109 	sub.w	r1, r1, r9
 8000d16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1a:	fb09 f804 	mul.w	r8, r9, r4
 8000d1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d22:	b292      	uxth	r2, r2
 8000d24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d28:	4542      	cmp	r2, r8
 8000d2a:	d229      	bcs.n	8000d80 <__udivmoddi4+0x2e4>
 8000d2c:	18ba      	adds	r2, r7, r2
 8000d2e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d32:	d2c4      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d34:	4542      	cmp	r2, r8
 8000d36:	d2c2      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d38:	f1a9 0102 	sub.w	r1, r9, #2
 8000d3c:	443a      	add	r2, r7
 8000d3e:	e7be      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d40:	45f0      	cmp	r8, lr
 8000d42:	d29d      	bcs.n	8000c80 <__udivmoddi4+0x1e4>
 8000d44:	ebbe 0302 	subs.w	r3, lr, r2
 8000d48:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	46e1      	mov	r9, ip
 8000d50:	e796      	b.n	8000c80 <__udivmoddi4+0x1e4>
 8000d52:	eba7 0909 	sub.w	r9, r7, r9
 8000d56:	4449      	add	r1, r9
 8000d58:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d60:	fb09 f804 	mul.w	r8, r9, r4
 8000d64:	e7db      	b.n	8000d1e <__udivmoddi4+0x282>
 8000d66:	4673      	mov	r3, lr
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1ce>
 8000d6a:	4650      	mov	r0, sl
 8000d6c:	e766      	b.n	8000c3c <__udivmoddi4+0x1a0>
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e6fd      	b.n	8000b6e <__udivmoddi4+0xd2>
 8000d72:	443b      	add	r3, r7
 8000d74:	3a02      	subs	r2, #2
 8000d76:	e733      	b.n	8000be0 <__udivmoddi4+0x144>
 8000d78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d7c:	443b      	add	r3, r7
 8000d7e:	e71c      	b.n	8000bba <__udivmoddi4+0x11e>
 8000d80:	4649      	mov	r1, r9
 8000d82:	e79c      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d84:	eba1 0109 	sub.w	r1, r1, r9
 8000d88:	46c4      	mov	ip, r8
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fb09 f804 	mul.w	r8, r9, r4
 8000d92:	e7c4      	b.n	8000d1e <__udivmoddi4+0x282>

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	//Revisar tiempos de ejecución de esta sección con respecto a la mpu
	for (int i = 0; i < 8; i++) {
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	e00a      	b.n	8000dbc <HAL_ADC_ConvCpltCallback+0x24>
		adcDataTx[i] = adcData[i];
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <HAL_ADC_ConvCpltCallback+0x38>)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000dae:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 8; i++) {
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	3301      	adds	r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2b07      	cmp	r3, #7
 8000dc0:	ddf1      	ble.n	8000da6 <HAL_ADC_ConvCpltCallback+0xe>
	}
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	20000438 	.word	0x20000438
 8000dd4:	20000448 	.word	0x20000448

08000dd8 <HAL_I2C_MemTxCpltCallback>:

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){ //Pantalla
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	ssd1306_TxCplt = 1;
 8000de0:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <HAL_I2C_MemTxCpltCallback+0x1c>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	701a      	strb	r2, [r3, #0]
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	20000675 	.word	0x20000675

08000df8 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){ //MPU
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	mpu6050_RxCplt = 1;
 8000e00:	4b04      	ldr	r3, [pc, #16]	@ (8000e14 <HAL_I2C_MemRxCpltCallback+0x1c>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	701a      	strb	r2, [r3, #0]
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	20000676 	.word	0x20000676

08000e18 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) { //250us
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0e      	ldr	r2, [pc, #56]	@ (8000e60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d116      	bne.n	8000e58 <HAL_TIM_PeriodElapsedCallback+0x40>
		time10ms++;
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e34:	701a      	strb	r2, [r3, #0]
		if (time10ms == TO10MS) {
 8000e36:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b28      	cmp	r3, #40	@ 0x28
 8000e3c:	d107      	bne.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0x36>
			time10ms = 0;
 8000e3e:	4b09      	ldr	r3, [pc, #36]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
			IS10MS=TRUE;
 8000e44:	4a08      	ldr	r2, [pc, #32]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e46:	7813      	ldrb	r3, [r2, #0]
 8000e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e4c:	7013      	strb	r3, [r2, #0]
		}
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcData, 8);
 8000e4e:	2208      	movs	r2, #8
 8000e50:	4906      	ldr	r1, [pc, #24]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e52:	4807      	ldr	r0, [pc, #28]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000e54:	f002 fc14 	bl	8003680 <HAL_ADC_Start_DMA>
	}

	if(htim->Instance ==TIM3){ //100ms
		//ONDISPLAY=TRUE;
	}
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40010000 	.word	0x40010000
 8000e64:	20000434 	.word	0x20000434
 8000e68:	20000674 	.word	0x20000674
 8000e6c:	20000438 	.word	0x20000438
 8000e70:	200001a0 	.word	0x200001a0

08000e74 <USBRxData>:


void USBRxData(uint8_t *buf, uint32_t len) { //Recibimos datos -> Enviamos datos
 8000e74:	b490      	push	{r4, r7}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]

	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73fb      	strb	r3, [r7, #15]
 8000e82:	e018      	b.n	8000eb6 <USBRxData+0x42>
		USBRx.buff[USBRx.indexW++] = buf[nBytesRx];
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	441a      	add	r2, r3
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <USBRxData+0x58>)
 8000e8c:	6819      	ldr	r1, [r3, #0]
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <USBRxData+0x58>)
 8000e90:	795b      	ldrb	r3, [r3, #5]
 8000e92:	1c58      	adds	r0, r3, #1
 8000e94:	b2c4      	uxtb	r4, r0
 8000e96:	480d      	ldr	r0, [pc, #52]	@ (8000ecc <USBRxData+0x58>)
 8000e98:	7144      	strb	r4, [r0, #5]
 8000e9a:	440b      	add	r3, r1
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	701a      	strb	r2, [r3, #0]
		USBRx.indexW &= USBRx.mask;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <USBRxData+0x58>)
 8000ea2:	795a      	ldrb	r2, [r3, #5]
 8000ea4:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <USBRxData+0x58>)
 8000ea6:	799b      	ldrb	r3, [r3, #6]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <USBRxData+0x58>)
 8000eae:	715a      	strb	r2, [r3, #5]
	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	73fb      	strb	r3, [r7, #15]
 8000eb6:	7bfb      	ldrb	r3, [r7, #15]
 8000eb8:	683a      	ldr	r2, [r7, #0]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d8e2      	bhi.n	8000e84 <USBRxData+0x10>
	}

}
 8000ebe:	bf00      	nop
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc90      	pop	{r4, r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000464 	.word	0x20000464

08000ed0 <USBTask>:

void USBTask() {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b0c2      	sub	sp, #264	@ 0x108
 8000ed4:	af00      	add	r7, sp, #0

	if(USBRx.indexR != USBRx.indexW){
 8000ed6:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <USBTask+0x90>)
 8000ed8:	791a      	ldrb	r2, [r3, #4]
 8000eda:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <USBTask+0x90>)
 8000edc:	795b      	ldrb	r3, [r3, #5]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d039      	beq.n	8000f56 <USBTask+0x86>
		uint8_t sendBuffer[TXBUFSIZE];

		if (unerPrtcl_DecodeHeader(&USBRx))
 8000ee2:	481f      	ldr	r0, [pc, #124]	@ (8000f60 <USBTask+0x90>)
 8000ee4:	f002 f882 	bl	8002fec <unerPrtcl_DecodeHeader>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d003      	beq.n	8000ef6 <USBTask+0x26>
			decodeCommand(&USBRx, &USBTx);
 8000eee:	491d      	ldr	r1, [pc, #116]	@ (8000f64 <USBTask+0x94>)
 8000ef0:	481b      	ldr	r0, [pc, #108]	@ (8000f60 <USBTask+0x90>)
 8000ef2:	f000 f839 	bl	8000f68 <decodeCommand>

		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posición
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 8000efc:	e01d      	b.n	8000f3a <USBTask+0x6a>
			sendBuffer[i] = USBTx.buff[USBTx.indexData++];
 8000efe:	4b19      	ldr	r3, [pc, #100]	@ (8000f64 <USBTask+0x94>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b18      	ldr	r3, [pc, #96]	@ (8000f64 <USBTask+0x94>)
 8000f04:	7a1b      	ldrb	r3, [r3, #8]
 8000f06:	1c59      	adds	r1, r3, #1
 8000f08:	b2c8      	uxtb	r0, r1
 8000f0a:	4916      	ldr	r1, [pc, #88]	@ (8000f64 <USBTask+0x94>)
 8000f0c:	7208      	strb	r0, [r1, #8]
 8000f0e:	441a      	add	r2, r3
 8000f10:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000f14:	7811      	ldrb	r1, [r2, #0]
 8000f16:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000f1a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000f1e:	54d1      	strb	r1, [r2, r3]
			USBTx.indexData &= USBTx.mask;
 8000f20:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <USBTask+0x94>)
 8000f22:	7a1a      	ldrb	r2, [r3, #8]
 8000f24:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <USBTask+0x94>)
 8000f26:	799b      	ldrb	r3, [r3, #6]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <USBTask+0x94>)
 8000f2e:	721a      	strb	r2, [r3, #8]
		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posición
 8000f30:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000f34:	3301      	adds	r3, #1
 8000f36:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <USBTask+0x94>)
 8000f3c:	79db      	ldrb	r3, [r3, #7]
 8000f3e:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d3db      	bcc.n	8000efe <USBTask+0x2e>
		}

		CDC_Transmit_FS(sendBuffer, USBTx.bytes);
 8000f46:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <USBTask+0x94>)
 8000f48:	79db      	ldrb	r3, [r3, #7]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4611      	mov	r1, r2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f00c fc65 	bl	800d820 <CDC_Transmit_FS>
	}

}
 8000f56:	bf00      	nop
 8000f58:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000464 	.word	0x20000464
 8000f64:	20000458 	.word	0x20000458

08000f68 <decodeCommand>:

void decodeCommand(_sTx *dataRx, _sTx *dataTx) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]

	switch (dataRx->buff[dataRx->indexData]) {
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	687a      	ldr	r2, [r7, #4]
 8000f78:	7a12      	ldrb	r2, [r2, #8]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	3bf0      	subs	r3, #240	@ 0xf0
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	f200 8129 	bhi.w	80011d8 <decodeCommand+0x270>
 8000f86:	a201      	add	r2, pc, #4	@ (adr r2, 8000f8c <decodeCommand+0x24>)
 8000f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8c:	08000f9d 	.word	0x08000f9d
 8000f90:	08000fbd 	.word	0x08000fbd
 8000f94:	08000fdd 	.word	0x08000fdd
 8000f98:	080010c1 	.word	0x080010c1
	case ALIVE:
		unerPrtcl_PutHeaderOnTx(dataTx, ALIVE, 2);
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	21f0      	movs	r1, #240	@ 0xf0
 8000fa0:	6838      	ldr	r0, [r7, #0]
 8000fa2:	f001 ff01 	bl	8002da8 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutByteOnTx(dataTx, ACK);
 8000fa6:	210d      	movs	r1, #13
 8000fa8:	6838      	ldr	r0, [r7, #0]
 8000faa:	f001 ffac 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	7a5b      	ldrb	r3, [r3, #9]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	6838      	ldr	r0, [r7, #0]
 8000fb6:	f001 ffa6 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		break;
 8000fba:	e123      	b.n	8001204 <decodeCommand+0x29c>
	case FIRMWARE:
		unerPrtcl_PutHeaderOnTx(dataTx, FIRMWARE, 13);
 8000fbc:	220d      	movs	r2, #13
 8000fbe:	21f1      	movs	r1, #241	@ 0xf1
 8000fc0:	6838      	ldr	r0, [r7, #0]
 8000fc2:	f001 fef1 	bl	8002da8 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutStrOntx(dataTx, firmware);
 8000fc6:	4991      	ldr	r1, [pc, #580]	@ (800120c <decodeCommand+0x2a4>)
 8000fc8:	6838      	ldr	r0, [r7, #0]
 8000fca:	f001 ffca 	bl	8002f62 <unerPrtcl_PutStrOntx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	7a5b      	ldrb	r3, [r3, #9]
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	6838      	ldr	r0, [r7, #0]
 8000fd6:	f001 ff96 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		break;
 8000fda:	e113      	b.n	8001204 <decodeCommand+0x29c>
	case GETMPU:
		unerPrtcl_PutHeaderOnTx(dataTx, GETMPU, 13);
 8000fdc:	220d      	movs	r2, #13
 8000fde:	21f2      	movs	r1, #242	@ 0xf2
 8000fe0:	6838      	ldr	r0, [r7, #0]
 8000fe2:	f001 fee1 	bl	8002da8 <unerPrtcl_PutHeaderOnTx>
		myWord.i16[0] = ax;
 8000fe6:	4b8a      	ldr	r3, [pc, #552]	@ (8001210 <decodeCommand+0x2a8>)
 8000fe8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000fec:	4b89      	ldr	r3, [pc, #548]	@ (8001214 <decodeCommand+0x2ac>)
 8000fee:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8000ff0:	4b88      	ldr	r3, [pc, #544]	@ (8001214 <decodeCommand+0x2ac>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	6838      	ldr	r0, [r7, #0]
 8000ff8:	f001 ff85 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8000ffc:	4b85      	ldr	r3, [pc, #532]	@ (8001214 <decodeCommand+0x2ac>)
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	4619      	mov	r1, r3
 8001002:	6838      	ldr	r0, [r7, #0]
 8001004:	f001 ff7f 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = ay;
 8001008:	4b83      	ldr	r3, [pc, #524]	@ (8001218 <decodeCommand+0x2b0>)
 800100a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800100e:	4b81      	ldr	r3, [pc, #516]	@ (8001214 <decodeCommand+0x2ac>)
 8001010:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001012:	4b80      	ldr	r3, [pc, #512]	@ (8001214 <decodeCommand+0x2ac>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	4619      	mov	r1, r3
 8001018:	6838      	ldr	r0, [r7, #0]
 800101a:	f001 ff74 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800101e:	4b7d      	ldr	r3, [pc, #500]	@ (8001214 <decodeCommand+0x2ac>)
 8001020:	785b      	ldrb	r3, [r3, #1]
 8001022:	4619      	mov	r1, r3
 8001024:	6838      	ldr	r0, [r7, #0]
 8001026:	f001 ff6e 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = az;
 800102a:	4b7c      	ldr	r3, [pc, #496]	@ (800121c <decodeCommand+0x2b4>)
 800102c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001030:	4b78      	ldr	r3, [pc, #480]	@ (8001214 <decodeCommand+0x2ac>)
 8001032:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001034:	4b77      	ldr	r3, [pc, #476]	@ (8001214 <decodeCommand+0x2ac>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	6838      	ldr	r0, [r7, #0]
 800103c:	f001 ff63 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001040:	4b74      	ldr	r3, [pc, #464]	@ (8001214 <decodeCommand+0x2ac>)
 8001042:	785b      	ldrb	r3, [r3, #1]
 8001044:	4619      	mov	r1, r3
 8001046:	6838      	ldr	r0, [r7, #0]
 8001048:	f001 ff5d 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gx;
 800104c:	4b74      	ldr	r3, [pc, #464]	@ (8001220 <decodeCommand+0x2b8>)
 800104e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001052:	4b70      	ldr	r3, [pc, #448]	@ (8001214 <decodeCommand+0x2ac>)
 8001054:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001056:	4b6f      	ldr	r3, [pc, #444]	@ (8001214 <decodeCommand+0x2ac>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	6838      	ldr	r0, [r7, #0]
 800105e:	f001 ff52 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001062:	4b6c      	ldr	r3, [pc, #432]	@ (8001214 <decodeCommand+0x2ac>)
 8001064:	785b      	ldrb	r3, [r3, #1]
 8001066:	4619      	mov	r1, r3
 8001068:	6838      	ldr	r0, [r7, #0]
 800106a:	f001 ff4c 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gy;
 800106e:	4b6d      	ldr	r3, [pc, #436]	@ (8001224 <decodeCommand+0x2bc>)
 8001070:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001074:	4b67      	ldr	r3, [pc, #412]	@ (8001214 <decodeCommand+0x2ac>)
 8001076:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001078:	4b66      	ldr	r3, [pc, #408]	@ (8001214 <decodeCommand+0x2ac>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	4619      	mov	r1, r3
 800107e:	6838      	ldr	r0, [r7, #0]
 8001080:	f001 ff41 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001084:	4b63      	ldr	r3, [pc, #396]	@ (8001214 <decodeCommand+0x2ac>)
 8001086:	785b      	ldrb	r3, [r3, #1]
 8001088:	4619      	mov	r1, r3
 800108a:	6838      	ldr	r0, [r7, #0]
 800108c:	f001 ff3b 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gz;
 8001090:	4b65      	ldr	r3, [pc, #404]	@ (8001228 <decodeCommand+0x2c0>)
 8001092:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001096:	4b5f      	ldr	r3, [pc, #380]	@ (8001214 <decodeCommand+0x2ac>)
 8001098:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 800109a:	4b5e      	ldr	r3, [pc, #376]	@ (8001214 <decodeCommand+0x2ac>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	4619      	mov	r1, r3
 80010a0:	6838      	ldr	r0, [r7, #0]
 80010a2:	f001 ff30 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80010a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001214 <decodeCommand+0x2ac>)
 80010a8:	785b      	ldrb	r3, [r3, #1]
 80010aa:	4619      	mov	r1, r3
 80010ac:	6838      	ldr	r0, [r7, #0]
 80010ae:	f001 ff2a 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	7a5b      	ldrb	r3, [r3, #9]
 80010b6:	4619      	mov	r1, r3
 80010b8:	6838      	ldr	r0, [r7, #0]
 80010ba:	f001 ff24 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		break;
 80010be:	e0a1      	b.n	8001204 <decodeCommand+0x29c>
	case GETADC:
		unerPrtcl_PutHeaderOnTx(dataTx, GETADC, 17);
 80010c0:	2211      	movs	r2, #17
 80010c2:	21f3      	movs	r1, #243	@ 0xf3
 80010c4:	6838      	ldr	r0, [r7, #0]
 80010c6:	f001 fe6f 	bl	8002da8 <unerPrtcl_PutHeaderOnTx>
		myWord.ui16[0] = adcDataTx[0];
 80010ca:	4b58      	ldr	r3, [pc, #352]	@ (800122c <decodeCommand+0x2c4>)
 80010cc:	881a      	ldrh	r2, [r3, #0]
 80010ce:	4b51      	ldr	r3, [pc, #324]	@ (8001214 <decodeCommand+0x2ac>)
 80010d0:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80010d2:	4b50      	ldr	r3, [pc, #320]	@ (8001214 <decodeCommand+0x2ac>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4619      	mov	r1, r3
 80010d8:	6838      	ldr	r0, [r7, #0]
 80010da:	f001 ff14 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80010de:	4b4d      	ldr	r3, [pc, #308]	@ (8001214 <decodeCommand+0x2ac>)
 80010e0:	785b      	ldrb	r3, [r3, #1]
 80010e2:	4619      	mov	r1, r3
 80010e4:	6838      	ldr	r0, [r7, #0]
 80010e6:	f001 ff0e 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[1];
 80010ea:	4b50      	ldr	r3, [pc, #320]	@ (800122c <decodeCommand+0x2c4>)
 80010ec:	885a      	ldrh	r2, [r3, #2]
 80010ee:	4b49      	ldr	r3, [pc, #292]	@ (8001214 <decodeCommand+0x2ac>)
 80010f0:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80010f2:	4b48      	ldr	r3, [pc, #288]	@ (8001214 <decodeCommand+0x2ac>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	4619      	mov	r1, r3
 80010f8:	6838      	ldr	r0, [r7, #0]
 80010fa:	f001 ff04 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80010fe:	4b45      	ldr	r3, [pc, #276]	@ (8001214 <decodeCommand+0x2ac>)
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	4619      	mov	r1, r3
 8001104:	6838      	ldr	r0, [r7, #0]
 8001106:	f001 fefe 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[2];
 800110a:	4b48      	ldr	r3, [pc, #288]	@ (800122c <decodeCommand+0x2c4>)
 800110c:	889a      	ldrh	r2, [r3, #4]
 800110e:	4b41      	ldr	r3, [pc, #260]	@ (8001214 <decodeCommand+0x2ac>)
 8001110:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001112:	4b40      	ldr	r3, [pc, #256]	@ (8001214 <decodeCommand+0x2ac>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	6838      	ldr	r0, [r7, #0]
 800111a:	f001 fef4 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800111e:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <decodeCommand+0x2ac>)
 8001120:	785b      	ldrb	r3, [r3, #1]
 8001122:	4619      	mov	r1, r3
 8001124:	6838      	ldr	r0, [r7, #0]
 8001126:	f001 feee 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[3];
 800112a:	4b40      	ldr	r3, [pc, #256]	@ (800122c <decodeCommand+0x2c4>)
 800112c:	88da      	ldrh	r2, [r3, #6]
 800112e:	4b39      	ldr	r3, [pc, #228]	@ (8001214 <decodeCommand+0x2ac>)
 8001130:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001132:	4b38      	ldr	r3, [pc, #224]	@ (8001214 <decodeCommand+0x2ac>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4619      	mov	r1, r3
 8001138:	6838      	ldr	r0, [r7, #0]
 800113a:	f001 fee4 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800113e:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <decodeCommand+0x2ac>)
 8001140:	785b      	ldrb	r3, [r3, #1]
 8001142:	4619      	mov	r1, r3
 8001144:	6838      	ldr	r0, [r7, #0]
 8001146:	f001 fede 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[4];
 800114a:	4b38      	ldr	r3, [pc, #224]	@ (800122c <decodeCommand+0x2c4>)
 800114c:	891a      	ldrh	r2, [r3, #8]
 800114e:	4b31      	ldr	r3, [pc, #196]	@ (8001214 <decodeCommand+0x2ac>)
 8001150:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001152:	4b30      	ldr	r3, [pc, #192]	@ (8001214 <decodeCommand+0x2ac>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	4619      	mov	r1, r3
 8001158:	6838      	ldr	r0, [r7, #0]
 800115a:	f001 fed4 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800115e:	4b2d      	ldr	r3, [pc, #180]	@ (8001214 <decodeCommand+0x2ac>)
 8001160:	785b      	ldrb	r3, [r3, #1]
 8001162:	4619      	mov	r1, r3
 8001164:	6838      	ldr	r0, [r7, #0]
 8001166:	f001 fece 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[5];
 800116a:	4b30      	ldr	r3, [pc, #192]	@ (800122c <decodeCommand+0x2c4>)
 800116c:	895a      	ldrh	r2, [r3, #10]
 800116e:	4b29      	ldr	r3, [pc, #164]	@ (8001214 <decodeCommand+0x2ac>)
 8001170:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001172:	4b28      	ldr	r3, [pc, #160]	@ (8001214 <decodeCommand+0x2ac>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	4619      	mov	r1, r3
 8001178:	6838      	ldr	r0, [r7, #0]
 800117a:	f001 fec4 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800117e:	4b25      	ldr	r3, [pc, #148]	@ (8001214 <decodeCommand+0x2ac>)
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	4619      	mov	r1, r3
 8001184:	6838      	ldr	r0, [r7, #0]
 8001186:	f001 febe 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[6];
 800118a:	4b28      	ldr	r3, [pc, #160]	@ (800122c <decodeCommand+0x2c4>)
 800118c:	899a      	ldrh	r2, [r3, #12]
 800118e:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <decodeCommand+0x2ac>)
 8001190:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001192:	4b20      	ldr	r3, [pc, #128]	@ (8001214 <decodeCommand+0x2ac>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	4619      	mov	r1, r3
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f001 feb4 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800119e:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <decodeCommand+0x2ac>)
 80011a0:	785b      	ldrb	r3, [r3, #1]
 80011a2:	4619      	mov	r1, r3
 80011a4:	6838      	ldr	r0, [r7, #0]
 80011a6:	f001 feae 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[7];
 80011aa:	4b20      	ldr	r3, [pc, #128]	@ (800122c <decodeCommand+0x2c4>)
 80011ac:	89da      	ldrh	r2, [r3, #14]
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <decodeCommand+0x2ac>)
 80011b0:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80011b2:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <decodeCommand+0x2ac>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	6838      	ldr	r0, [r7, #0]
 80011ba:	f001 fea4 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80011be:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <decodeCommand+0x2ac>)
 80011c0:	785b      	ldrb	r3, [r3, #1]
 80011c2:	4619      	mov	r1, r3
 80011c4:	6838      	ldr	r0, [r7, #0]
 80011c6:	f001 fe9e 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	7a5b      	ldrb	r3, [r3, #9]
 80011ce:	4619      	mov	r1, r3
 80011d0:	6838      	ldr	r0, [r7, #0]
 80011d2:	f001 fe98 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		break;
 80011d6:	e015      	b.n	8001204 <decodeCommand+0x29c>
		break;
	default:
		unerPrtcl_PutHeaderOnTx(dataTx, (_eCmd) dataRx->buff[dataRx->indexData], 2);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	7a12      	ldrb	r2, [r2, #8]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2202      	movs	r2, #2
 80011e6:	4619      	mov	r1, r3
 80011e8:	6838      	ldr	r0, [r7, #0]
 80011ea:	f001 fddd 	bl	8002da8 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutByteOnTx(dataTx, UNKNOWN);
 80011ee:	21ff      	movs	r1, #255	@ 0xff
 80011f0:	6838      	ldr	r0, [r7, #0]
 80011f2:	f001 fe88 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	7a5b      	ldrb	r3, [r3, #9]
 80011fa:	4619      	mov	r1, r3
 80011fc:	6838      	ldr	r0, [r7, #0]
 80011fe:	f001 fe82 	bl	8002f06 <unerPrtcl_PutByteOnTx>
		break;
 8001202:	bf00      	nop
	}
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	0800f0d8 	.word	0x0800f0d8
 8001210:	20000678 	.word	0x20000678
 8001214:	20000670 	.word	0x20000670
 8001218:	2000067a 	.word	0x2000067a
 800121c:	2000067c 	.word	0x2000067c
 8001220:	2000067e 	.word	0x2000067e
 8001224:	20000680 	.word	0x20000680
 8001228:	20000682 	.word	0x20000682
 800122c:	20000448 	.word	0x20000448

08001230 <do10ms>:

void do10ms() {
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	if (IS10MS) {
 8001234:	4b1e      	ldr	r3, [pc, #120]	@ (80012b0 <do10ms+0x80>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d034      	beq.n	80012ac <do10ms+0x7c>
		IS10MS = FALSE;
 8001242:	4a1b      	ldr	r2, [pc, #108]	@ (80012b0 <do10ms+0x80>)
 8001244:	7813      	ldrb	r3, [r2, #0]
 8001246:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800124a:	7013      	strb	r3, [r2, #0]
		tmo100ms--;
 800124c:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <do10ms+0x84>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	3b01      	subs	r3, #1
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b17      	ldr	r3, [pc, #92]	@ (80012b4 <do10ms+0x84>)
 8001256:	701a      	strb	r2, [r3, #0]
		tmo20ms--;
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <do10ms+0x88>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	3b01      	subs	r3, #1
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <do10ms+0x88>)
 8001262:	701a      	strb	r2, [r3, #0]
		if (!tmo20ms) {
 8001264:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <do10ms+0x88>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10c      	bne.n	8001286 <do10ms+0x56>
			tmo20ms = 2;
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <do10ms+0x88>)
 800126e:	2202      	movs	r2, #2
 8001270:	701a      	strb	r2, [r3, #0]
			IS20MS = TRUE;
 8001272:	4a0f      	ldr	r2, [pc, #60]	@ (80012b0 <do10ms+0x80>)
 8001274:	7813      	ldrb	r3, [r2, #0]
 8001276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800127a:	7013      	strb	r3, [r2, #0]
			ONMPU = TRUE;
 800127c:	4a0c      	ldr	r2, [pc, #48]	@ (80012b0 <do10ms+0x80>)
 800127e:	7813      	ldrb	r3, [r2, #0]
 8001280:	f043 0302 	orr.w	r3, r3, #2
 8001284:	7013      	strb	r3, [r2, #0]
		}
		if (!tmo100ms) {
 8001286:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <do10ms+0x84>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10e      	bne.n	80012ac <do10ms+0x7c>
			tmo100ms = 10;
 800128e:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <do10ms+0x84>)
 8001290:	220a      	movs	r2, #10
 8001292:	701a      	strb	r2, [r3, #0]
			IS100MS = TRUE;
 8001294:	4a06      	ldr	r2, [pc, #24]	@ (80012b0 <do10ms+0x80>)
 8001296:	7813      	ldrb	r3, [r2, #0]
 8001298:	f043 0320 	orr.w	r3, r3, #32
 800129c:	7013      	strb	r3, [r2, #0]
			ONDISPLAY = TRUE;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <do10ms+0x80>)
 80012a0:	7813      	ldrb	r3, [r2, #0]
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	7013      	strb	r3, [r2, #0]
			heartBeatTask();
 80012a8:	f000 f808 	bl	80012bc <heartBeatTask>
		}
	}
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000674 	.word	0x20000674
 80012b4:	20000028 	.word	0x20000028
 80012b8:	20000029 	.word	0x20000029

080012bc <heartBeatTask>:
	if(IS100MS){
		IS100MS=FALSE;
	}
}

void heartBeatTask() {
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	static uint8_t times = 0;

	if (~heartBeatMask[0] & (1 << times)) //Add index
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <heartBeatTask+0x44>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001304 <heartBeatTask+0x48>)
 80012c8:	7812      	ldrb	r2, [r2, #0]
 80012ca:	4611      	mov	r1, r2
 80012cc:	2201      	movs	r2, #1
 80012ce:	408a      	lsls	r2, r1
 80012d0:	4013      	ands	r3, r2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d004      	beq.n	80012e0 <heartBeatTask+0x24>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // Blink LED
 80012d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012da:	480b      	ldr	r0, [pc, #44]	@ (8001308 <heartBeatTask+0x4c>)
 80012dc:	f003 fbf7 	bl	8004ace <HAL_GPIO_TogglePin>

	times++;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <heartBeatTask+0x48>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	3301      	adds	r3, #1
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <heartBeatTask+0x48>)
 80012ea:	701a      	strb	r2, [r3, #0]
	times &= 31;
 80012ec:	4b05      	ldr	r3, [pc, #20]	@ (8001304 <heartBeatTask+0x48>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	f003 031f 	and.w	r3, r3, #31
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <heartBeatTask+0x48>)
 80012f8:	701a      	strb	r2, [r3, #0]
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000000 	.word	0x20000000
 8001304:	20000684 	.word	0x20000684
 8001308:	40020800 	.word	0x40020800

0800130c <displayMemWrite>:

void displayMemWrite(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af04      	add	r7, sp, #16
 8001312:	6039      	str	r1, [r7, #0]
 8001314:	4611      	mov	r1, r2
 8001316:	461a      	mov	r2, r3
 8001318:	4603      	mov	r3, r0
 800131a:	71fb      	strb	r3, [r7, #7]
 800131c:	460b      	mov	r3, r1
 800131e:	71bb      	strb	r3, [r7, #6]
 8001320:	4613      	mov	r3, r2
 8001322:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, address , type, 1, data, size, HAL_MAX_DELAY);
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	b299      	uxth	r1, r3
 8001328:	797b      	ldrb	r3, [r7, #5]
 800132a:	b29a      	uxth	r2, r3
 800132c:	79bb      	ldrb	r3, [r7, #6]
 800132e:	b29b      	uxth	r3, r3
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	9002      	str	r0, [sp, #8]
 8001336:	9301      	str	r3, [sp, #4]
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2301      	movs	r3, #1
 800133e:	4803      	ldr	r0, [pc, #12]	@ (800134c <displayMemWrite+0x40>)
 8001340:	f003 fd3a 	bl	8004db8 <HAL_I2C_Mem_Write>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000248 	.word	0x20000248

08001350 <displayMemWriteDMA>:

void displayMemWriteDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af02      	add	r7, sp, #8
 8001356:	6039      	str	r1, [r7, #0]
 8001358:	4611      	mov	r1, r2
 800135a:	461a      	mov	r2, r3
 800135c:	4603      	mov	r3, r0
 800135e:	71fb      	strb	r3, [r7, #7]
 8001360:	460b      	mov	r3, r1
 8001362:	71bb      	strb	r3, [r7, #6]
 8001364:	4613      	mov	r3, r2
 8001366:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write_DMA(&hi2c1, address , type, 1, data, size);
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	b299      	uxth	r1, r3
 800136c:	797b      	ldrb	r3, [r7, #5]
 800136e:	b29a      	uxth	r2, r3
 8001370:	79bb      	ldrb	r3, [r7, #6]
 8001372:	b29b      	uxth	r3, r3
 8001374:	9301      	str	r3, [sp, #4]
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2301      	movs	r3, #1
 800137c:	4803      	ldr	r0, [pc, #12]	@ (800138c <displayMemWriteDMA+0x3c>)
 800137e:	f003 fe15 	bl	8004fac <HAL_I2C_Mem_Write_DMA>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000248 	.word	0x20000248

08001390 <mpuMemWrite>:

void mpuMemWrite(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af04      	add	r7, sp, #16
 8001396:	6039      	str	r1, [r7, #0]
 8001398:	4611      	mov	r1, r2
 800139a:	461a      	mov	r2, r3
 800139c:	4603      	mov	r3, r0
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	460b      	mov	r3, r1
 80013a2:	71bb      	strb	r3, [r7, #6]
 80013a4:	4613      	mov	r3, r2
 80013a6:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, address , type, 1, data, size, HAL_MAX_DELAY);
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	b299      	uxth	r1, r3
 80013ac:	797b      	ldrb	r3, [r7, #5]
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	79bb      	ldrb	r3, [r7, #6]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	f04f 30ff 	mov.w	r0, #4294967295
 80013b8:	9002      	str	r0, [sp, #8]
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <mpuMemWrite+0x40>)
 80013c4:	f003 fcf8 	bl	8004db8 <HAL_I2C_Mem_Write>
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000248 	.word	0x20000248

080013d4 <mpuMemReadDMA>:

void mpuMemReadDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af02      	add	r7, sp, #8
 80013da:	6039      	str	r1, [r7, #0]
 80013dc:	4611      	mov	r1, r2
 80013de:	461a      	mov	r2, r3
 80013e0:	4603      	mov	r3, r0
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	460b      	mov	r3, r1
 80013e6:	71bb      	strb	r3, [r7, #6]
 80013e8:	4613      	mov	r3, r2
 80013ea:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read_DMA(&hi2c1, address , type, 1, data, size);
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	b299      	uxth	r1, r3
 80013f0:	797b      	ldrb	r3, [r7, #5]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	79bb      	ldrb	r3, [r7, #6]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <mpuMemReadDMA+0x3c>)
 8001402:	f003 ff31 	bl	8005268 <HAL_I2C_Mem_Read_DMA>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000248 	.word	0x20000248

08001414 <displayTask>:

void displayTask() {
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af02      	add	r7, sp, #8
	uint8_t y = 0, x = 2;
 800141a:	2300      	movs	r3, #0
 800141c:	73fb      	strb	r3, [r7, #15]
 800141e:	2302      	movs	r3, #2
 8001420:	73bb      	strb	r3, [r7, #14]
	static uint8_t update = TRUE;

	if (ONDISPLAY) {
 8001422:	4b5c      	ldr	r3, [pc, #368]	@ (8001594 <displayTask+0x180>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	f003 0304 	and.w	r3, r3, #4
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b00      	cmp	r3, #0
 800142e:	f000 80ac 	beq.w	800158a <displayTask+0x176>
		ONMPU=FALSE;
 8001432:	4a58      	ldr	r2, [pc, #352]	@ (8001594 <displayTask+0x180>)
 8001434:	7813      	ldrb	r3, [r2, #0]
 8001436:	f023 0302 	bic.w	r3, r3, #2
 800143a:	7013      	strb	r3, [r2, #0]
		if (update) {
 800143c:	4b56      	ldr	r3, [pc, #344]	@ (8001598 <displayTask+0x184>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	f000 8095 	beq.w	8001570 <displayTask+0x15c>
			char data[8];
			update = FALSE;
 8001446:	4b54      	ldr	r3, [pc, #336]	@ (8001598 <displayTask+0x184>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

			ssd1306_Fill(White);
 800144c:	2001      	movs	r0, #1
 800144e:	f000 ffdf 	bl	8002410 <ssd1306_Fill>

			//ssd1306_DrawBitmap(0, 0, chat_gpt_128x64, 128, 64, White);

			ssd1306_SetCursor(x, y);
 8001452:	7bfa      	ldrb	r2, [r7, #15]
 8001454:	7bbb      	ldrb	r3, [r7, #14]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f001 f985 	bl	8002768 <ssd1306_SetCursor>
			snprintf(data, sizeof(data), "ax:%u", ax);
 800145e:	4b4f      	ldr	r3, [pc, #316]	@ (800159c <displayTask+0x188>)
 8001460:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001464:	1d38      	adds	r0, r7, #4
 8001466:	4a4e      	ldr	r2, [pc, #312]	@ (80015a0 <displayTask+0x18c>)
 8001468:	2108      	movs	r1, #8
 800146a:	f00c fe3b 	bl	800e0e4 <sniprintf>
			ssd1306_WriteString(data, Font_6x8, Black);
 800146e:	4b4d      	ldr	r3, [pc, #308]	@ (80015a4 <displayTask+0x190>)
 8001470:	1d38      	adds	r0, r7, #4
 8001472:	2200      	movs	r2, #0
 8001474:	9200      	str	r2, [sp, #0]
 8001476:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001478:	f001 f950 	bl	800271c <ssd1306_WriteString>
			x += 48;
 800147c:	7bbb      	ldrb	r3, [r7, #14]
 800147e:	3330      	adds	r3, #48	@ 0x30
 8001480:	73bb      	strb	r3, [r7, #14]
			ssd1306_SetCursor(x, y);
 8001482:	7bfa      	ldrb	r2, [r7, #15]
 8001484:	7bbb      	ldrb	r3, [r7, #14]
 8001486:	4611      	mov	r1, r2
 8001488:	4618      	mov	r0, r3
 800148a:	f001 f96d 	bl	8002768 <ssd1306_SetCursor>
			snprintf(data, sizeof(data), "gx:%u", gx);
 800148e:	4b46      	ldr	r3, [pc, #280]	@ (80015a8 <displayTask+0x194>)
 8001490:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001494:	1d38      	adds	r0, r7, #4
 8001496:	4a45      	ldr	r2, [pc, #276]	@ (80015ac <displayTask+0x198>)
 8001498:	2108      	movs	r1, #8
 800149a:	f00c fe23 	bl	800e0e4 <sniprintf>
			ssd1306_WriteString(data, Font_6x8, Black);
 800149e:	4b41      	ldr	r3, [pc, #260]	@ (80015a4 <displayTask+0x190>)
 80014a0:	1d38      	adds	r0, r7, #4
 80014a2:	2200      	movs	r2, #0
 80014a4:	9200      	str	r2, [sp, #0]
 80014a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014a8:	f001 f938 	bl	800271c <ssd1306_WriteString>
			x = 2;
 80014ac:	2302      	movs	r3, #2
 80014ae:	73bb      	strb	r3, [r7, #14]
			y += 8;
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	3308      	adds	r3, #8
 80014b4:	73fb      	strb	r3, [r7, #15]
			ssd1306_SetCursor(2, y);
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	4619      	mov	r1, r3
 80014ba:	2002      	movs	r0, #2
 80014bc:	f001 f954 	bl	8002768 <ssd1306_SetCursor>
			snprintf(data, sizeof(data), "ay:%u", ay);
 80014c0:	4b3b      	ldr	r3, [pc, #236]	@ (80015b0 <displayTask+0x19c>)
 80014c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c6:	1d38      	adds	r0, r7, #4
 80014c8:	4a3a      	ldr	r2, [pc, #232]	@ (80015b4 <displayTask+0x1a0>)
 80014ca:	2108      	movs	r1, #8
 80014cc:	f00c fe0a 	bl	800e0e4 <sniprintf>
			ssd1306_WriteString(data, Font_6x8, Black);
 80014d0:	4b34      	ldr	r3, [pc, #208]	@ (80015a4 <displayTask+0x190>)
 80014d2:	1d38      	adds	r0, r7, #4
 80014d4:	2200      	movs	r2, #0
 80014d6:	9200      	str	r2, [sp, #0]
 80014d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014da:	f001 f91f 	bl	800271c <ssd1306_WriteString>
			x += 48;
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	3330      	adds	r3, #48	@ 0x30
 80014e2:	73bb      	strb	r3, [r7, #14]
			ssd1306_SetCursor(x, y);
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	7bbb      	ldrb	r3, [r7, #14]
 80014e8:	4611      	mov	r1, r2
 80014ea:	4618      	mov	r0, r3
 80014ec:	f001 f93c 	bl	8002768 <ssd1306_SetCursor>
			snprintf(data, sizeof(data), "gy:%u", gy);
 80014f0:	4b31      	ldr	r3, [pc, #196]	@ (80015b8 <displayTask+0x1a4>)
 80014f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f6:	1d38      	adds	r0, r7, #4
 80014f8:	4a30      	ldr	r2, [pc, #192]	@ (80015bc <displayTask+0x1a8>)
 80014fa:	2108      	movs	r1, #8
 80014fc:	f00c fdf2 	bl	800e0e4 <sniprintf>
			ssd1306_WriteString(data, Font_6x8, Black);
 8001500:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <displayTask+0x190>)
 8001502:	1d38      	adds	r0, r7, #4
 8001504:	2200      	movs	r2, #0
 8001506:	9200      	str	r2, [sp, #0]
 8001508:	cb0e      	ldmia	r3, {r1, r2, r3}
 800150a:	f001 f907 	bl	800271c <ssd1306_WriteString>
			x = 2;
 800150e:	2302      	movs	r3, #2
 8001510:	73bb      	strb	r3, [r7, #14]
			y += 8;
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	3308      	adds	r3, #8
 8001516:	73fb      	strb	r3, [r7, #15]
			ssd1306_SetCursor(2, y);
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	4619      	mov	r1, r3
 800151c:	2002      	movs	r0, #2
 800151e:	f001 f923 	bl	8002768 <ssd1306_SetCursor>
			snprintf(data, sizeof(data), "az:%u", az);
 8001522:	4b27      	ldr	r3, [pc, #156]	@ (80015c0 <displayTask+0x1ac>)
 8001524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001528:	1d38      	adds	r0, r7, #4
 800152a:	4a26      	ldr	r2, [pc, #152]	@ (80015c4 <displayTask+0x1b0>)
 800152c:	2108      	movs	r1, #8
 800152e:	f00c fdd9 	bl	800e0e4 <sniprintf>
			ssd1306_WriteString(data, Font_6x8, Black);
 8001532:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <displayTask+0x190>)
 8001534:	1d38      	adds	r0, r7, #4
 8001536:	2200      	movs	r2, #0
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800153c:	f001 f8ee 	bl	800271c <ssd1306_WriteString>
			x += 48;
 8001540:	7bbb      	ldrb	r3, [r7, #14]
 8001542:	3330      	adds	r3, #48	@ 0x30
 8001544:	73bb      	strb	r3, [r7, #14]
			ssd1306_SetCursor(x, y);
 8001546:	7bfa      	ldrb	r2, [r7, #15]
 8001548:	7bbb      	ldrb	r3, [r7, #14]
 800154a:	4611      	mov	r1, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f001 f90b 	bl	8002768 <ssd1306_SetCursor>
			snprintf(data, sizeof(data), "gz:%u", gz);
 8001552:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <displayTask+0x1b4>)
 8001554:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001558:	1d38      	adds	r0, r7, #4
 800155a:	4a1c      	ldr	r2, [pc, #112]	@ (80015cc <displayTask+0x1b8>)
 800155c:	2108      	movs	r1, #8
 800155e:	f00c fdc1 	bl	800e0e4 <sniprintf>
			ssd1306_WriteString(data, Font_6x8, Black);
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <displayTask+0x190>)
 8001564:	1d38      	adds	r0, r7, #4
 8001566:	2200      	movs	r2, #0
 8001568:	9200      	str	r2, [sp, #0]
 800156a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800156c:	f001 f8d6 	bl	800271c <ssd1306_WriteString>

			//ssd1306_FillRectangle(55, 30, 80, 55, Black);
		}

		if (ssd1306_UpdateScreenDMA()) {
 8001570:	f000 ff8e 	bl	8002490 <ssd1306_UpdateScreenDMA>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d007      	beq.n	800158a <displayTask+0x176>
			ONDISPLAY = FALSE;
 800157a:	4a06      	ldr	r2, [pc, #24]	@ (8001594 <displayTask+0x180>)
 800157c:	7813      	ldrb	r3, [r2, #0]
 800157e:	f023 0304 	bic.w	r3, r3, #4
 8001582:	7013      	strb	r3, [r2, #0]
			//ONMPU = TRUE;
			update = TRUE;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <displayTask+0x184>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000674 	.word	0x20000674
 8001598:	2000002a 	.word	0x2000002a
 800159c:	20000678 	.word	0x20000678
 80015a0:	0800ea64 	.word	0x0800ea64
 80015a4:	0800f0cc 	.word	0x0800f0cc
 80015a8:	2000067e 	.word	0x2000067e
 80015ac:	0800ea6c 	.word	0x0800ea6c
 80015b0:	2000067a 	.word	0x2000067a
 80015b4:	0800ea74 	.word	0x0800ea74
 80015b8:	20000680 	.word	0x20000680
 80015bc:	0800ea7c 	.word	0x0800ea7c
 80015c0:	2000067c 	.word	0x2000067c
 80015c4:	0800ea84 	.word	0x0800ea84
 80015c8:	20000682 	.word	0x20000682
 80015cc:	0800ea8c 	.word	0x0800ea8c

080015d0 <mpuTask>:


void mpuTask(){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af02      	add	r7, sp, #8

	if (ONMPU) {
 80015d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <mpuTask+0x44>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d013      	beq.n	800160c <mpuTask+0x3c>
		if (mpu6050_Read()) {
 80015e4:	f000 fc28 	bl	8001e38 <mpu6050_Read>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00e      	beq.n	800160c <mpuTask+0x3c>
			ONMPU = FALSE;
 80015ee:	4a09      	ldr	r2, [pc, #36]	@ (8001614 <mpuTask+0x44>)
 80015f0:	7813      	ldrb	r3, [r2, #0]
 80015f2:	f023 0302 	bic.w	r3, r3, #2
 80015f6:	7013      	strb	r3, [r2, #0]
			mpu6050_GetData(&ax, &ay, &az, &gx, &gy, &gz);
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <mpuTask+0x48>)
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	4b07      	ldr	r3, [pc, #28]	@ (800161c <mpuTask+0x4c>)
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <mpuTask+0x50>)
 8001602:	4a08      	ldr	r2, [pc, #32]	@ (8001624 <mpuTask+0x54>)
 8001604:	4908      	ldr	r1, [pc, #32]	@ (8001628 <mpuTask+0x58>)
 8001606:	4809      	ldr	r0, [pc, #36]	@ (800162c <mpuTask+0x5c>)
 8001608:	f000 fdca 	bl	80021a0 <mpu6050_GetData>
		}
	}

}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000674 	.word	0x20000674
 8001618:	20000682 	.word	0x20000682
 800161c:	20000680 	.word	0x20000680
 8001620:	2000067e 	.word	0x2000067e
 8001624:	2000067c 	.word	0x2000067c
 8001628:	2000067a 	.word	0x2000067a
 800162c:	20000678 	.word	0x20000678

08001630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001634:	f001 fe3a 	bl	80032ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001638:	f000 f86c 	bl	8001714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800163c:	f000 fb20 	bl	8001c80 <MX_GPIO_Init>
  MX_DMA_Init();
 8001640:	f000 fae0 	bl	8001c04 <MX_DMA_Init>
  MX_ADC1_Init();
 8001644:	f000 f8ce 	bl	80017e4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001648:	f000 f980 	bl	800194c <MX_I2C1_Init>
  MX_TIM1_Init();
 800164c:	f000 f9ac 	bl	80019a8 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8001650:	f00b ffcc 	bl	800d5ec <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8001654:	f000 fa0e 	bl	8001a74 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001658:	f000 fa70 	bl	8001b3c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	CDC_Attach_Rx(USBRxData); //Attach a la función que tenia en el .C
 800165c:	481d      	ldr	r0, [pc, #116]	@ (80016d4 <main+0xa4>)
 800165e:	f00c f917 	bl	800d890 <CDC_Attach_Rx>

	HAL_TIM_Base_Start_IT(&htim1); //timer
 8001662:	481d      	ldr	r0, [pc, #116]	@ (80016d8 <main+0xa8>)
 8001664:	f007 ffcc 	bl	8009600 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8001668:	481c      	ldr	r0, [pc, #112]	@ (80016dc <main+0xac>)
 800166a:	f007 ffc9 	bl	8009600 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800166e:	481c      	ldr	r0, [pc, #112]	@ (80016e0 <main+0xb0>)
 8001670:	f007 ffc6 	bl	8009600 <HAL_TIM_Base_Start_IT>


	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Apagamos el LED
 8001674:	2201      	movs	r2, #1
 8001676:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800167a:	481a      	ldr	r0, [pc, #104]	@ (80016e4 <main+0xb4>)
 800167c:	f003 fa0e 	bl	8004a9c <HAL_GPIO_WritePin>

	//Display
	ssd1306_ADC_ConfCpltCallback(&ssd1306_TxCplt);
 8001680:	4819      	ldr	r0, [pc, #100]	@ (80016e8 <main+0xb8>)
 8001682:	f000 fe4b 	bl	800231c <ssd1306_ADC_ConfCpltCallback>
	ssd1306_Attach_MemWrite(displayMemWrite);
 8001686:	4819      	ldr	r0, [pc, #100]	@ (80016ec <main+0xbc>)
 8001688:	f000 fe38 	bl	80022fc <ssd1306_Attach_MemWrite>
	ssd1306_Attach_MemWriteDMA(displayMemWriteDMA);
 800168c:	4818      	ldr	r0, [pc, #96]	@ (80016f0 <main+0xc0>)
 800168e:	f000 fe25 	bl	80022dc <ssd1306_Attach_MemWriteDMA>
	ssd1306_Init();
 8001692:	f000 fe53 	bl	800233c <ssd1306_Init>

	//mpu6050

	mpu6050_ADC_ConfCpltCallback(&mpu6050_RxCplt);
 8001696:	4817      	ldr	r0, [pc, #92]	@ (80016f4 <main+0xc4>)
 8001698:	f000 fb58 	bl	8001d4c <mpu6050_ADC_ConfCpltCallback>
	mpu6050_Attach_MemWrite(mpuMemWrite);
 800169c:	4816      	ldr	r0, [pc, #88]	@ (80016f8 <main+0xc8>)
 800169e:	f000 fb65 	bl	8001d6c <mpu6050_Attach_MemWrite>
	mpu6050_Attach_MemReadDMA(mpuMemReadDMA);
 80016a2:	4816      	ldr	r0, [pc, #88]	@ (80016fc <main+0xcc>)
 80016a4:	f000 fb72 	bl	8001d8c <mpu6050_Attach_MemReadDMA>
	MPU6050_Init();
 80016a8:	f000 fbaa 	bl	8001e00 <MPU6050_Init>

	//Inicializacion de protocolo
	unerPrtcl_Init(&USBRx, &USBTx, buffUSBRx, buffUSBTx);
 80016ac:	4b14      	ldr	r3, [pc, #80]	@ (8001700 <main+0xd0>)
 80016ae:	4a15      	ldr	r2, [pc, #84]	@ (8001704 <main+0xd4>)
 80016b0:	4915      	ldr	r1, [pc, #84]	@ (8001708 <main+0xd8>)
 80016b2:	4816      	ldr	r0, [pc, #88]	@ (800170c <main+0xdc>)
 80016b4:	f001 fd98 	bl	80031e8 <unerPrtcl_Init>

	//Variables
	ALLFLAGS = RESET;
 80016b8:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <main+0xe0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		do10ms();
 80016be:	f7ff fdb7 	bl	8001230 <do10ms>
		USBTask();
 80016c2:	f7ff fc05 	bl	8000ed0 <USBTask>


		displayTask();
 80016c6:	f7ff fea5 	bl	8001414 <displayTask>
		mpuTask();
 80016ca:	f7ff ff81 	bl	80015d0 <mpuTask>
		do10ms();
 80016ce:	bf00      	nop
 80016d0:	e7f5      	b.n	80016be <main+0x8e>
 80016d2:	bf00      	nop
 80016d4:	08000e75 	.word	0x08000e75
 80016d8:	2000035c 	.word	0x2000035c
 80016dc:	200003a4 	.word	0x200003a4
 80016e0:	200003ec 	.word	0x200003ec
 80016e4:	40020800 	.word	0x40020800
 80016e8:	20000675 	.word	0x20000675
 80016ec:	0800130d 	.word	0x0800130d
 80016f0:	08001351 	.word	0x08001351
 80016f4:	20000676 	.word	0x20000676
 80016f8:	08001391 	.word	0x08001391
 80016fc:	080013d5 	.word	0x080013d5
 8001700:	20000470 	.word	0x20000470
 8001704:	20000570 	.word	0x20000570
 8001708:	20000458 	.word	0x20000458
 800170c:	20000464 	.word	0x20000464
 8001710:	20000674 	.word	0x20000674

08001714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b094      	sub	sp, #80	@ 0x50
 8001718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171a:	f107 0320 	add.w	r3, r7, #32
 800171e:	2230      	movs	r2, #48	@ 0x30
 8001720:	2100      	movs	r1, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f00c fd2e 	bl	800e184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001728:	f107 030c 	add.w	r3, r7, #12
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001738:	2300      	movs	r3, #0
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	4b27      	ldr	r3, [pc, #156]	@ (80017dc <SystemClock_Config+0xc8>)
 800173e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001740:	4a26      	ldr	r2, [pc, #152]	@ (80017dc <SystemClock_Config+0xc8>)
 8001742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001746:	6413      	str	r3, [r2, #64]	@ 0x40
 8001748:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <SystemClock_Config+0xc8>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001754:	2300      	movs	r3, #0
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <SystemClock_Config+0xcc>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a20      	ldr	r2, [pc, #128]	@ (80017e0 <SystemClock_Config+0xcc>)
 800175e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <SystemClock_Config+0xcc>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001770:	2301      	movs	r3, #1
 8001772:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001774:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800177a:	2302      	movs	r3, #2
 800177c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800177e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001782:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001784:	2319      	movs	r3, #25
 8001786:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001788:	23c0      	movs	r3, #192	@ 0xc0
 800178a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800178c:	2302      	movs	r3, #2
 800178e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001790:	2304      	movs	r3, #4
 8001792:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001794:	f107 0320 	add.w	r3, r7, #32
 8001798:	4618      	mov	r0, r3
 800179a:	f007 fa9d 	bl	8008cd8 <HAL_RCC_OscConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017a4:	f000 facc 	bl	8001d40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a8:	230f      	movs	r3, #15
 80017aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ac:	2302      	movs	r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017be:	f107 030c 	add.w	r3, r7, #12
 80017c2:	2103      	movs	r1, #3
 80017c4:	4618      	mov	r0, r3
 80017c6:	f007 fcff 	bl	80091c8 <HAL_RCC_ClockConfig>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80017d0:	f000 fab6 	bl	8001d40 <Error_Handler>
  }
}
 80017d4:	bf00      	nop
 80017d6:	3750      	adds	r7, #80	@ 0x50
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40007000 	.word	0x40007000

080017e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017ea:	463b      	mov	r3, r7
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017f6:	4b52      	ldr	r3, [pc, #328]	@ (8001940 <MX_ADC1_Init+0x15c>)
 80017f8:	4a52      	ldr	r2, [pc, #328]	@ (8001944 <MX_ADC1_Init+0x160>)
 80017fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017fc:	4b50      	ldr	r3, [pc, #320]	@ (8001940 <MX_ADC1_Init+0x15c>)
 80017fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001802:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001804:	4b4e      	ldr	r3, [pc, #312]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800180a:	4b4d      	ldr	r3, [pc, #308]	@ (8001940 <MX_ADC1_Init+0x15c>)
 800180c:	2201      	movs	r2, #1
 800180e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001810:	4b4b      	ldr	r3, [pc, #300]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001812:	2200      	movs	r2, #0
 8001814:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001816:	4b4a      	ldr	r3, [pc, #296]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800181e:	4b48      	ldr	r3, [pc, #288]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001820:	2200      	movs	r2, #0
 8001822:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001824:	4b46      	ldr	r3, [pc, #280]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001826:	4a48      	ldr	r2, [pc, #288]	@ (8001948 <MX_ADC1_Init+0x164>)
 8001828:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800182a:	4b45      	ldr	r3, [pc, #276]	@ (8001940 <MX_ADC1_Init+0x15c>)
 800182c:	2200      	movs	r2, #0
 800182e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001830:	4b43      	ldr	r3, [pc, #268]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001832:	2208      	movs	r2, #8
 8001834:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001836:	4b42      	ldr	r3, [pc, #264]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001838:	2201      	movs	r2, #1
 800183a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800183e:	4b40      	ldr	r3, [pc, #256]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001840:	2201      	movs	r2, #1
 8001842:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001844:	483e      	ldr	r0, [pc, #248]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001846:	f001 fdc7 	bl	80033d8 <HAL_ADC_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001850:	f000 fa76 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001854:	2300      	movs	r3, #0
 8001856:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001858:	2301      	movs	r3, #1
 800185a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800185c:	2300      	movs	r3, #0
 800185e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001860:	463b      	mov	r3, r7
 8001862:	4619      	mov	r1, r3
 8001864:	4836      	ldr	r0, [pc, #216]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001866:	f002 f81d 	bl	80038a4 <HAL_ADC_ConfigChannel>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001870:	f000 fa66 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001874:	2301      	movs	r3, #1
 8001876:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001878:	2302      	movs	r3, #2
 800187a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800187c:	463b      	mov	r3, r7
 800187e:	4619      	mov	r1, r3
 8001880:	482f      	ldr	r0, [pc, #188]	@ (8001940 <MX_ADC1_Init+0x15c>)
 8001882:	f002 f80f 	bl	80038a4 <HAL_ADC_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800188c:	f000 fa58 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001890:	2302      	movs	r3, #2
 8001892:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001894:	2303      	movs	r3, #3
 8001896:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001898:	463b      	mov	r3, r7
 800189a:	4619      	mov	r1, r3
 800189c:	4828      	ldr	r0, [pc, #160]	@ (8001940 <MX_ADC1_Init+0x15c>)
 800189e:	f002 f801 	bl	80038a4 <HAL_ADC_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80018a8:	f000 fa4a 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80018ac:	2303      	movs	r3, #3
 80018ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80018b0:	2304      	movs	r3, #4
 80018b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b4:	463b      	mov	r3, r7
 80018b6:	4619      	mov	r1, r3
 80018b8:	4821      	ldr	r0, [pc, #132]	@ (8001940 <MX_ADC1_Init+0x15c>)
 80018ba:	f001 fff3 	bl	80038a4 <HAL_ADC_ConfigChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80018c4:	f000 fa3c 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80018c8:	2304      	movs	r3, #4
 80018ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80018cc:	2305      	movs	r3, #5
 80018ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018d0:	463b      	mov	r3, r7
 80018d2:	4619      	mov	r1, r3
 80018d4:	481a      	ldr	r0, [pc, #104]	@ (8001940 <MX_ADC1_Init+0x15c>)
 80018d6:	f001 ffe5 	bl	80038a4 <HAL_ADC_ConfigChannel>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80018e0:	f000 fa2e 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80018e4:	2305      	movs	r3, #5
 80018e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80018e8:	2306      	movs	r3, #6
 80018ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ec:	463b      	mov	r3, r7
 80018ee:	4619      	mov	r1, r3
 80018f0:	4813      	ldr	r0, [pc, #76]	@ (8001940 <MX_ADC1_Init+0x15c>)
 80018f2:	f001 ffd7 	bl	80038a4 <HAL_ADC_ConfigChannel>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80018fc:	f000 fa20 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001900:	2306      	movs	r3, #6
 8001902:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001904:	2307      	movs	r3, #7
 8001906:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001908:	463b      	mov	r3, r7
 800190a:	4619      	mov	r1, r3
 800190c:	480c      	ldr	r0, [pc, #48]	@ (8001940 <MX_ADC1_Init+0x15c>)
 800190e:	f001 ffc9 	bl	80038a4 <HAL_ADC_ConfigChannel>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001918:	f000 fa12 	bl	8001d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800191c:	2307      	movs	r3, #7
 800191e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001920:	2308      	movs	r3, #8
 8001922:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4619      	mov	r1, r3
 8001928:	4805      	ldr	r0, [pc, #20]	@ (8001940 <MX_ADC1_Init+0x15c>)
 800192a:	f001 ffbb 	bl	80038a4 <HAL_ADC_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001934:	f000 fa04 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200001a0 	.word	0x200001a0
 8001944:	40012000 	.word	0x40012000
 8001948:	0f000001 	.word	0x0f000001

0800194c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <MX_I2C1_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	@ (80019a0 <MX_I2C1_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001956:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_I2C1_Init+0x50>)
 8001958:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <MX_I2C1_Init+0x58>)
 800195a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <MX_I2C1_Init+0x50>)
 800196a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800196e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <MX_I2C1_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_I2C1_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <MX_I2C1_Init+0x50>)
 800198a:	f003 f8bb 	bl	8004b04 <HAL_I2C_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f000 f9d4 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000248 	.word	0x20000248
 80019a0:	40005400 	.word	0x40005400
 80019a4:	00061a80 	.word	0x00061a80

080019a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08c      	sub	sp, #48	@ 0x30
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ae:	f107 0320 	add.w	r3, r7, #32
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019d4:	4b25      	ldr	r3, [pc, #148]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019d6:	4a26      	ldr	r2, [pc, #152]	@ (8001a70 <MX_TIM1_Init+0xc8>)
 80019d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 95;
 80019da:	4b24      	ldr	r3, [pc, #144]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019dc:	225f      	movs	r2, #95	@ 0x5f
 80019de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e0:	4b22      	ldr	r3, [pc, #136]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 80019e6:	4b21      	ldr	r3, [pc, #132]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019e8:	22f9      	movs	r2, #249	@ 0xf9
 80019ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ec:	4b1f      	ldr	r3, [pc, #124]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019f2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f8:	4b1c      	ldr	r3, [pc, #112]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019fe:	481b      	ldr	r0, [pc, #108]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 8001a00:	f007 fdae 	bl	8009560 <HAL_TIM_Base_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001a0a:	f000 f999 	bl	8001d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a12:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a14:	f107 0320 	add.w	r3, r7, #32
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4814      	ldr	r0, [pc, #80]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 8001a1c:	f007 ff42 	bl	80098a4 <HAL_TIM_ConfigClockSource>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001a26:	f000 f98b 	bl	8001d40 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001a32:	f107 030c 	add.w	r3, r7, #12
 8001a36:	4619      	mov	r1, r3
 8001a38:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 8001a3a:	f007 fffa 	bl	8009a32 <HAL_TIM_SlaveConfigSynchro>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8001a44:	f000 f97c 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	4619      	mov	r1, r3
 8001a54:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <MX_TIM1_Init+0xc4>)
 8001a56:	f008 fa09 	bl	8009e6c <HAL_TIMEx_MasterConfigSynchronization>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001a60:	f000 f96e 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a64:	bf00      	nop
 8001a66:	3730      	adds	r7, #48	@ 0x30
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2000035c 	.word	0x2000035c
 8001a70:	40010000 	.word	0x40010000

08001a74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08c      	sub	sp, #48	@ 0x30
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a7a:	f107 0320 	add.w	r3, r7, #32
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001aa0:	4b25      	ldr	r3, [pc, #148]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001aa2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aa6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 8001aa8:	4b23      	ldr	r3, [pc, #140]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001aaa:	225f      	movs	r2, #95	@ 0x5f
 8001aac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aae:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001ab4:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001ab6:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001aba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001abc:	4b1e      	ldr	r3, [pc, #120]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ac8:	481b      	ldr	r0, [pc, #108]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001aca:	f007 fd49 	bl	8009560 <HAL_TIM_Base_Init>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001ad4:	f000 f934 	bl	8001d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ad8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001adc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ade:	f107 0320 	add.w	r3, r7, #32
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4814      	ldr	r0, [pc, #80]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001ae6:	f007 fedd 	bl	80098a4 <HAL_TIM_ConfigClockSource>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001af0:	f000 f926 	bl	8001d40 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	4619      	mov	r1, r3
 8001b02:	480d      	ldr	r0, [pc, #52]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001b04:	f007 ff95 	bl	8009a32 <HAL_TIM_SlaveConfigSynchro>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001b0e:	f000 f917 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4806      	ldr	r0, [pc, #24]	@ (8001b38 <MX_TIM2_Init+0xc4>)
 8001b20:	f008 f9a4 	bl	8009e6c <HAL_TIMEx_MasterConfigSynchronization>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8001b2a:	f000 f909 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	3730      	adds	r7, #48	@ 0x30
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200003a4 	.word	0x200003a4

08001b3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08c      	sub	sp, #48	@ 0x30
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b42:	f107 0320 	add.w	r3, r7, #32
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b68:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b6a:	4a25      	ldr	r2, [pc, #148]	@ (8001c00 <MX_TIM3_Init+0xc4>)
 8001b6c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8001b6e:	4b23      	ldr	r3, [pc, #140]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b70:	225f      	movs	r2, #95	@ 0x5f
 8001b72:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b74:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001b7a:	4b20      	ldr	r3, [pc, #128]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b7c:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001b80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b82:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b1c      	ldr	r3, [pc, #112]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b8e:	481b      	ldr	r0, [pc, #108]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001b90:	f007 fce6 	bl	8009560 <HAL_TIM_Base_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001b9a:	f000 f8d1 	bl	8001d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ba4:	f107 0320 	add.w	r3, r7, #32
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4814      	ldr	r0, [pc, #80]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001bac:	f007 fe7a 	bl	80098a4 <HAL_TIM_ConfigClockSource>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001bb6:	f000 f8c3 	bl	8001d40 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	480c      	ldr	r0, [pc, #48]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001bca:	f007 ff32 	bl	8009a32 <HAL_TIM_SlaveConfigSynchro>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001bd4:	f000 f8b4 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	4619      	mov	r1, r3
 8001be4:	4805      	ldr	r0, [pc, #20]	@ (8001bfc <MX_TIM3_Init+0xc0>)
 8001be6:	f008 f941 	bl	8009e6c <HAL_TIMEx_MasterConfigSynchronization>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8001bf0:	f000 f8a6 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	3730      	adds	r7, #48	@ 0x30
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	200003ec 	.word	0x200003ec
 8001c00:	40000400 	.word	0x40000400

08001c04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001c7c <MX_DMA_Init+0x78>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	4a1a      	ldr	r2, [pc, #104]	@ (8001c7c <MX_DMA_Init+0x78>)
 8001c14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1a:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <MX_DMA_Init+0x78>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	603b      	str	r3, [r7, #0]
 8001c2a:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <MX_DMA_Init+0x78>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	4a13      	ldr	r2, [pc, #76]	@ (8001c7c <MX_DMA_Init+0x78>)
 8001c30:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c36:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <MX_DMA_Init+0x78>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c3e:	603b      	str	r3, [r7, #0]
 8001c40:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2100      	movs	r1, #0
 8001c46:	200b      	movs	r0, #11
 8001c48:	f002 f9c1 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001c4c:	200b      	movs	r0, #11
 8001c4e:	f002 f9da 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	200c      	movs	r0, #12
 8001c58:	f002 f9b9 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c5c:	200c      	movs	r0, #12
 8001c5e:	f002 f9d2 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	2038      	movs	r0, #56	@ 0x38
 8001c68:	f002 f9b1 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c6c:	2038      	movs	r0, #56	@ 0x38
 8001c6e:	f002 f9ca 	bl	8004006 <HAL_NVIC_EnableIRQ>

}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40023800 	.word	0x40023800

08001c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08a      	sub	sp, #40	@ 0x28
 8001c84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
 8001c94:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	4a26      	ldr	r2, [pc, #152]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca6:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a1f      	ldr	r2, [pc, #124]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	4a18      	ldr	r2, [pc, #96]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cde:	4b16      	ldr	r3, [pc, #88]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	4a11      	ldr	r2, [pc, #68]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <MX_GPIO_Init+0xb8>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	607b      	str	r3, [r7, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001d06:	2200      	movs	r2, #0
 8001d08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d0c:	480b      	ldr	r0, [pc, #44]	@ (8001d3c <MX_GPIO_Init+0xbc>)
 8001d0e:	f002 fec5 	bl	8004a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001d12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d20:	2300      	movs	r3, #0
 8001d22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4804      	ldr	r0, [pc, #16]	@ (8001d3c <MX_GPIO_Init+0xbc>)
 8001d2c:	f002 fd32 	bl	8004794 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	@ 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40020800 	.word	0x40020800

08001d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <Error_Handler+0x8>

08001d4c <mpu6050_ADC_ConfCpltCallback>:
int16_t gz_real;

// Variables RAW leídas directamente del sensor (int16_t = complemento a dos)
static int32_t ax, ay, az, gx, gy, gz;

void mpu6050_ADC_ConfCpltCallback(volatile uint8_t *PtrRx){
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	mpu6050_RxCplt = (uint8_t *)PtrRx;
 8001d54:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <mpu6050_ADC_ConfCpltCallback+0x1c>)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6013      	str	r3, [r2, #0]
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20000688 	.word	0x20000688

08001d6c <mpu6050_Attach_MemWrite>:

void mpu6050_Attach_MemWrite(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	memWrite = PtrRx;
 8001d74:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <mpu6050_Attach_MemWrite+0x1c>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6013      	str	r3, [r2, #0]
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	2000068c 	.word	0x2000068c

08001d8c <mpu6050_Attach_MemReadDMA>:

void mpu6050_Attach_MemReadDMA(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	memReadDMA = PtrRx;
 8001d94:	4a04      	ldr	r2, [pc, #16]	@ (8001da8 <mpu6050_Attach_MemReadDMA+0x1c>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6013      	str	r3, [r2, #0]
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	20000690 	.word	0x20000690

08001dac <mpu6050_WriteData>:


//Send init command
void mpu6050_WriteData(uint8_t *byte, uint8_t type) {
 8001dac:	b590      	push	{r4, r7, lr}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	70fb      	strb	r3, [r7, #3]
	memWrite(MPU6050_ADDR, byte, 1, type);
 8001db8:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <mpu6050_WriteData+0x24>)
 8001dba:	681c      	ldr	r4, [r3, #0]
 8001dbc:	78fb      	ldrb	r3, [r7, #3]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	20d0      	movs	r0, #208	@ 0xd0
 8001dc4:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd90      	pop	{r4, r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	2000068c 	.word	0x2000068c

08001dd4 <mpu6050_ReadDataDMA>:

void mpu6050_ReadDataDMA(uint8_t* buffer, size_t size, uint8_t type) {
 8001dd4:	b590      	push	{r4, r7, lr}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	4613      	mov	r3, r2
 8001de0:	71fb      	strb	r3, [r7, #7]
	memReadDMA(MPU6050_ADDR, buffer, size, type);
 8001de2:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <mpu6050_ReadDataDMA+0x28>)
 8001de4:	681c      	ldr	r4, [r3, #0]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	68f9      	ldr	r1, [r7, #12]
 8001dee:	20d0      	movs	r0, #208	@ 0xd0
 8001df0:	47a0      	blx	r4
	//HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data,14, 1000);
}
 8001df2:	bf00      	nop
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd90      	pop	{r4, r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000690 	.word	0x20000690

08001e00 <MPU6050_Init>:


void MPU6050_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
    uint8_t data;

    // Salir del modo de bajo consumo (modo sleep)
    // Escritura en el registro PWR_MGMT_1 (0x6B)
    data = 0x00;
 8001e06:	2300      	movs	r3, #0
 8001e08:	71fb      	strb	r3, [r7, #7]
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, PWR_MGMT_1_REG);
 8001e0a:	1dfb      	adds	r3, r7, #7
 8001e0c:	216b      	movs	r1, #107	@ 0x6b
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff ffcc 	bl	8001dac <mpu6050_WriteData>

    // Configurar acelerómetro con rango ±2g (registro ACCEL_CONFIG = 0x1C, valor 0x00)
    data = 0x00;
 8001e14:	2300      	movs	r3, #0
 8001e16:	71fb      	strb	r3, [r7, #7]
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, ACCEL_CONFIG_REG);
 8001e18:	1dfb      	adds	r3, r7, #7
 8001e1a:	211c      	movs	r1, #28
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ffc5 	bl	8001dac <mpu6050_WriteData>

    // Configurar giroscopio con rango ±250°/s (registro GYRO_CONFIG = 0x1B, valor 0x00)
    data = 0x00;
 8001e22:	2300      	movs	r3, #0
 8001e24:	71fb      	strb	r3, [r7, #7]
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, GYRO_CONFIG_REG);
 8001e26:	1dfb      	adds	r3, r7, #7
 8001e28:	211b      	movs	r1, #27
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ffbe 	bl	8001dac <mpu6050_WriteData>

}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <mpu6050_Read>:

char mpu6050_Read(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
//		gz_real = (gz / 131.0f) * MULTIPLICADORFLOAT;
//
//	return 1;


	if (*mpu6050_RxCplt || state == 1) {
 8001e3c:	4ba0      	ldr	r3, [pc, #640]	@ (80020c0 <mpu6050_Read+0x288>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d104      	bne.n	8001e50 <mpu6050_Read+0x18>
 8001e46:	4b9f      	ldr	r3, [pc, #636]	@ (80020c4 <mpu6050_Read+0x28c>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	f040 8198 	bne.w	8002180 <mpu6050_Read+0x348>
		*mpu6050_RxCplt = 0;  // Reset completion flag
 8001e50:	4b9b      	ldr	r3, [pc, #620]	@ (80020c0 <mpu6050_Read+0x288>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
		switch (state) {
 8001e58:	4b9a      	ldr	r3, [pc, #616]	@ (80020c4 <mpu6050_Read+0x28c>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d002      	beq.n	8001e66 <mpu6050_Read+0x2e>
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d009      	beq.n	8001e78 <mpu6050_Read+0x40>
 8001e64:	e18c      	b.n	8002180 <mpu6050_Read+0x348>
		case 1:
			state=2;
 8001e66:	4b97      	ldr	r3, [pc, #604]	@ (80020c4 <mpu6050_Read+0x28c>)
 8001e68:	2202      	movs	r2, #2
 8001e6a:	701a      	strb	r2, [r3, #0]
			// Leer 6 bytes desde ACCEL_XOUT_H (registro 0x3B)
			mpu6050_ReadDataDMA(Rec_Data, 14, ACCEL_XOUT_H_REG);
 8001e6c:	223b      	movs	r2, #59	@ 0x3b
 8001e6e:	210e      	movs	r1, #14
 8001e70:	4895      	ldr	r0, [pc, #596]	@ (80020c8 <mpu6050_Read+0x290>)
 8001e72:	f7ff ffaf 	bl	8001dd4 <mpu6050_ReadDataDMA>
			break;
 8001e76:	e183      	b.n	8002180 <mpu6050_Read+0x348>
		case 2:
			state=1;
 8001e78:	4b92      	ldr	r3, [pc, #584]	@ (80020c4 <mpu6050_Read+0x28c>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	701a      	strb	r2, [r3, #0]
			// Combinar bytes altos y bajos en variables de 16 bits con signo
			//Valores accelerometro
			ax = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]); //primer byte  es la parte alta, segundo parte baja
 8001e7e:	4b92      	ldr	r3, [pc, #584]	@ (80020c8 <mpu6050_Read+0x290>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	4b8f      	ldr	r3, [pc, #572]	@ (80020c8 <mpu6050_Read+0x290>)
 8001e8a:	785b      	ldrb	r3, [r3, #1]
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	b21b      	sxth	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	4b8d      	ldr	r3, [pc, #564]	@ (80020cc <mpu6050_Read+0x294>)
 8001e96:	601a      	str	r2, [r3, #0]
			ay = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8001e98:	4b8b      	ldr	r3, [pc, #556]	@ (80020c8 <mpu6050_Read+0x290>)
 8001e9a:	789b      	ldrb	r3, [r3, #2]
 8001e9c:	b21b      	sxth	r3, r3
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	b21a      	sxth	r2, r3
 8001ea2:	4b89      	ldr	r3, [pc, #548]	@ (80020c8 <mpu6050_Read+0x290>)
 8001ea4:	78db      	ldrb	r3, [r3, #3]
 8001ea6:	b21b      	sxth	r3, r3
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	b21b      	sxth	r3, r3
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b88      	ldr	r3, [pc, #544]	@ (80020d0 <mpu6050_Read+0x298>)
 8001eb0:	601a      	str	r2, [r3, #0]
			az = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8001eb2:	4b85      	ldr	r3, [pc, #532]	@ (80020c8 <mpu6050_Read+0x290>)
 8001eb4:	791b      	ldrb	r3, [r3, #4]
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	4b82      	ldr	r3, [pc, #520]	@ (80020c8 <mpu6050_Read+0x290>)
 8001ebe:	795b      	ldrb	r3, [r3, #5]
 8001ec0:	b21b      	sxth	r3, r3
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	b21b      	sxth	r3, r3
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	4b82      	ldr	r3, [pc, #520]	@ (80020d4 <mpu6050_Read+0x29c>)
 8001eca:	601a      	str	r2, [r3, #0]
			//Medida temperatura
			//t = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
			//Valores del giroscopio
			gx = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8001ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80020c8 <mpu6050_Read+0x290>)
 8001ece:	7a1b      	ldrb	r3, [r3, #8]
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	021b      	lsls	r3, r3, #8
 8001ed4:	b21a      	sxth	r2, r3
 8001ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80020c8 <mpu6050_Read+0x290>)
 8001ed8:	7a5b      	ldrb	r3, [r3, #9]
 8001eda:	b21b      	sxth	r3, r3
 8001edc:	4313      	orrs	r3, r2
 8001ede:	b21b      	sxth	r3, r3
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4b7d      	ldr	r3, [pc, #500]	@ (80020d8 <mpu6050_Read+0x2a0>)
 8001ee4:	601a      	str	r2, [r3, #0]
			gy = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8001ee6:	4b78      	ldr	r3, [pc, #480]	@ (80020c8 <mpu6050_Read+0x290>)
 8001ee8:	7a9b      	ldrb	r3, [r3, #10]
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	021b      	lsls	r3, r3, #8
 8001eee:	b21a      	sxth	r2, r3
 8001ef0:	4b75      	ldr	r3, [pc, #468]	@ (80020c8 <mpu6050_Read+0x290>)
 8001ef2:	7adb      	ldrb	r3, [r3, #11]
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	b21b      	sxth	r3, r3
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b77      	ldr	r3, [pc, #476]	@ (80020dc <mpu6050_Read+0x2a4>)
 8001efe:	601a      	str	r2, [r3, #0]
			gz = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8001f00:	4b71      	ldr	r3, [pc, #452]	@ (80020c8 <mpu6050_Read+0x290>)
 8001f02:	7b1b      	ldrb	r3, [r3, #12]
 8001f04:	b21b      	sxth	r3, r3
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	b21a      	sxth	r2, r3
 8001f0a:	4b6f      	ldr	r3, [pc, #444]	@ (80020c8 <mpu6050_Read+0x290>)
 8001f0c:	7b5b      	ldrb	r3, [r3, #13]
 8001f0e:	b21b      	sxth	r3, r3
 8001f10:	4313      	orrs	r3, r2
 8001f12:	b21b      	sxth	r3, r3
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b72      	ldr	r3, [pc, #456]	@ (80020e0 <mpu6050_Read+0x2a8>)
 8001f18:	601a      	str	r2, [r3, #0]


			if (abs(ax) <= OFFSET_AX)
 8001f1a:	4b6c      	ldr	r3, [pc, #432]	@ (80020cc <mpu6050_Read+0x294>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f513 7fe1 	cmn.w	r3, #450	@ 0x1c2
 8001f22:	db08      	blt.n	8001f36 <mpu6050_Read+0xfe>
 8001f24:	4b69      	ldr	r3, [pc, #420]	@ (80020cc <mpu6050_Read+0x294>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8001f2c:	dc03      	bgt.n	8001f36 <mpu6050_Read+0xfe>
				ax_real = 0;
 8001f2e:	4b6d      	ldr	r3, [pc, #436]	@ (80020e4 <mpu6050_Read+0x2ac>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	801a      	strh	r2, [r3, #0]
 8001f34:	e025      	b.n	8001f82 <mpu6050_Read+0x14a>
			else
				ax_real = (ax / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 8001f36:	4b65      	ldr	r3, [pc, #404]	@ (80020cc <mpu6050_Read+0x294>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	ee07 3a90 	vmov	s15, r3
 8001f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f42:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80020e8 <mpu6050_Read+0x2b0>
 8001f46:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f4a:	ee16 0a90 	vmov	r0, s13
 8001f4e:	f7fe fafb 	bl	8000548 <__aeabi_f2d>
 8001f52:	a359      	add	r3, pc, #356	@ (adr r3, 80020b8 <mpu6050_Read+0x280>)
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	f7fe fb4e 	bl	80005f8 <__aeabi_dmul>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	4b60      	ldr	r3, [pc, #384]	@ (80020ec <mpu6050_Read+0x2b4>)
 8001f6a:	f7fe fb45 	bl	80005f8 <__aeabi_dmul>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fd51 	bl	8000a1c <__aeabi_d2iz>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	b21a      	sxth	r2, r3
 8001f7e:	4b59      	ldr	r3, [pc, #356]	@ (80020e4 <mpu6050_Read+0x2ac>)
 8001f80:	801a      	strh	r2, [r3, #0]

			if (abs(ay) <= OFFSET_AY)
 8001f82:	4b53      	ldr	r3, [pc, #332]	@ (80020d0 <mpu6050_Read+0x298>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f513 7fe1 	cmn.w	r3, #450	@ 0x1c2
 8001f8a:	db08      	blt.n	8001f9e <mpu6050_Read+0x166>
 8001f8c:	4b50      	ldr	r3, [pc, #320]	@ (80020d0 <mpu6050_Read+0x298>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8001f94:	dc03      	bgt.n	8001f9e <mpu6050_Read+0x166>
				ay_real = 0;
 8001f96:	4b56      	ldr	r3, [pc, #344]	@ (80020f0 <mpu6050_Read+0x2b8>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	801a      	strh	r2, [r3, #0]
 8001f9c:	e025      	b.n	8001fea <mpu6050_Read+0x1b2>
			else
				ay_real = (ay / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 8001f9e:	4b4c      	ldr	r3, [pc, #304]	@ (80020d0 <mpu6050_Read+0x298>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	ee07 3a90 	vmov	s15, r3
 8001fa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001faa:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80020e8 <mpu6050_Read+0x2b0>
 8001fae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001fb2:	ee16 0a90 	vmov	r0, s13
 8001fb6:	f7fe fac7 	bl	8000548 <__aeabi_f2d>
 8001fba:	a33f      	add	r3, pc, #252	@ (adr r3, 80020b8 <mpu6050_Read+0x280>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	f7fe fb1a 	bl	80005f8 <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4610      	mov	r0, r2
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f04f 0200 	mov.w	r2, #0
 8001fd0:	4b46      	ldr	r3, [pc, #280]	@ (80020ec <mpu6050_Read+0x2b4>)
 8001fd2:	f7fe fb11 	bl	80005f8 <__aeabi_dmul>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f7fe fd1d 	bl	8000a1c <__aeabi_d2iz>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	b21a      	sxth	r2, r3
 8001fe6:	4b42      	ldr	r3, [pc, #264]	@ (80020f0 <mpu6050_Read+0x2b8>)
 8001fe8:	801a      	strh	r2, [r3, #0]

			if (abs(az) <= OFFSET_AZ)
 8001fea:	4b3a      	ldr	r3, [pc, #232]	@ (80020d4 <mpu6050_Read+0x29c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a41      	ldr	r2, [pc, #260]	@ (80020f4 <mpu6050_Read+0x2bc>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	db0a      	blt.n	800200a <mpu6050_Read+0x1d2>
 8001ff4:	4b37      	ldr	r3, [pc, #220]	@ (80020d4 <mpu6050_Read+0x29c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	dc04      	bgt.n	800200a <mpu6050_Read+0x1d2>
				az_real = 9.81 * MULTIPLICADORFLOAT; // en reposo debería medir ~1g hacia Z
 8002000:	4b3d      	ldr	r3, [pc, #244]	@ (80020f8 <mpu6050_Read+0x2c0>)
 8002002:	f240 32d5 	movw	r2, #981	@ 0x3d5
 8002006:	801a      	strh	r2, [r3, #0]
 8002008:	e025      	b.n	8002056 <mpu6050_Read+0x21e>
			else
				az_real = (az / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 800200a:	4b32      	ldr	r3, [pc, #200]	@ (80020d4 <mpu6050_Read+0x29c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002016:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80020e8 <mpu6050_Read+0x2b0>
 800201a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800201e:	ee16 0a90 	vmov	r0, s13
 8002022:	f7fe fa91 	bl	8000548 <__aeabi_f2d>
 8002026:	a324      	add	r3, pc, #144	@ (adr r3, 80020b8 <mpu6050_Read+0x280>)
 8002028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202c:	f7fe fae4 	bl	80005f8 <__aeabi_dmul>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4610      	mov	r0, r2
 8002036:	4619      	mov	r1, r3
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	4b2b      	ldr	r3, [pc, #172]	@ (80020ec <mpu6050_Read+0x2b4>)
 800203e:	f7fe fadb 	bl	80005f8 <__aeabi_dmul>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	f7fe fce7 	bl	8000a1c <__aeabi_d2iz>
 800204e:	4603      	mov	r3, r0
 8002050:	b21a      	sxth	r2, r3
 8002052:	4b29      	ldr	r3, [pc, #164]	@ (80020f8 <mpu6050_Read+0x2c0>)
 8002054:	801a      	strh	r2, [r3, #0]

			// Aplicar offset y escalar a grados/segundo (centésimas)
			if (abs(gx) <= OFFSET_GX)
 8002056:	4b20      	ldr	r3, [pc, #128]	@ (80020d8 <mpu6050_Read+0x2a0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f513 7fe1 	cmn.w	r3, #450	@ 0x1c2
 800205e:	db08      	blt.n	8002072 <mpu6050_Read+0x23a>
 8002060:	4b1d      	ldr	r3, [pc, #116]	@ (80020d8 <mpu6050_Read+0x2a0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8002068:	dc03      	bgt.n	8002072 <mpu6050_Read+0x23a>
				gx_real = 0;
 800206a:	4b24      	ldr	r3, [pc, #144]	@ (80020fc <mpu6050_Read+0x2c4>)
 800206c:	2200      	movs	r2, #0
 800206e:	801a      	strh	r2, [r3, #0]
 8002070:	e014      	b.n	800209c <mpu6050_Read+0x264>
			else
				gx_real = (gx / 131.0f) * MULTIPLICADORFLOAT;
 8002072:	4b19      	ldr	r3, [pc, #100]	@ (80020d8 <mpu6050_Read+0x2a0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	ee07 3a90 	vmov	s15, r3
 800207a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800207e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002100 <mpu6050_Read+0x2c8>
 8002082:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002086:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002104 <mpu6050_Read+0x2cc>
 800208a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800208e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002092:	ee17 3a90 	vmov	r3, s15
 8002096:	b21a      	sxth	r2, r3
 8002098:	4b18      	ldr	r3, [pc, #96]	@ (80020fc <mpu6050_Read+0x2c4>)
 800209a:	801a      	strh	r2, [r3, #0]

			if (abs(gy) <= OFFSET_GY)
 800209c:	4b0f      	ldr	r3, [pc, #60]	@ (80020dc <mpu6050_Read+0x2a4>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f513 7faf 	cmn.w	r3, #350	@ 0x15e
 80020a4:	db32      	blt.n	800210c <mpu6050_Read+0x2d4>
 80020a6:	4b0d      	ldr	r3, [pc, #52]	@ (80020dc <mpu6050_Read+0x2a4>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80020ae:	dc2d      	bgt.n	800210c <mpu6050_Read+0x2d4>
				gy_real = 0;
 80020b0:	4b15      	ldr	r3, [pc, #84]	@ (8002108 <mpu6050_Read+0x2d0>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	801a      	strh	r2, [r3, #0]
 80020b6:	e03e      	b.n	8002136 <mpu6050_Read+0x2fe>
 80020b8:	51eb851f 	.word	0x51eb851f
 80020bc:	40239eb8 	.word	0x40239eb8
 80020c0:	20000688 	.word	0x20000688
 80020c4:	2000002b 	.word	0x2000002b
 80020c8:	200006b8 	.word	0x200006b8
 80020cc:	200006a0 	.word	0x200006a0
 80020d0:	200006a4 	.word	0x200006a4
 80020d4:	200006a8 	.word	0x200006a8
 80020d8:	200006ac 	.word	0x200006ac
 80020dc:	200006b0 	.word	0x200006b0
 80020e0:	200006b4 	.word	0x200006b4
 80020e4:	20000694 	.word	0x20000694
 80020e8:	46800000 	.word	0x46800000
 80020ec:	40590000 	.word	0x40590000
 80020f0:	20000696 	.word	0x20000696
 80020f4:	ffffb1e0 	.word	0xffffb1e0
 80020f8:	20000698 	.word	0x20000698
 80020fc:	2000069a 	.word	0x2000069a
 8002100:	43030000 	.word	0x43030000
 8002104:	42c80000 	.word	0x42c80000
 8002108:	2000069c 	.word	0x2000069c
			else
				gy_real = (gy / 131.0f) * MULTIPLICADORFLOAT;
 800210c:	4b1e      	ldr	r3, [pc, #120]	@ (8002188 <mpu6050_Read+0x350>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	ee07 3a90 	vmov	s15, r3
 8002114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002118:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800218c <mpu6050_Read+0x354>
 800211c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002120:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002190 <mpu6050_Read+0x358>
 8002124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002128:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800212c:	ee17 3a90 	vmov	r3, s15
 8002130:	b21a      	sxth	r2, r3
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <mpu6050_Read+0x35c>)
 8002134:	801a      	strh	r2, [r3, #0]

			if (abs(gz) <= OFFSET_GZ)
 8002136:	4b18      	ldr	r3, [pc, #96]	@ (8002198 <mpu6050_Read+0x360>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f513 7faf 	cmn.w	r3, #350	@ 0x15e
 800213e:	db08      	blt.n	8002152 <mpu6050_Read+0x31a>
 8002140:	4b15      	ldr	r3, [pc, #84]	@ (8002198 <mpu6050_Read+0x360>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8002148:	dc03      	bgt.n	8002152 <mpu6050_Read+0x31a>
				gz_real = 0;
 800214a:	4b14      	ldr	r3, [pc, #80]	@ (800219c <mpu6050_Read+0x364>)
 800214c:	2200      	movs	r2, #0
 800214e:	801a      	strh	r2, [r3, #0]
 8002150:	e014      	b.n	800217c <mpu6050_Read+0x344>
			else
				gz_real = (gz / 131.0f) * MULTIPLICADORFLOAT;
 8002152:	4b11      	ldr	r3, [pc, #68]	@ (8002198 <mpu6050_Read+0x360>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	ee07 3a90 	vmov	s15, r3
 800215a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800215e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800218c <mpu6050_Read+0x354>
 8002162:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002166:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8002190 <mpu6050_Read+0x358>
 800216a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800216e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002172:	ee17 3a90 	vmov	r3, s15
 8002176:	b21a      	sxth	r2, r3
 8002178:	4b08      	ldr	r3, [pc, #32]	@ (800219c <mpu6050_Read+0x364>)
 800217a:	801a      	strh	r2, [r3, #0]

			return 1;
 800217c:	2301      	movs	r3, #1
 800217e:	e000      	b.n	8002182 <mpu6050_Read+0x34a>
			break;
		}
	}
	return 0;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	200006b0 	.word	0x200006b0
 800218c:	43030000 	.word	0x43030000
 8002190:	42c80000 	.word	0x42c80000
 8002194:	2000069c 	.word	0x2000069c
 8002198:	200006b4 	.word	0x200006b4
 800219c:	2000069e 	.word	0x2000069e

080021a0 <mpu6050_GetData>:

void mpu6050_GetData(int16_t *ax, int16_t *ay, int16_t *az, int16_t *gx, int16_t *gy, int16_t *gz) {
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
 80021ac:	603b      	str	r3, [r7, #0]
    if (ax) *ax = ax_real;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d004      	beq.n	80021be <mpu6050_GetData+0x1e>
 80021b4:	4b19      	ldr	r3, [pc, #100]	@ (800221c <mpu6050_GetData+0x7c>)
 80021b6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	801a      	strh	r2, [r3, #0]
    if (ay) *ay = ay_real;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d004      	beq.n	80021ce <mpu6050_GetData+0x2e>
 80021c4:	4b16      	ldr	r3, [pc, #88]	@ (8002220 <mpu6050_GetData+0x80>)
 80021c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	801a      	strh	r2, [r3, #0]
    if (az) *az = az_real;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d004      	beq.n	80021de <mpu6050_GetData+0x3e>
 80021d4:	4b13      	ldr	r3, [pc, #76]	@ (8002224 <mpu6050_GetData+0x84>)
 80021d6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	801a      	strh	r2, [r3, #0]

    if (gx) *gx = gx_real;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d004      	beq.n	80021ee <mpu6050_GetData+0x4e>
 80021e4:	4b10      	ldr	r3, [pc, #64]	@ (8002228 <mpu6050_GetData+0x88>)
 80021e6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	801a      	strh	r2, [r3, #0]
    if (gy) *gy = gy_real;
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d004      	beq.n	80021fe <mpu6050_GetData+0x5e>
 80021f4:	4b0d      	ldr	r3, [pc, #52]	@ (800222c <mpu6050_GetData+0x8c>)
 80021f6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	801a      	strh	r2, [r3, #0]
    if (gz) *gz = gz_real;
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d004      	beq.n	800220e <mpu6050_GetData+0x6e>
 8002204:	4b0a      	ldr	r3, [pc, #40]	@ (8002230 <mpu6050_GetData+0x90>)
 8002206:	f9b3 2000 	ldrsh.w	r2, [r3]
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	801a      	strh	r2, [r3, #0]
}
 800220e:	bf00      	nop
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	20000694 	.word	0x20000694
 8002220:	20000696 	.word	0x20000696
 8002224:	20000698 	.word	0x20000698
 8002228:	2000069a 	.word	0x2000069a
 800222c:	2000069c 	.word	0x2000069c
 8002230:	2000069e 	.word	0x2000069e

08002234 <ssd1306_Reset>:
static void (*memWrite)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type) = NULL;
static void (*memWriteDMA)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type) = NULL;

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002244:	b590      	push	{r4, r7, lr}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
	memWrite(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 800224e:	4b05      	ldr	r3, [pc, #20]	@ (8002264 <ssd1306_WriteCommand+0x20>)
 8002250:	681c      	ldr	r4, [r3, #0]
 8002252:	1df9      	adds	r1, r7, #7
 8002254:	2300      	movs	r3, #0
 8002256:	2201      	movs	r2, #1
 8002258:	2078      	movs	r0, #120	@ 0x78
 800225a:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bd90      	pop	{r4, r7, pc}
 8002264:	200006cc 	.word	0x200006cc

08002268 <ssd1306_WriteCommandDMA>:

void ssd1306_WriteCommandDMA(uint8_t byte) {
 8002268:	b590      	push	{r4, r7, lr}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
	memWriteDMA(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 8002272:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <ssd1306_WriteCommandDMA+0x20>)
 8002274:	681c      	ldr	r4, [r3, #0]
 8002276:	1df9      	adds	r1, r7, #7
 8002278:	2300      	movs	r3, #0
 800227a:	2201      	movs	r2, #1
 800227c:	2078      	movs	r0, #120	@ 0x78
 800227e:	47a0      	blx	r4
	//HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	bd90      	pop	{r4, r7, pc}
 8002288:	200006d0 	.word	0x200006d0

0800228c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
    memWrite(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 8002296:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <ssd1306_WriteData+0x24>)
 8002298:	681c      	ldr	r4, [r3, #0]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	b2da      	uxtb	r2, r3
 800229e:	2340      	movs	r3, #64	@ 0x40
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	2078      	movs	r0, #120	@ 0x78
 80022a4:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd90      	pop	{r4, r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200006cc 	.word	0x200006cc

080022b4 <ssd1306_WriteDataDMA>:

void ssd1306_WriteDataDMA(uint8_t* buffer, size_t buff_size) {
 80022b4:	b590      	push	{r4, r7, lr}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
	memWriteDMA(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 80022be:	4b06      	ldr	r3, [pc, #24]	@ (80022d8 <ssd1306_WriteDataDMA+0x24>)
 80022c0:	681c      	ldr	r4, [r3, #0]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	2340      	movs	r3, #64	@ 0x40
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	2078      	movs	r0, #120	@ 0x78
 80022cc:	47a0      	blx	r4
	//HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd90      	pop	{r4, r7, pc}
 80022d6:	bf00      	nop
 80022d8:	200006d0 	.word	0x200006d0

080022dc <ssd1306_Attach_MemWriteDMA>:
        ret = SSD1306_OK;
    }
    return ret;
}

void ssd1306_Attach_MemWriteDMA(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	memWriteDMA = PtrRx;
 80022e4:	4a04      	ldr	r2, [pc, #16]	@ (80022f8 <ssd1306_Attach_MemWriteDMA+0x1c>)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6013      	str	r3, [r2, #0]
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	200006d0 	.word	0x200006d0

080022fc <ssd1306_Attach_MemWrite>:

void ssd1306_Attach_MemWrite(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	memWrite = PtrRx;
 8002304:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <ssd1306_Attach_MemWrite+0x1c>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6013      	str	r3, [r2, #0]
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	200006cc 	.word	0x200006cc

0800231c <ssd1306_ADC_ConfCpltCallback>:

void ssd1306_ADC_ConfCpltCallback(volatile uint8_t *PtrRx){
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
	SSD1306_TxCplt = (uint8_t *)PtrRx;
 8002324:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <ssd1306_ADC_ConfCpltCallback+0x1c>)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6013      	str	r3, [r2, #0]
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	200006c8 	.word	0x200006c8

0800233c <ssd1306_Init>:

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002340:	f7ff ff78 	bl	8002234 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002344:	2064      	movs	r0, #100	@ 0x64
 8002346:	f001 f823 	bl	8003390 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800234a:	2000      	movs	r0, #0
 800234c:	f000 fa38 	bl	80027c0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002350:	2020      	movs	r0, #32
 8002352:	f7ff ff77 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002356:	2000      	movs	r0, #0
 8002358:	f7ff ff74 	bl	8002244 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800235c:	20b0      	movs	r0, #176	@ 0xb0
 800235e:	f7ff ff71 	bl	8002244 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002362:	20c8      	movs	r0, #200	@ 0xc8
 8002364:	f7ff ff6e 	bl	8002244 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002368:	2000      	movs	r0, #0
 800236a:	f7ff ff6b 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800236e:	2010      	movs	r0, #16
 8002370:	f7ff ff68 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002374:	2040      	movs	r0, #64	@ 0x40
 8002376:	f7ff ff65 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800237a:	20ff      	movs	r0, #255	@ 0xff
 800237c:	f000 fa0c 	bl	8002798 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002380:	20a1      	movs	r0, #161	@ 0xa1
 8002382:	f7ff ff5f 	bl	8002244 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002386:	20a6      	movs	r0, #166	@ 0xa6
 8002388:	f7ff ff5c 	bl	8002244 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800238c:	20a8      	movs	r0, #168	@ 0xa8
 800238e:	f7ff ff59 	bl	8002244 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002392:	203f      	movs	r0, #63	@ 0x3f
 8002394:	f7ff ff56 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002398:	20a4      	movs	r0, #164	@ 0xa4
 800239a:	f7ff ff53 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800239e:	20d3      	movs	r0, #211	@ 0xd3
 80023a0:	f7ff ff50 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80023a4:	2000      	movs	r0, #0
 80023a6:	f7ff ff4d 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80023aa:	20d5      	movs	r0, #213	@ 0xd5
 80023ac:	f7ff ff4a 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80023b0:	20f0      	movs	r0, #240	@ 0xf0
 80023b2:	f7ff ff47 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80023b6:	20d9      	movs	r0, #217	@ 0xd9
 80023b8:	f7ff ff44 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80023bc:	2022      	movs	r0, #34	@ 0x22
 80023be:	f7ff ff41 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80023c2:	20da      	movs	r0, #218	@ 0xda
 80023c4:	f7ff ff3e 	bl	8002244 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80023c8:	2012      	movs	r0, #18
 80023ca:	f7ff ff3b 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80023ce:	20db      	movs	r0, #219	@ 0xdb
 80023d0:	f7ff ff38 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80023d4:	2020      	movs	r0, #32
 80023d6:	f7ff ff35 	bl	8002244 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80023da:	208d      	movs	r0, #141	@ 0x8d
 80023dc:	f7ff ff32 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80023e0:	2014      	movs	r0, #20
 80023e2:	f7ff ff2f 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80023e6:	2001      	movs	r0, #1
 80023e8:	f000 f9ea 	bl	80027c0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80023ec:	2000      	movs	r0, #0
 80023ee:	f000 f80f 	bl	8002410 <ssd1306_Fill>
    //ssd1306_Fill(White);

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80023f2:	f000 f825 	bl	8002440 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80023f6:	4b05      	ldr	r3, [pc, #20]	@ (800240c <ssd1306_Init+0xd0>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80023fc:	4b03      	ldr	r3, [pc, #12]	@ (800240c <ssd1306_Init+0xd0>)
 80023fe:	2200      	movs	r2, #0
 8002400:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8002402:	4b02      	ldr	r3, [pc, #8]	@ (800240c <ssd1306_Init+0xd0>)
 8002404:	2201      	movs	r2, #1
 8002406:	711a      	strb	r2, [r3, #4]
}
 8002408:	bf00      	nop
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20000ad4 	.word	0x20000ad4

08002410 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	4603      	mov	r3, r0
 8002418:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <ssd1306_Fill+0x14>
 8002420:	2300      	movs	r3, #0
 8002422:	e000      	b.n	8002426 <ssd1306_Fill+0x16>
 8002424:	23ff      	movs	r3, #255	@ 0xff
 8002426:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800242a:	4619      	mov	r1, r3
 800242c:	4803      	ldr	r0, [pc, #12]	@ (800243c <ssd1306_Fill+0x2c>)
 800242e:	f00b fea9 	bl	800e184 <memset>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	200006d4 	.word	0x200006d4

08002440 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002446:	2300      	movs	r3, #0
 8002448:	71fb      	strb	r3, [r7, #7]
 800244a:	e016      	b.n	800247a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	3b50      	subs	r3, #80	@ 0x50
 8002450:	b2db      	uxtb	r3, r3
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fef6 	bl	8002244 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002458:	2000      	movs	r0, #0
 800245a:	f7ff fef3 	bl	8002244 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800245e:	2010      	movs	r0, #16
 8002460:	f7ff fef0 	bl	8002244 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	01db      	lsls	r3, r3, #7
 8002468:	4a08      	ldr	r2, [pc, #32]	@ (800248c <ssd1306_UpdateScreen+0x4c>)
 800246a:	4413      	add	r3, r2
 800246c:	2180      	movs	r1, #128	@ 0x80
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff ff0c 	bl	800228c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	3301      	adds	r3, #1
 8002478:	71fb      	strb	r3, [r7, #7]
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2b07      	cmp	r3, #7
 800247e:	d9e5      	bls.n	800244c <ssd1306_UpdateScreen+0xc>
    }
}
 8002480:	bf00      	nop
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200006d4 	.word	0x200006d4

08002490 <ssd1306_UpdateScreenDMA>:


/* Write the screenbuffer with changed to the screen */
char ssd1306_UpdateScreenDMA(void) {
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	static uint8_t current_page = 0;
	static uint8_t state = 1;

	// Only proceed if I2C is ready or we're starting a new transaction

	if (*SSD1306_TxCplt || state == 1) {
 8002494:	4b2a      	ldr	r3, [pc, #168]	@ (8002540 <ssd1306_UpdateScreenDMA+0xb0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d103      	bne.n	80024a6 <ssd1306_UpdateScreenDMA+0x16>
 800249e:	4b29      	ldr	r3, [pc, #164]	@ (8002544 <ssd1306_UpdateScreenDMA+0xb4>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d149      	bne.n	800253a <ssd1306_UpdateScreenDMA+0xaa>
		*SSD1306_TxCplt = 0;  // Reset completion flag
 80024a6:	4b26      	ldr	r3, [pc, #152]	@ (8002540 <ssd1306_UpdateScreenDMA+0xb0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]

		switch (state) {
 80024ae:	4b25      	ldr	r3, [pc, #148]	@ (8002544 <ssd1306_UpdateScreenDMA+0xb4>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	2b03      	cmp	r3, #3
 80024b6:	d840      	bhi.n	800253a <ssd1306_UpdateScreenDMA+0xaa>
 80024b8:	a201      	add	r2, pc, #4	@ (adr r2, 80024c0 <ssd1306_UpdateScreenDMA+0x30>)
 80024ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024be:	bf00      	nop
 80024c0:	080024d1 	.word	0x080024d1
 80024c4:	080024e7 	.word	0x080024e7
 80024c8:	080024f5 	.word	0x080024f5
 80024cc:	08002503 	.word	0x08002503
		case 1:  // Set page address
			ssd1306_WriteCommandDMA(0xB0 + current_page);
 80024d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002548 <ssd1306_UpdateScreenDMA+0xb8>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	3b50      	subs	r3, #80	@ 0x50
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fec5 	bl	8002268 <ssd1306_WriteCommandDMA>
			state = 2;
 80024de:	4b19      	ldr	r3, [pc, #100]	@ (8002544 <ssd1306_UpdateScreenDMA+0xb4>)
 80024e0:	2202      	movs	r2, #2
 80024e2:	701a      	strb	r2, [r3, #0]
			break;
 80024e4:	e029      	b.n	800253a <ssd1306_UpdateScreenDMA+0xaa>
		case 2:  // Set column address low nibble
			ssd1306_WriteCommandDMA(0x00 + SSD1306_X_OFFSET_LOWER);
 80024e6:	2000      	movs	r0, #0
 80024e8:	f7ff febe 	bl	8002268 <ssd1306_WriteCommandDMA>
			state = 3;
 80024ec:	4b15      	ldr	r3, [pc, #84]	@ (8002544 <ssd1306_UpdateScreenDMA+0xb4>)
 80024ee:	2203      	movs	r2, #3
 80024f0:	701a      	strb	r2, [r3, #0]
			break;
 80024f2:	e022      	b.n	800253a <ssd1306_UpdateScreenDMA+0xaa>
		case 3:  // Set column address high nibble
			ssd1306_WriteCommandDMA(0x10 + SSD1306_X_OFFSET_UPPER);
 80024f4:	2010      	movs	r0, #16
 80024f6:	f7ff feb7 	bl	8002268 <ssd1306_WriteCommandDMA>
			state = 4;
 80024fa:	4b12      	ldr	r3, [pc, #72]	@ (8002544 <ssd1306_UpdateScreenDMA+0xb4>)
 80024fc:	2204      	movs	r2, #4
 80024fe:	701a      	strb	r2, [r3, #0]
			break;
 8002500:	e01b      	b.n	800253a <ssd1306_UpdateScreenDMA+0xaa>
		case 4:  // Write page data
			ssd1306_WriteDataDMA(&SSD1306_Buffer[SSD1306_WIDTH*current_page],SSD1306_WIDTH);
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <ssd1306_UpdateScreenDMA+0xb8>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	01db      	lsls	r3, r3, #7
 8002508:	4a10      	ldr	r2, [pc, #64]	@ (800254c <ssd1306_UpdateScreenDMA+0xbc>)
 800250a:	4413      	add	r3, r2
 800250c:	2180      	movs	r1, #128	@ 0x80
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fed0 	bl	80022b4 <ssd1306_WriteDataDMA>
			current_page++;
 8002514:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <ssd1306_UpdateScreenDMA+0xb8>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	3301      	adds	r3, #1
 800251a:	b2da      	uxtb	r2, r3
 800251c:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <ssd1306_UpdateScreenDMA+0xb8>)
 800251e:	701a      	strb	r2, [r3, #0]
			state = 1;  // Start over with next page
 8002520:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <ssd1306_UpdateScreenDMA+0xb4>)
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]

			if (current_page > 7){//SSD1306_HEIGHT/8) {
 8002526:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <ssd1306_UpdateScreenDMA+0xb8>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	2b07      	cmp	r3, #7
 800252c:	d904      	bls.n	8002538 <ssd1306_UpdateScreenDMA+0xa8>
				current_page = 0;
 800252e:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <ssd1306_UpdateScreenDMA+0xb8>)
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
				return 1;
 8002534:	2301      	movs	r3, #1
 8002536:	e001      	b.n	800253c <ssd1306_UpdateScreenDMA+0xac>
			}
			break;
 8002538:	bf00      	nop
		}
	}
	return 0;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	bd80      	pop	{r7, pc}
 8002540:	200006c8 	.word	0x200006c8
 8002544:	2000002c 	.word	0x2000002c
 8002548:	20000ada 	.word	0x20000ada
 800254c:	200006d4 	.word	0x200006d4

08002550 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
 800255a:	460b      	mov	r3, r1
 800255c:	71bb      	strb	r3, [r7, #6]
 800255e:	4613      	mov	r3, r2
 8002560:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	2b00      	cmp	r3, #0
 8002568:	db3d      	blt.n	80025e6 <ssd1306_DrawPixel+0x96>
 800256a:	79bb      	ldrb	r3, [r7, #6]
 800256c:	2b3f      	cmp	r3, #63	@ 0x3f
 800256e:	d83a      	bhi.n	80025e6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8002570:	797b      	ldrb	r3, [r7, #5]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d11a      	bne.n	80025ac <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002576:	79fa      	ldrb	r2, [r7, #7]
 8002578:	79bb      	ldrb	r3, [r7, #6]
 800257a:	08db      	lsrs	r3, r3, #3
 800257c:	b2d8      	uxtb	r0, r3
 800257e:	4603      	mov	r3, r0
 8002580:	01db      	lsls	r3, r3, #7
 8002582:	4413      	add	r3, r2
 8002584:	4a1b      	ldr	r2, [pc, #108]	@ (80025f4 <ssd1306_DrawPixel+0xa4>)
 8002586:	5cd3      	ldrb	r3, [r2, r3]
 8002588:	b25a      	sxtb	r2, r3
 800258a:	79bb      	ldrb	r3, [r7, #6]
 800258c:	f003 0307 	and.w	r3, r3, #7
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f303 	lsl.w	r3, r1, r3
 8002596:	b25b      	sxtb	r3, r3
 8002598:	4313      	orrs	r3, r2
 800259a:	b259      	sxtb	r1, r3
 800259c:	79fa      	ldrb	r2, [r7, #7]
 800259e:	4603      	mov	r3, r0
 80025a0:	01db      	lsls	r3, r3, #7
 80025a2:	4413      	add	r3, r2
 80025a4:	b2c9      	uxtb	r1, r1
 80025a6:	4a13      	ldr	r2, [pc, #76]	@ (80025f4 <ssd1306_DrawPixel+0xa4>)
 80025a8:	54d1      	strb	r1, [r2, r3]
 80025aa:	e01d      	b.n	80025e8 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80025ac:	79fa      	ldrb	r2, [r7, #7]
 80025ae:	79bb      	ldrb	r3, [r7, #6]
 80025b0:	08db      	lsrs	r3, r3, #3
 80025b2:	b2d8      	uxtb	r0, r3
 80025b4:	4603      	mov	r3, r0
 80025b6:	01db      	lsls	r3, r3, #7
 80025b8:	4413      	add	r3, r2
 80025ba:	4a0e      	ldr	r2, [pc, #56]	@ (80025f4 <ssd1306_DrawPixel+0xa4>)
 80025bc:	5cd3      	ldrb	r3, [r2, r3]
 80025be:	b25a      	sxtb	r2, r3
 80025c0:	79bb      	ldrb	r3, [r7, #6]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	2101      	movs	r1, #1
 80025c8:	fa01 f303 	lsl.w	r3, r1, r3
 80025cc:	b25b      	sxtb	r3, r3
 80025ce:	43db      	mvns	r3, r3
 80025d0:	b25b      	sxtb	r3, r3
 80025d2:	4013      	ands	r3, r2
 80025d4:	b259      	sxtb	r1, r3
 80025d6:	79fa      	ldrb	r2, [r7, #7]
 80025d8:	4603      	mov	r3, r0
 80025da:	01db      	lsls	r3, r3, #7
 80025dc:	4413      	add	r3, r2
 80025de:	b2c9      	uxtb	r1, r1
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <ssd1306_DrawPixel+0xa4>)
 80025e2:	54d1      	strb	r1, [r2, r3]
 80025e4:	e000      	b.n	80025e8 <ssd1306_DrawPixel+0x98>
        return;
 80025e6:	bf00      	nop
    }
}
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	200006d4 	.word	0x200006d4

080025f8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b089      	sub	sp, #36	@ 0x24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4604      	mov	r4, r0
 8002600:	4638      	mov	r0, r7
 8002602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002606:	4623      	mov	r3, r4
 8002608:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	2b1f      	cmp	r3, #31
 800260e:	d902      	bls.n	8002616 <ssd1306_WriteChar+0x1e>
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	2b7e      	cmp	r3, #126	@ 0x7e
 8002614:	d901      	bls.n	800261a <ssd1306_WriteChar+0x22>
        return 0;
 8002616:	2300      	movs	r3, #0
 8002618:	e079      	b.n	800270e <ssd1306_WriteChar+0x116>

    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <ssd1306_WriteChar+0x34>
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	3b20      	subs	r3, #32
 8002626:	4413      	add	r3, r2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	e000      	b.n	800262e <ssd1306_WriteChar+0x36>
 800262c:	783b      	ldrb	r3, [r7, #0]
 800262e:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002630:	4b39      	ldr	r3, [pc, #228]	@ (8002718 <ssd1306_WriteChar+0x120>)
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	461a      	mov	r2, r3
 8002636:	7dfb      	ldrb	r3, [r7, #23]
 8002638:	4413      	add	r3, r2
 800263a:	2b80      	cmp	r3, #128	@ 0x80
 800263c:	dc06      	bgt.n	800264c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800263e:	4b36      	ldr	r3, [pc, #216]	@ (8002718 <ssd1306_WriteChar+0x120>)
 8002640:	885b      	ldrh	r3, [r3, #2]
 8002642:	461a      	mov	r2, r3
 8002644:	787b      	ldrb	r3, [r7, #1]
 8002646:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002648:	2b40      	cmp	r3, #64	@ 0x40
 800264a:	dd01      	ble.n	8002650 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 800264c:	2300      	movs	r3, #0
 800264e:	e05e      	b.n	800270e <ssd1306_WriteChar+0x116>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002650:	2300      	movs	r3, #0
 8002652:	61fb      	str	r3, [r7, #28]
 8002654:	e04d      	b.n	80026f2 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	3b20      	subs	r3, #32
 800265c:	7879      	ldrb	r1, [r7, #1]
 800265e:	fb01 f303 	mul.w	r3, r1, r3
 8002662:	4619      	mov	r1, r3
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	440b      	add	r3, r1
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	4413      	add	r3, r2
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002670:	2300      	movs	r3, #0
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	e036      	b.n	80026e4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d013      	beq.n	80026ae <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002686:	4b24      	ldr	r3, [pc, #144]	@ (8002718 <ssd1306_WriteChar+0x120>)
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	b2da      	uxtb	r2, r3
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	b2db      	uxtb	r3, r3
 8002690:	4413      	add	r3, r2
 8002692:	b2d8      	uxtb	r0, r3
 8002694:	4b20      	ldr	r3, [pc, #128]	@ (8002718 <ssd1306_WriteChar+0x120>)
 8002696:	885b      	ldrh	r3, [r3, #2]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	b2db      	uxtb	r3, r3
 800269e:	4413      	add	r3, r2
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80026a6:	4619      	mov	r1, r3
 80026a8:	f7ff ff52 	bl	8002550 <ssd1306_DrawPixel>
 80026ac:	e017      	b.n	80026de <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80026ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002718 <ssd1306_WriteChar+0x120>)
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	4413      	add	r3, r2
 80026ba:	b2d8      	uxtb	r0, r3
 80026bc:	4b16      	ldr	r3, [pc, #88]	@ (8002718 <ssd1306_WriteChar+0x120>)
 80026be:	885b      	ldrh	r3, [r3, #2]
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	b2d9      	uxtb	r1, r3
 80026ca:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	bf0c      	ite	eq
 80026d2:	2301      	moveq	r3, #1
 80026d4:	2300      	movne	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	461a      	mov	r2, r3
 80026da:	f7ff ff39 	bl	8002550 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	3301      	adds	r3, #1
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	7dfb      	ldrb	r3, [r7, #23]
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d3c4      	bcc.n	8002676 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	3301      	adds	r3, #1
 80026f0:	61fb      	str	r3, [r7, #28]
 80026f2:	787b      	ldrb	r3, [r7, #1]
 80026f4:	461a      	mov	r2, r3
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d3ac      	bcc.n	8002656 <ssd1306_WriteChar+0x5e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80026fc:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <ssd1306_WriteChar+0x120>)
 80026fe:	881a      	ldrh	r2, [r3, #0]
 8002700:	7dfb      	ldrb	r3, [r7, #23]
 8002702:	b29b      	uxth	r3, r3
 8002704:	4413      	add	r3, r2
 8002706:	b29a      	uxth	r2, r3
 8002708:	4b03      	ldr	r3, [pc, #12]	@ (8002718 <ssd1306_WriteChar+0x120>)
 800270a:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3724      	adds	r7, #36	@ 0x24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd90      	pop	{r4, r7, pc}
 8002716:	bf00      	nop
 8002718:	20000ad4 	.word	0x20000ad4

0800271c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af02      	add	r7, sp, #8
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	4638      	mov	r0, r7
 8002726:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800272a:	e013      	b.n	8002754 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	7818      	ldrb	r0, [r3, #0]
 8002730:	7e3b      	ldrb	r3, [r7, #24]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	463b      	mov	r3, r7
 8002736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002738:	f7ff ff5e 	bl	80025f8 <ssd1306_WriteChar>
 800273c:	4603      	mov	r3, r0
 800273e:	461a      	mov	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d002      	beq.n	800274e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	e008      	b.n	8002760 <ssd1306_WriteString+0x44>
        }
        str++;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	3301      	adds	r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1e7      	bne.n	800272c <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	781b      	ldrb	r3, [r3, #0]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	460a      	mov	r2, r1
 8002772:	71fb      	strb	r3, [r7, #7]
 8002774:	4613      	mov	r3, r2
 8002776:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	b29a      	uxth	r2, r3
 800277c:	4b05      	ldr	r3, [pc, #20]	@ (8002794 <ssd1306_SetCursor+0x2c>)
 800277e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002780:	79bb      	ldrb	r3, [r7, #6]
 8002782:	b29a      	uxth	r2, r3
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <ssd1306_SetCursor+0x2c>)
 8002786:	805a      	strh	r2, [r3, #2]
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	20000ad4 	.word	0x20000ad4

08002798 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80027a2:	2381      	movs	r3, #129	@ 0x81
 80027a4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fd4b 	bl	8002244 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff fd47 	bl	8002244 <ssd1306_WriteCommand>
}
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d005      	beq.n	80027dc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80027d0:	23af      	movs	r3, #175	@ 0xaf
 80027d2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80027d4:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <ssd1306_SetDisplayOn+0x38>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	715a      	strb	r2, [r3, #5]
 80027da:	e004      	b.n	80027e6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80027dc:	23ae      	movs	r3, #174	@ 0xae
 80027de:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80027e0:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <ssd1306_SetDisplayOn+0x38>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fd2b 	bl	8002244 <ssd1306_WriteCommand>
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000ad4 	.word	0x20000ad4

080027fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	607b      	str	r3, [r7, #4]
 8002806:	4b10      	ldr	r3, [pc, #64]	@ (8002848 <HAL_MspInit+0x4c>)
 8002808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280a:	4a0f      	ldr	r2, [pc, #60]	@ (8002848 <HAL_MspInit+0x4c>)
 800280c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002810:	6453      	str	r3, [r2, #68]	@ 0x44
 8002812:	4b0d      	ldr	r3, [pc, #52]	@ (8002848 <HAL_MspInit+0x4c>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281a:	607b      	str	r3, [r7, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	603b      	str	r3, [r7, #0]
 8002822:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <HAL_MspInit+0x4c>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	4a08      	ldr	r2, [pc, #32]	@ (8002848 <HAL_MspInit+0x4c>)
 8002828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800282c:	6413      	str	r3, [r2, #64]	@ 0x40
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_MspInit+0x4c>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002836:	603b      	str	r3, [r7, #0]
 8002838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800

0800284c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08a      	sub	sp, #40	@ 0x28
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a32      	ldr	r2, [pc, #200]	@ (8002934 <HAL_ADC_MspInit+0xe8>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d15e      	bne.n	800292c <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	4b31      	ldr	r3, [pc, #196]	@ (8002938 <HAL_ADC_MspInit+0xec>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002876:	4a30      	ldr	r2, [pc, #192]	@ (8002938 <HAL_ADC_MspInit+0xec>)
 8002878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800287c:	6453      	str	r3, [r2, #68]	@ 0x44
 800287e:	4b2e      	ldr	r3, [pc, #184]	@ (8002938 <HAL_ADC_MspInit+0xec>)
 8002880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	4b2a      	ldr	r3, [pc, #168]	@ (8002938 <HAL_ADC_MspInit+0xec>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4a29      	ldr	r2, [pc, #164]	@ (8002938 <HAL_ADC_MspInit+0xec>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4b27      	ldr	r3, [pc, #156]	@ (8002938 <HAL_ADC_MspInit+0xec>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80028a6:	23ff      	movs	r3, #255	@ 0xff
 80028a8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028aa:	2303      	movs	r3, #3
 80028ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b2:	f107 0314 	add.w	r3, r7, #20
 80028b6:	4619      	mov	r1, r3
 80028b8:	4820      	ldr	r0, [pc, #128]	@ (800293c <HAL_ADC_MspInit+0xf0>)
 80028ba:	f001 ff6b 	bl	8004794 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80028be:	4b20      	ldr	r3, [pc, #128]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028c0:	4a20      	ldr	r2, [pc, #128]	@ (8002944 <HAL_ADC_MspInit+0xf8>)
 80028c2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80028c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80028d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028de:	4b18      	ldr	r3, [pc, #96]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80028e6:	4b16      	ldr	r3, [pc, #88]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80028ee:	4b14      	ldr	r3, [pc, #80]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80028f4:	4b12      	ldr	r3, [pc, #72]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028fa:	4b11      	ldr	r3, [pc, #68]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002900:	480f      	ldr	r0, [pc, #60]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 8002902:	f001 fb9b 	bl	800403c <HAL_DMA_Init>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 800290c:	f7ff fa18 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a0b      	ldr	r2, [pc, #44]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 8002914:	639a      	str	r2, [r3, #56]	@ 0x38
 8002916:	4a0a      	ldr	r2, [pc, #40]	@ (8002940 <HAL_ADC_MspInit+0xf4>)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800291c:	2200      	movs	r2, #0
 800291e:	2100      	movs	r1, #0
 8002920:	2012      	movs	r0, #18
 8002922:	f001 fb54 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002926:	2012      	movs	r0, #18
 8002928:	f001 fb6d 	bl	8004006 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800292c:	bf00      	nop
 800292e:	3728      	adds	r7, #40	@ 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40012000 	.word	0x40012000
 8002938:	40023800 	.word	0x40023800
 800293c:	40020000 	.word	0x40020000
 8002940:	200001e8 	.word	0x200001e8
 8002944:	40026410 	.word	0x40026410

08002948 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b08a      	sub	sp, #40	@ 0x28
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002950:	f107 0314 	add.w	r3, r7, #20
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	605a      	str	r2, [r3, #4]
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	60da      	str	r2, [r3, #12]
 800295e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa4 <HAL_I2C_MspInit+0x15c>)
 8002966:	4293      	cmp	r3, r2
 8002968:	f040 8097 	bne.w	8002a9a <HAL_I2C_MspInit+0x152>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296c:	2300      	movs	r3, #0
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	4b4d      	ldr	r3, [pc, #308]	@ (8002aa8 <HAL_I2C_MspInit+0x160>)
 8002972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002974:	4a4c      	ldr	r2, [pc, #304]	@ (8002aa8 <HAL_I2C_MspInit+0x160>)
 8002976:	f043 0302 	orr.w	r3, r3, #2
 800297a:	6313      	str	r3, [r2, #48]	@ 0x30
 800297c:	4b4a      	ldr	r3, [pc, #296]	@ (8002aa8 <HAL_I2C_MspInit+0x160>)
 800297e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002988:	23c0      	movs	r3, #192	@ 0xc0
 800298a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800298c:	2312      	movs	r3, #18
 800298e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002994:	2303      	movs	r3, #3
 8002996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002998:	2304      	movs	r3, #4
 800299a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	4619      	mov	r1, r3
 80029a2:	4842      	ldr	r0, [pc, #264]	@ (8002aac <HAL_I2C_MspInit+0x164>)
 80029a4:	f001 fef6 	bl	8004794 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	4b3e      	ldr	r3, [pc, #248]	@ (8002aa8 <HAL_I2C_MspInit+0x160>)
 80029ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b0:	4a3d      	ldr	r2, [pc, #244]	@ (8002aa8 <HAL_I2C_MspInit+0x160>)
 80029b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b8:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa8 <HAL_I2C_MspInit+0x160>)
 80029ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80029c4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029c6:	4a3b      	ldr	r2, [pc, #236]	@ (8002ab4 <HAL_I2C_MspInit+0x16c>)
 80029c8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80029ca:	4b39      	ldr	r3, [pc, #228]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029d0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029d2:	4b37      	ldr	r3, [pc, #220]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029d8:	4b35      	ldr	r3, [pc, #212]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029da:	2200      	movs	r2, #0
 80029dc:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029de:	4b34      	ldr	r3, [pc, #208]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029e4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029e6:	4b32      	ldr	r3, [pc, #200]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029ec:	4b30      	ldr	r3, [pc, #192]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80029f2:	4b2f      	ldr	r3, [pc, #188]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029f8:	4b2d      	ldr	r3, [pc, #180]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029fe:	4b2c      	ldr	r3, [pc, #176]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002a04:	482a      	ldr	r0, [pc, #168]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 8002a06:	f001 fb19 	bl	800403c <HAL_DMA_Init>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002a10:	f7ff f996 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a26      	ldr	r2, [pc, #152]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 8002a18:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a1a:	4a25      	ldr	r2, [pc, #148]	@ (8002ab0 <HAL_I2C_MspInit+0x168>)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8002a20:	4b25      	ldr	r3, [pc, #148]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a22:	4a26      	ldr	r2, [pc, #152]	@ (8002abc <HAL_I2C_MspInit+0x174>)
 8002a24:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8002a26:	4b24      	ldr	r3, [pc, #144]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a2c:	4b22      	ldr	r3, [pc, #136]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a2e:	2240      	movs	r2, #64	@ 0x40
 8002a30:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a32:	4b21      	ldr	r3, [pc, #132]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a38:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a3e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a40:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a46:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a52:	4b19      	ldr	r3, [pc, #100]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a58:	4b17      	ldr	r3, [pc, #92]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002a5e:	4816      	ldr	r0, [pc, #88]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a60:	f001 faec 	bl	800403c <HAL_DMA_Init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 8002a6a:	f7ff f969 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a11      	ldr	r2, [pc, #68]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a72:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a74:	4a10      	ldr	r2, [pc, #64]	@ (8002ab8 <HAL_I2C_MspInit+0x170>)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	201f      	movs	r0, #31
 8002a80:	f001 faa5 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002a84:	201f      	movs	r0, #31
 8002a86:	f001 fabe 	bl	8004006 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2020      	movs	r0, #32
 8002a90:	f001 fa9d 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002a94:	2020      	movs	r0, #32
 8002a96:	f001 fab6 	bl	8004006 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a9a:	bf00      	nop
 8002a9c:	3728      	adds	r7, #40	@ 0x28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40005400 	.word	0x40005400
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40020400 	.word	0x40020400
 8002ab0:	2000029c 	.word	0x2000029c
 8002ab4:	40026010 	.word	0x40026010
 8002ab8:	200002fc 	.word	0x200002fc
 8002abc:	40026028 	.word	0x40026028

08002ac0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a36      	ldr	r2, [pc, #216]	@ (8002ba8 <HAL_TIM_Base_MspInit+0xe8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d12e      	bne.n	8002b30 <HAL_TIM_Base_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	4b35      	ldr	r3, [pc, #212]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	4a34      	ldr	r2, [pc, #208]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ae2:	4b32      	ldr	r3, [pc, #200]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002aee:	2200      	movs	r2, #0
 8002af0:	2100      	movs	r1, #0
 8002af2:	2018      	movs	r0, #24
 8002af4:	f001 fa6b 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002af8:	2018      	movs	r0, #24
 8002afa:	f001 fa84 	bl	8004006 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002afe:	2200      	movs	r2, #0
 8002b00:	2100      	movs	r1, #0
 8002b02:	2019      	movs	r0, #25
 8002b04:	f001 fa63 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b08:	2019      	movs	r0, #25
 8002b0a:	f001 fa7c 	bl	8004006 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	2100      	movs	r1, #0
 8002b12:	201a      	movs	r0, #26
 8002b14:	f001 fa5b 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002b18:	201a      	movs	r0, #26
 8002b1a:	f001 fa74 	bl	8004006 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002b1e:	2200      	movs	r2, #0
 8002b20:	2100      	movs	r1, #0
 8002b22:	201b      	movs	r0, #27
 8002b24:	f001 fa53 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002b28:	201b      	movs	r0, #27
 8002b2a:	f001 fa6c 	bl	8004006 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002b2e:	e036      	b.n	8002b9e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM2)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b38:	d116      	bne.n	8002b68 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
 8002b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	4a1a      	ldr	r2, [pc, #104]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b4a:	4b18      	ldr	r3, [pc, #96]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	613b      	str	r3, [r7, #16]
 8002b54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2100      	movs	r1, #0
 8002b5a:	201c      	movs	r0, #28
 8002b5c:	f001 fa37 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b60:	201c      	movs	r0, #28
 8002b62:	f001 fa50 	bl	8004006 <HAL_NVIC_EnableIRQ>
}
 8002b66:	e01a      	b.n	8002b9e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a10      	ldr	r2, [pc, #64]	@ (8002bb0 <HAL_TIM_Base_MspInit+0xf0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d115      	bne.n	8002b9e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b0d      	ldr	r3, [pc, #52]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002b7c:	f043 0302 	orr.w	r3, r3, #2
 8002b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b82:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <HAL_TIM_Base_MspInit+0xec>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	201d      	movs	r0, #29
 8002b94:	f001 fa1b 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b98:	201d      	movs	r0, #29
 8002b9a:	f001 fa34 	bl	8004006 <HAL_NVIC_EnableIRQ>
}
 8002b9e:	bf00      	nop
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40010000 	.word	0x40010000
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40000400 	.word	0x40000400

08002bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bb8:	bf00      	nop
 8002bba:	e7fd      	b.n	8002bb8 <NMI_Handler+0x4>

08002bbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bc0:	bf00      	nop
 8002bc2:	e7fd      	b.n	8002bc0 <HardFault_Handler+0x4>

08002bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <MemManage_Handler+0x4>

08002bcc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bd0:	bf00      	nop
 8002bd2:	e7fd      	b.n	8002bd0 <BusFault_Handler+0x4>

08002bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bd8:	bf00      	nop
 8002bda:	e7fd      	b.n	8002bd8 <UsageFault_Handler+0x4>

08002bdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c0a:	f000 fba1 	bl	8003350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002c18:	4802      	ldr	r0, [pc, #8]	@ (8002c24 <DMA1_Stream0_IRQHandler+0x10>)
 8002c1a:	f001 fb37 	bl	800428c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	2000029c 	.word	0x2000029c

08002c28 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002c2c:	4802      	ldr	r0, [pc, #8]	@ (8002c38 <DMA1_Stream1_IRQHandler+0x10>)
 8002c2e:	f001 fb2d 	bl	800428c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200002fc 	.word	0x200002fc

08002c3c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c40:	4802      	ldr	r0, [pc, #8]	@ (8002c4c <ADC_IRQHandler+0x10>)
 8002c42:	f000 fc0c 	bl	800345e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	200001a0 	.word	0x200001a0

08002c50 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c54:	4802      	ldr	r0, [pc, #8]	@ (8002c60 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002c56:	f006 fd35 	bl	80096c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	2000035c 	.word	0x2000035c

08002c64 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c68:	4802      	ldr	r0, [pc, #8]	@ (8002c74 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002c6a:	f006 fd2b 	bl	80096c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	2000035c 	.word	0x2000035c

08002c78 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c7c:	4802      	ldr	r0, [pc, #8]	@ (8002c88 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002c7e:	f006 fd21 	bl	80096c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	2000035c 	.word	0x2000035c

08002c8c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c90:	4802      	ldr	r0, [pc, #8]	@ (8002c9c <TIM1_CC_IRQHandler+0x10>)
 8002c92:	f006 fd17 	bl	80096c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	2000035c 	.word	0x2000035c

08002ca0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ca4:	4802      	ldr	r0, [pc, #8]	@ (8002cb0 <TIM2_IRQHandler+0x10>)
 8002ca6:	f006 fd0d 	bl	80096c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200003a4 	.word	0x200003a4

08002cb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cb8:	4802      	ldr	r0, [pc, #8]	@ (8002cc4 <TIM3_IRQHandler+0x10>)
 8002cba:	f006 fd03 	bl	80096c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200003ec 	.word	0x200003ec

08002cc8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002ccc:	4802      	ldr	r0, [pc, #8]	@ (8002cd8 <I2C1_EV_IRQHandler+0x10>)
 8002cce:	f002 fc5b 	bl	8005588 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000248 	.word	0x20000248

08002cdc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002ce0:	4802      	ldr	r0, [pc, #8]	@ (8002cec <I2C1_ER_IRQHandler+0x10>)
 8002ce2:	f002 fdc2 	bl	800586a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002ce6:	bf00      	nop
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000248 	.word	0x20000248

08002cf0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002cf4:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <DMA2_Stream0_IRQHandler+0x10>)
 8002cf6:	f001 fac9 	bl	800428c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	200001e8 	.word	0x200001e8

08002d04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002d08:	4802      	ldr	r0, [pc, #8]	@ (8002d14 <OTG_FS_IRQHandler+0x10>)
 8002d0a:	f004 fed7 	bl	8007abc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002d0e:	bf00      	nop
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	200013cc 	.word	0x200013cc

08002d18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d20:	4a14      	ldr	r2, [pc, #80]	@ (8002d74 <_sbrk+0x5c>)
 8002d22:	4b15      	ldr	r3, [pc, #84]	@ (8002d78 <_sbrk+0x60>)
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d2c:	4b13      	ldr	r3, [pc, #76]	@ (8002d7c <_sbrk+0x64>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d102      	bne.n	8002d3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d34:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <_sbrk+0x64>)
 8002d36:	4a12      	ldr	r2, [pc, #72]	@ (8002d80 <_sbrk+0x68>)
 8002d38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d3a:	4b10      	ldr	r3, [pc, #64]	@ (8002d7c <_sbrk+0x64>)
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4413      	add	r3, r2
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d207      	bcs.n	8002d58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d48:	f00b fa24 	bl	800e194 <__errno>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	220c      	movs	r2, #12
 8002d50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295
 8002d56:	e009      	b.n	8002d6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d58:	4b08      	ldr	r3, [pc, #32]	@ (8002d7c <_sbrk+0x64>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d5e:	4b07      	ldr	r3, [pc, #28]	@ (8002d7c <_sbrk+0x64>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4413      	add	r3, r2
 8002d66:	4a05      	ldr	r2, [pc, #20]	@ (8002d7c <_sbrk+0x64>)
 8002d68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	20020000 	.word	0x20020000
 8002d78:	00000400 	.word	0x00000400
 8002d7c:	20000adc 	.word	0x20000adc
 8002d80:	20001c18 	.word	0x20001c18

08002d84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <SystemInit+0x20>)
 8002d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d8e:	4a05      	ldr	r2, [pc, #20]	@ (8002da4 <SystemInit+0x20>)
 8002d90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <unerPrtcl_PutHeaderOnTx>:


//Function definitions

uint8_t unerPrtcl_PutHeaderOnTx(_sTx  *dataTx, uint8_t ID, uint8_t frameLength)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	70fb      	strb	r3, [r7, #3]
 8002db4:	4613      	mov	r3, r2
 8002db6:	70bb      	strb	r3, [r7, #2]
	frameLength++;
 8002db8:	78bb      	ldrb	r3, [r7, #2]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	70bb      	strb	r3, [r7, #2]
    dataTx->chk = 0;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	725a      	strb	r2, [r3, #9]
    dataTx->indexData = dataTx->indexW;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	795a      	ldrb	r2, [r3, #5]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	721a      	strb	r2, [r3, #8]

    dataTx->buff[dataTx->indexW++]='U';
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	795b      	ldrb	r3, [r3, #5]
 8002dd4:	1c59      	adds	r1, r3, #1
 8002dd6:	b2c8      	uxtb	r0, r1
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	7148      	strb	r0, [r1, #5]
 8002ddc:	4413      	add	r3, r2
 8002dde:	2255      	movs	r2, #85	@ 0x55
 8002de0:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	795a      	ldrb	r2, [r3, #5]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	799b      	ldrb	r3, [r3, #6]
 8002dea:	4013      	ands	r3, r2
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]='N';
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	795b      	ldrb	r3, [r3, #5]
 8002dfa:	1c59      	adds	r1, r3, #1
 8002dfc:	b2c8      	uxtb	r0, r1
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	7148      	strb	r0, [r1, #5]
 8002e02:	4413      	add	r3, r2
 8002e04:	224e      	movs	r2, #78	@ 0x4e
 8002e06:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	795a      	ldrb	r2, [r3, #5]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	799b      	ldrb	r3, [r3, #6]
 8002e10:	4013      	ands	r3, r2
 8002e12:	b2da      	uxtb	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]='E';
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	795b      	ldrb	r3, [r3, #5]
 8002e20:	1c59      	adds	r1, r3, #1
 8002e22:	b2c8      	uxtb	r0, r1
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	7148      	strb	r0, [r1, #5]
 8002e28:	4413      	add	r3, r2
 8002e2a:	2245      	movs	r2, #69	@ 0x45
 8002e2c:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	795a      	ldrb	r2, [r3, #5]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	799b      	ldrb	r3, [r3, #6]
 8002e36:	4013      	ands	r3, r2
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]='R';
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	795b      	ldrb	r3, [r3, #5]
 8002e46:	1c59      	adds	r1, r3, #1
 8002e48:	b2c8      	uxtb	r0, r1
 8002e4a:	6879      	ldr	r1, [r7, #4]
 8002e4c:	7148      	strb	r0, [r1, #5]
 8002e4e:	4413      	add	r3, r2
 8002e50:	2252      	movs	r2, #82	@ 0x52
 8002e52:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	795a      	ldrb	r2, [r3, #5]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	799b      	ldrb	r3, [r3, #6]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]=frameLength;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	795b      	ldrb	r3, [r3, #5]
 8002e6c:	1c59      	adds	r1, r3, #1
 8002e6e:	b2c8      	uxtb	r0, r1
 8002e70:	6879      	ldr	r1, [r7, #4]
 8002e72:	7148      	strb	r0, [r1, #5]
 8002e74:	4413      	add	r3, r2
 8002e76:	78ba      	ldrb	r2, [r7, #2]
 8002e78:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	795a      	ldrb	r2, [r3, #5]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	799b      	ldrb	r3, [r3, #6]
 8002e82:	4013      	ands	r3, r2
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]=':';
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	795b      	ldrb	r3, [r3, #5]
 8002e92:	1c59      	adds	r1, r3, #1
 8002e94:	b2c8      	uxtb	r0, r1
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	7148      	strb	r0, [r1, #5]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	223a      	movs	r2, #58	@ 0x3a
 8002e9e:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	795a      	ldrb	r2, [r3, #5]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	799b      	ldrb	r3, [r3, #6]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]=ID;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	795b      	ldrb	r3, [r3, #5]
 8002eb8:	1c59      	adds	r1, r3, #1
 8002eba:	b2c8      	uxtb	r0, r1
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	7148      	strb	r0, [r1, #5]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	78fa      	ldrb	r2, [r7, #3]
 8002ec4:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	795a      	ldrb	r2, [r3, #5]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	799b      	ldrb	r3, [r3, #6]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	715a      	strb	r2, [r3, #5]

    dataTx->bytes = TXBYTES;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2207      	movs	r2, #7
 8002eda:	71da      	strb	r2, [r3, #7]
    dataTx->chk ^= ('U' ^'N' ^'E' ^'R' ^frameLength ^':'^ID) ;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	7a5a      	ldrb	r2, [r3, #9]
 8002ee0:	78b9      	ldrb	r1, [r7, #2]
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	404b      	eors	r3, r1
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	4053      	eors	r3, r2
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	725a      	strb	r2, [r3, #9]

    return  dataTx->chk;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	7a5b      	ldrb	r3, [r3, #9]
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <unerPrtcl_PutByteOnTx>:

uint8_t unerPrtcl_PutByteOnTx(_sTx *dataTx, uint8_t byte)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b083      	sub	sp, #12
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	460b      	mov	r3, r1
 8002f10:	70fb      	strb	r3, [r7, #3]
	dataTx->bytes++;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	79db      	ldrb	r3, [r3, #7]
 8002f16:	3301      	adds	r3, #1
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	71da      	strb	r2, [r3, #7]
    dataTx->buff[dataTx->indexW++]=byte;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	795b      	ldrb	r3, [r3, #5]
 8002f26:	1c59      	adds	r1, r3, #1
 8002f28:	b2c8      	uxtb	r0, r1
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	7148      	strb	r0, [r1, #5]
 8002f2e:	4413      	add	r3, r2
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	795a      	ldrb	r2, [r3, #5]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	799b      	ldrb	r3, [r3, #6]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	715a      	strb	r2, [r3, #5]
    dataTx->chk ^= byte;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	7a5a      	ldrb	r2, [r3, #9]
 8002f48:	78fb      	ldrb	r3, [r7, #3]
 8002f4a:	4053      	eors	r3, r2
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	725a      	strb	r2, [r3, #9]
    return dataTx->chk;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	7a5b      	ldrb	r3, [r3, #9]
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr

08002f62 <unerPrtcl_PutStrOntx>:

uint8_t unerPrtcl_PutStrOntx(_sTx *dataTx, const char *str)
{
 8002f62:	b490      	push	{r4, r7}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
 8002f6a:	6039      	str	r1, [r7, #0]
    volatile uint8_t globalIndex=0;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	73fb      	strb	r3, [r7, #15]
    while(str[globalIndex]){
 8002f70:	e02c      	b.n	8002fcc <unerPrtcl_PutStrOntx+0x6a>
    	dataTx->bytes++;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	79db      	ldrb	r3, [r3, #7]
 8002f76:	3301      	adds	r3, #1
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	71da      	strb	r2, [r3, #7]
        dataTx->buff[dataTx->indexW++]=str[globalIndex];
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	461a      	mov	r2, r3
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	441a      	add	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6819      	ldr	r1, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	795b      	ldrb	r3, [r3, #5]
 8002f90:	1c58      	adds	r0, r3, #1
 8002f92:	b2c4      	uxtb	r4, r0
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	7144      	strb	r4, [r0, #5]
 8002f98:	440b      	add	r3, r1
 8002f9a:	7812      	ldrb	r2, [r2, #0]
 8002f9c:	701a      	strb	r2, [r3, #0]
        dataTx->indexW &= dataTx->mask;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	795a      	ldrb	r2, [r3, #5]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	799b      	ldrb	r3, [r3, #6]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	715a      	strb	r2, [r3, #5]
        dataTx->chk ^= str[globalIndex++];
 8002fae:	7bfb      	ldrb	r3, [r7, #15]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	1c5a      	adds	r2, r3, #1
 8002fb4:	b2d2      	uxtb	r2, r2
 8002fb6:	73fa      	strb	r2, [r7, #15]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	781a      	ldrb	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	7a5b      	ldrb	r3, [r3, #9]
 8002fc4:	4053      	eors	r3, r2
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	725a      	strb	r2, [r3, #9]
    while(str[globalIndex]){
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1ca      	bne.n	8002f72 <unerPrtcl_PutStrOntx+0x10>
    }
    //dataTx->bytes += ++globalIndex;
    return dataTx->chk;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	7a5b      	ldrb	r3, [r3, #9]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc90      	pop	{r4, r7}
 8002fe8:	4770      	bx	lr
	...

08002fec <unerPrtcl_DecodeHeader>:
	return getByte;
}


uint8_t unerPrtcl_DecodeHeader(_sTx *dataRx)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
	uint8_t nBytes = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	73fb      	strb	r3, [r7, #15]
	static uint8_t header = HEADER_U;
    uint8_t auxIndex=dataRx->indexW;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	795b      	ldrb	r3, [r3, #5]
 8002ffc:	73bb      	strb	r3, [r7, #14]
    while(dataRx->indexR != auxIndex){
 8002ffe:	e0e4      	b.n	80031ca <unerPrtcl_DecodeHeader+0x1de>
        switch(header)
 8003000:	4b78      	ldr	r3, [pc, #480]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b07      	cmp	r3, #7
 8003006:	f200 80c9 	bhi.w	800319c <unerPrtcl_DecodeHeader+0x1b0>
 800300a:	a201      	add	r2, pc, #4	@ (adr r2, 8003010 <unerPrtcl_DecodeHeader+0x24>)
 800300c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003010:	08003031 	.word	0x08003031
 8003014:	0800304b 	.word	0x0800304b
 8003018:	08003089 	.word	0x08003089
 800301c:	080030b5 	.word	0x080030b5
 8003020:	080030e1 	.word	0x080030e1
 8003024:	080030f7 	.word	0x080030f7
 8003028:	0800319d 	.word	0x0800319d
 800302c:	08003159 	.word	0x08003159
        {
            case HEADER_U:
                if(dataRx->buff[dataRx->indexR] == 'U'){
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	7912      	ldrb	r2, [r2, #4]
 8003038:	4413      	add	r3, r2
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	2b55      	cmp	r3, #85	@ 0x55
 800303e:	f040 80b1 	bne.w	80031a4 <unerPrtcl_DecodeHeader+0x1b8>
                   header = HEADER_N;
 8003042:	4b68      	ldr	r3, [pc, #416]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
                }
            break;
 8003048:	e0ac      	b.n	80031a4 <unerPrtcl_DecodeHeader+0x1b8>
            case HEADER_N:
                if(dataRx->buff[dataRx->indexR] == 'N'){
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	7912      	ldrb	r2, [r2, #4]
 8003052:	4413      	add	r3, r2
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b4e      	cmp	r3, #78	@ 0x4e
 8003058:	d103      	bne.n	8003062 <unerPrtcl_DecodeHeader+0x76>
                    header = HEADER_E;
 800305a:	4b62      	ldr	r3, [pc, #392]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 800305c:	2202      	movs	r2, #2
 800305e:	701a      	strb	r2, [r3, #0]
                    if(dataRx->buff[dataRx->indexR] != 'U'){
                    	header = HEADER_U;
                        dataRx->indexR--;
                    }
                }
            break;
 8003060:	e0a2      	b.n	80031a8 <unerPrtcl_DecodeHeader+0x1bc>
                    if(dataRx->buff[dataRx->indexR] != 'U'){
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	7912      	ldrb	r2, [r2, #4]
 800306a:	4413      	add	r3, r2
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b55      	cmp	r3, #85	@ 0x55
 8003070:	f000 809a 	beq.w	80031a8 <unerPrtcl_DecodeHeader+0x1bc>
                    	header = HEADER_U;
 8003074:	4b5b      	ldr	r3, [pc, #364]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 8003076:	2200      	movs	r2, #0
 8003078:	701a      	strb	r2, [r3, #0]
                        dataRx->indexR--;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	791b      	ldrb	r3, [r3, #4]
 800307e:	3b01      	subs	r3, #1
 8003080:	b2da      	uxtb	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	711a      	strb	r2, [r3, #4]
            break;
 8003086:	e08f      	b.n	80031a8 <unerPrtcl_DecodeHeader+0x1bc>
            case HEADER_E:
                if(dataRx->buff[dataRx->indexR] == 'E'){
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	7912      	ldrb	r2, [r2, #4]
 8003090:	4413      	add	r3, r2
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b45      	cmp	r3, #69	@ 0x45
 8003096:	d103      	bne.n	80030a0 <unerPrtcl_DecodeHeader+0xb4>
                    header = HEADER_R;
 8003098:	4b52      	ldr	r3, [pc, #328]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 800309a:	2203      	movs	r2, #3
 800309c:	701a      	strb	r2, [r3, #0]
                }else{
                    header = HEADER_U;
                    dataRx->indexR--;
                }
            break;
 800309e:	e086      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
                    header = HEADER_U;
 80030a0:	4b50      	ldr	r3, [pc, #320]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
                    dataRx->indexR--;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	791b      	ldrb	r3, [r3, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	711a      	strb	r2, [r3, #4]
            break;
 80030b2:	e07c      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            case HEADER_R:
                if(dataRx->buff[dataRx->indexR] == 'R'){
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	7912      	ldrb	r2, [r2, #4]
 80030bc:	4413      	add	r3, r2
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b52      	cmp	r3, #82	@ 0x52
 80030c2:	d103      	bne.n	80030cc <unerPrtcl_DecodeHeader+0xe0>
                    header = NBYTES;
 80030c4:	4b47      	ldr	r3, [pc, #284]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 80030c6:	2204      	movs	r2, #4
 80030c8:	701a      	strb	r2, [r3, #0]
                }else{
                    header = HEADER_U;
                    dataRx->indexR--;
                }
            break;
 80030ca:	e070      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
                    header = HEADER_U;
 80030cc:	4b45      	ldr	r3, [pc, #276]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	701a      	strb	r2, [r3, #0]
                    dataRx->indexR--;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	791b      	ldrb	r3, [r3, #4]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	711a      	strb	r2, [r3, #4]
            break;
 80030de:	e066      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            case NBYTES:
                nBytes=dataRx->buff[dataRx->indexR];
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	7912      	ldrb	r2, [r2, #4]
 80030e8:	4413      	add	r3, r2
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	73fb      	strb	r3, [r7, #15]
                header = TOKEN;
 80030ee:	4b3d      	ldr	r3, [pc, #244]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 80030f0:	2205      	movs	r2, #5
 80030f2:	701a      	strb	r2, [r3, #0]
            break;
 80030f4:	e05b      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            case TOKEN:
                if(dataRx->buff[dataRx->indexR] == ':'){
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	7912      	ldrb	r2, [r2, #4]
 80030fe:	4413      	add	r3, r2
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	2b3a      	cmp	r3, #58	@ 0x3a
 8003104:	d11e      	bne.n	8003144 <unerPrtcl_DecodeHeader+0x158>
                    header = PAYLOAD;
 8003106:	4b37      	ldr	r3, [pc, #220]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 8003108:	2207      	movs	r2, #7
 800310a:	701a      	strb	r2, [r3, #0]
                    dataRx->indexData = dataRx->indexR+1;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	791b      	ldrb	r3, [r3, #4]
 8003110:	3301      	adds	r3, #1
 8003112:	b2da      	uxtb	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	721a      	strb	r2, [r3, #8]
                    dataRx->indexData &= dataRx->mask;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	7a1a      	ldrb	r2, [r3, #8]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	4013      	ands	r3, r2
 8003122:	b2da      	uxtb	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	721a      	strb	r2, [r3, #8]
                    dataRx->chk = 0;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	725a      	strb	r2, [r3, #9]
                    dataRx->chk ^= ('U' ^'N' ^'E' ^'R' ^nBytes ^':') ;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	7a5a      	ldrb	r2, [r3, #9]
 8003132:	7bfb      	ldrb	r3, [r7, #15]
 8003134:	4053      	eors	r3, r2
 8003136:	b2db      	uxtb	r3, r3
 8003138:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 800313c:	b2da      	uxtb	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	725a      	strb	r2, [r3, #9]
                }else{
                    header = HEADER_U;
                    dataRx->indexR--;
                }
            break;
 8003142:	e034      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
                    header = HEADER_U;
 8003144:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]
                    dataRx->indexR--;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	791b      	ldrb	r3, [r3, #4]
 800314e:	3b01      	subs	r3, #1
 8003150:	b2da      	uxtb	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	711a      	strb	r2, [r3, #4]
            break;
 8003156:	e02a      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            case PAYLOAD:
                nBytes--;
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	3b01      	subs	r3, #1
 800315c:	73fb      	strb	r3, [r7, #15]
                if(nBytes>0){
 800315e:	7bfb      	ldrb	r3, [r7, #15]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00c      	beq.n	800317e <unerPrtcl_DecodeHeader+0x192>
                   dataRx->chk ^= dataRx->buff[dataRx->indexR];
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	7a5a      	ldrb	r2, [r3, #9]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	7909      	ldrb	r1, [r1, #4]
 8003170:	440b      	add	r3, r1
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	4053      	eors	r3, r2
 8003176:	b2da      	uxtb	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	725a      	strb	r2, [r3, #9]
                }else{
                    header = HEADER_U;
                    if(dataRx->buff[dataRx->indexR] == dataRx->chk)
                        return TRUE;
                }
            break;
 800317c:	e016      	b.n	80031ac <unerPrtcl_DecodeHeader+0x1c0>
                    header = HEADER_U;
 800317e:	4b19      	ldr	r3, [pc, #100]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]
                    if(dataRx->buff[dataRx->indexR] == dataRx->chk)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	7912      	ldrb	r2, [r2, #4]
 800318c:	4413      	add	r3, r2
 800318e:	781a      	ldrb	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	7a5b      	ldrb	r3, [r3, #9]
 8003194:	429a      	cmp	r2, r3
 8003196:	d109      	bne.n	80031ac <unerPrtcl_DecodeHeader+0x1c0>
                        return TRUE;
 8003198:	2301      	movs	r3, #1
 800319a:	e01d      	b.n	80031d8 <unerPrtcl_DecodeHeader+0x1ec>
            default:
                header = HEADER_U;
 800319c:	4b11      	ldr	r3, [pc, #68]	@ (80031e4 <unerPrtcl_DecodeHeader+0x1f8>)
 800319e:	2200      	movs	r2, #0
 80031a0:	701a      	strb	r2, [r3, #0]
            break;
 80031a2:	e004      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            break;
 80031a4:	bf00      	nop
 80031a6:	e002      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            break;
 80031a8:	bf00      	nop
 80031aa:	e000      	b.n	80031ae <unerPrtcl_DecodeHeader+0x1c2>
            break;
 80031ac:	bf00      	nop
        }
        dataRx->indexR++;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	791b      	ldrb	r3, [r3, #4]
 80031b2:	3301      	adds	r3, #1
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	711a      	strb	r2, [r3, #4]
        dataRx->indexR &= dataRx->mask;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	791a      	ldrb	r2, [r3, #4]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	799b      	ldrb	r3, [r3, #6]
 80031c2:	4013      	ands	r3, r2
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	711a      	strb	r2, [r3, #4]
    while(dataRx->indexR != auxIndex){
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	791b      	ldrb	r3, [r3, #4]
 80031ce:	7bba      	ldrb	r2, [r7, #14]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	f47f af15 	bne.w	8003000 <unerPrtcl_DecodeHeader+0x14>
    }
    return FALSE;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	20000ae0 	.word	0x20000ae0

080031e8 <unerPrtcl_Init>:

void unerPrtcl_Init(_sTx *Rx, _sTx *Tx, volatile uint8_t *buffRx, volatile uint8_t *buffTx){
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
 80031f4:	603b      	str	r3, [r7, #0]
	Rx->buff = (uint8_t *)buffRx;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	601a      	str	r2, [r3, #0]
    Rx->indexR = 0;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	711a      	strb	r2, [r3, #4]
    Rx->indexW = 0;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	715a      	strb	r2, [r3, #5]
    Rx->indexData = 0;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	721a      	strb	r2, [r3, #8]
    Rx->bytes = 0;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	71da      	strb	r2, [r3, #7]
    Rx->mask = RXBUFSIZE - 1; //Control de buffer 2n-1
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	22ff      	movs	r2, #255	@ 0xff
 8003218:	719a      	strb	r2, [r3, #6]
    Rx->chk = 0;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	725a      	strb	r2, [r3, #9]

    Tx->buff = (uint8_t *)buffTx;
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	601a      	str	r2, [r3, #0]
    Tx->indexR = 0;
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2200      	movs	r2, #0
 800322a:	711a      	strb	r2, [r3, #4]
    Tx->indexW = 0;
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	2200      	movs	r2, #0
 8003230:	715a      	strb	r2, [r3, #5]
    Tx->indexData = 0;
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2200      	movs	r2, #0
 8003236:	721a      	strb	r2, [r3, #8]
    Tx->bytes = 0;
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2200      	movs	r2, #0
 800323c:	71da      	strb	r2, [r3, #7]
    Tx->mask = TXBUFSIZE - 1;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	22ff      	movs	r2, #255	@ 0xff
 8003242:	719a      	strb	r2, [r3, #6]
    Tx->chk = 0;
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2200      	movs	r2, #0
 8003248:	725a      	strb	r2, [r3, #9]

}
 800324a:	bf00      	nop
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003258:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003290 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800325c:	f7ff fd92 	bl	8002d84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003260:	480c      	ldr	r0, [pc, #48]	@ (8003294 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003262:	490d      	ldr	r1, [pc, #52]	@ (8003298 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003264:	4a0d      	ldr	r2, [pc, #52]	@ (800329c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003268:	e002      	b.n	8003270 <LoopCopyDataInit>

0800326a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800326a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800326c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800326e:	3304      	adds	r3, #4

08003270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003274:	d3f9      	bcc.n	800326a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003276:	4a0a      	ldr	r2, [pc, #40]	@ (80032a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003278:	4c0a      	ldr	r4, [pc, #40]	@ (80032a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800327a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800327c:	e001      	b.n	8003282 <LoopFillZerobss>

0800327e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800327e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003280:	3204      	adds	r2, #4

08003282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003284:	d3fb      	bcc.n	800327e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003286:	f00a ff8b 	bl	800e1a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800328a:	f7fe f9d1 	bl	8001630 <main>
  bx  lr    
 800328e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003290:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003298:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 800329c:	0800f14c 	.word	0x0800f14c
  ldr r2, =_sbss
 80032a0:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 80032a4:	20001c18 	.word	0x20001c18

080032a8 <DMA1_Stream2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032a8:	e7fe      	b.n	80032a8 <DMA1_Stream2_IRQHandler>
	...

080032ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032b0:	4b0e      	ldr	r3, [pc, #56]	@ (80032ec <HAL_Init+0x40>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a0d      	ldr	r2, [pc, #52]	@ (80032ec <HAL_Init+0x40>)
 80032b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032bc:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <HAL_Init+0x40>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a0a      	ldr	r2, [pc, #40]	@ (80032ec <HAL_Init+0x40>)
 80032c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c8:	4b08      	ldr	r3, [pc, #32]	@ (80032ec <HAL_Init+0x40>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a07      	ldr	r2, [pc, #28]	@ (80032ec <HAL_Init+0x40>)
 80032ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d4:	2003      	movs	r0, #3
 80032d6:	f000 fe6f 	bl	8003fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032da:	200f      	movs	r0, #15
 80032dc:	f000 f808 	bl	80032f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032e0:	f7ff fa8c 	bl	80027fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40023c00 	.word	0x40023c00

080032f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032f8:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <HAL_InitTick+0x54>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <HAL_InitTick+0x58>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	4619      	mov	r1, r3
 8003302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003306:	fbb3 f3f1 	udiv	r3, r3, r1
 800330a:	fbb2 f3f3 	udiv	r3, r2, r3
 800330e:	4618      	mov	r0, r3
 8003310:	f000 fe87 	bl	8004022 <HAL_SYSTICK_Config>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e00e      	b.n	800333c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b0f      	cmp	r3, #15
 8003322:	d80a      	bhi.n	800333a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003324:	2200      	movs	r2, #0
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	f04f 30ff 	mov.w	r0, #4294967295
 800332c:	f000 fe4f 	bl	8003fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003330:	4a06      	ldr	r2, [pc, #24]	@ (800334c <HAL_InitTick+0x5c>)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	e000      	b.n	800333c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
}
 800333c:	4618      	mov	r0, r3
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000030 	.word	0x20000030
 8003348:	20000038 	.word	0x20000038
 800334c:	20000034 	.word	0x20000034

08003350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003354:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_IncTick+0x20>)
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	461a      	mov	r2, r3
 800335a:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <HAL_IncTick+0x24>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4413      	add	r3, r2
 8003360:	4a04      	ldr	r2, [pc, #16]	@ (8003374 <HAL_IncTick+0x24>)
 8003362:	6013      	str	r3, [r2, #0]
}
 8003364:	bf00      	nop
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000038 	.word	0x20000038
 8003374:	20000ae4 	.word	0x20000ae4

08003378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  return uwTick;
 800337c:	4b03      	ldr	r3, [pc, #12]	@ (800338c <HAL_GetTick+0x14>)
 800337e:	681b      	ldr	r3, [r3, #0]
}
 8003380:	4618      	mov	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	20000ae4 	.word	0x20000ae4

08003390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003398:	f7ff ffee 	bl	8003378 <HAL_GetTick>
 800339c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d005      	beq.n	80033b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033aa:	4b0a      	ldr	r3, [pc, #40]	@ (80033d4 <HAL_Delay+0x44>)
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	461a      	mov	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4413      	add	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033b6:	bf00      	nop
 80033b8:	f7ff ffde 	bl	8003378 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d8f7      	bhi.n	80033b8 <HAL_Delay+0x28>
  {
  }
}
 80033c8:	bf00      	nop
 80033ca:	bf00      	nop
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000038 	.word	0x20000038

080033d8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e033      	b.n	8003456 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d109      	bne.n	800340a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7ff fa28 	bl	800284c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	f003 0310 	and.w	r3, r3, #16
 8003412:	2b00      	cmp	r3, #0
 8003414:	d118      	bne.n	8003448 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800341e:	f023 0302 	bic.w	r3, r3, #2
 8003422:	f043 0202 	orr.w	r2, r3, #2
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 fb6c 	bl	8003b08 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	f023 0303 	bic.w	r3, r3, #3
 800343e:	f043 0201 	orr.w	r2, r3, #1
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	641a      	str	r2, [r3, #64]	@ 0x40
 8003446:	e001      	b.n	800344c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b086      	sub	sp, #24
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	2300      	movs	r3, #0
 800346c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f003 0320 	and.w	r3, r3, #32
 800348c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d049      	beq.n	8003528 <HAL_ADC_IRQHandler+0xca>
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d046      	beq.n	8003528 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d105      	bne.n	80034b2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d12b      	bne.n	8003518 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d127      	bne.n	8003518 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ce:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d006      	beq.n	80034e4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d119      	bne.n	8003518 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0220 	bic.w	r2, r2, #32
 80034f2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d105      	bne.n	8003518 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003510:	f043 0201 	orr.w	r2, r3, #1
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7fd fc3d 	bl	8000d98 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f06f 0212 	mvn.w	r2, #18
 8003526:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003536:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d057      	beq.n	80035ee <HAL_ADC_IRQHandler+0x190>
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d054      	beq.n	80035ee <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b00      	cmp	r3, #0
 800354e:	d105      	bne.n	800355c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003554:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d139      	bne.n	80035de <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003570:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003574:	2b00      	cmp	r3, #0
 8003576:	d006      	beq.n	8003586 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003582:	2b00      	cmp	r3, #0
 8003584:	d12b      	bne.n	80035de <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003590:	2b00      	cmp	r3, #0
 8003592:	d124      	bne.n	80035de <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d11d      	bne.n	80035de <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d119      	bne.n	80035de <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035b8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d105      	bne.n	80035de <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	f043 0201 	orr.w	r2, r3, #1
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fc10 	bl	8003e04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 020c 	mvn.w	r2, #12
 80035ec:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fc:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d017      	beq.n	8003634 <HAL_ADC_IRQHandler+0x1d6>
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d014      	beq.n	8003634 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b01      	cmp	r3, #1
 8003616:	d10d      	bne.n	8003634 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 f929 	bl	800387c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f06f 0201 	mvn.w	r2, #1
 8003632:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f003 0320 	and.w	r3, r3, #32
 800363a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003642:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d015      	beq.n	8003676 <HAL_ADC_IRQHandler+0x218>
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d012      	beq.n	8003676 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003654:	f043 0202 	orr.w	r2, r3, #2
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f06f 0220 	mvn.w	r2, #32
 8003664:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f912 	bl	8003890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f06f 0220 	mvn.w	r2, #32
 8003674:	601a      	str	r2, [r3, #0]
  }
}
 8003676:	bf00      	nop
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
	...

08003680 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b088      	sub	sp, #32
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003690:	2300      	movs	r3, #0
 8003692:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <HAL_ADC_Start_DMA+0x22>
 800369e:	2302      	movs	r3, #2
 80036a0:	e0d0      	b.n	8003844 <HAL_ADC_Start_DMA+0x1c4>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d018      	beq.n	80036ea <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0201 	orr.w	r2, r2, #1
 80036c6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036c8:	4b60      	ldr	r3, [pc, #384]	@ (800384c <HAL_ADC_Start_DMA+0x1cc>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a60      	ldr	r2, [pc, #384]	@ (8003850 <HAL_ADC_Start_DMA+0x1d0>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	0c9a      	lsrs	r2, r3, #18
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80036dc:	e002      	b.n	80036e4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	3b01      	subs	r3, #1
 80036e2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1f9      	bne.n	80036de <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036f8:	d107      	bne.n	800370a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003708:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b01      	cmp	r3, #1
 8003716:	f040 8088 	bne.w	800382a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003722:	f023 0301 	bic.w	r3, r3, #1
 8003726:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003738:	2b00      	cmp	r3, #0
 800373a:	d007      	beq.n	800374c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003744:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003750:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003758:	d106      	bne.n	8003768 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375e:	f023 0206 	bic.w	r2, r3, #6
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	645a      	str	r2, [r3, #68]	@ 0x44
 8003766:	e002      	b.n	800376e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003776:	4b37      	ldr	r3, [pc, #220]	@ (8003854 <HAL_ADC_Start_DMA+0x1d4>)
 8003778:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377e:	4a36      	ldr	r2, [pc, #216]	@ (8003858 <HAL_ADC_Start_DMA+0x1d8>)
 8003780:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003786:	4a35      	ldr	r2, [pc, #212]	@ (800385c <HAL_ADC_Start_DMA+0x1dc>)
 8003788:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378e:	4a34      	ldr	r2, [pc, #208]	@ (8003860 <HAL_ADC_Start_DMA+0x1e0>)
 8003790:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800379a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80037aa:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037ba:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	334c      	adds	r3, #76	@ 0x4c
 80037c6:	4619      	mov	r1, r3
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f000 fce4 	bl	8004198 <HAL_DMA_Start_IT>
 80037d0:	4603      	mov	r3, r0
 80037d2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f003 031f 	and.w	r3, r3, #31
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10f      	bne.n	8003800 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d129      	bne.n	8003842 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80037fc:	609a      	str	r2, [r3, #8]
 80037fe:	e020      	b.n	8003842 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_ADC_Start_DMA+0x1e4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d11b      	bne.n	8003842 <HAL_ADC_Start_DMA+0x1c2>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d114      	bne.n	8003842 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003826:	609a      	str	r2, [r3, #8]
 8003828:	e00b      	b.n	8003842 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	f043 0210 	orr.w	r2, r3, #16
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383a:	f043 0201 	orr.w	r2, r3, #1
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003842:	7ffb      	ldrb	r3, [r7, #31]
}
 8003844:	4618      	mov	r0, r3
 8003846:	3720      	adds	r7, #32
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	20000030 	.word	0x20000030
 8003850:	431bde83 	.word	0x431bde83
 8003854:	40012300 	.word	0x40012300
 8003858:	08003d01 	.word	0x08003d01
 800385c:	08003dbb 	.word	0x08003dbb
 8003860:	08003dd7 	.word	0x08003dd7
 8003864:	40012000 	.word	0x40012000

08003868 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x1c>
 80038bc:	2302      	movs	r3, #2
 80038be:	e113      	b.n	8003ae8 <HAL_ADC_ConfigChannel+0x244>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b09      	cmp	r3, #9
 80038ce:	d925      	bls.n	800391c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68d9      	ldr	r1, [r3, #12]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	b29b      	uxth	r3, r3
 80038dc:	461a      	mov	r2, r3
 80038de:	4613      	mov	r3, r2
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	4413      	add	r3, r2
 80038e4:	3b1e      	subs	r3, #30
 80038e6:	2207      	movs	r2, #7
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	43da      	mvns	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	400a      	ands	r2, r1
 80038f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68d9      	ldr	r1, [r3, #12]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	b29b      	uxth	r3, r3
 8003906:	4618      	mov	r0, r3
 8003908:	4603      	mov	r3, r0
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	4403      	add	r3, r0
 800390e:	3b1e      	subs	r3, #30
 8003910:	409a      	lsls	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	60da      	str	r2, [r3, #12]
 800391a:	e022      	b.n	8003962 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6919      	ldr	r1, [r3, #16]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	b29b      	uxth	r3, r3
 8003928:	461a      	mov	r2, r3
 800392a:	4613      	mov	r3, r2
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	4413      	add	r3, r2
 8003930:	2207      	movs	r2, #7
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43da      	mvns	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	400a      	ands	r2, r1
 800393e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6919      	ldr	r1, [r3, #16]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	689a      	ldr	r2, [r3, #8]
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	b29b      	uxth	r3, r3
 8003950:	4618      	mov	r0, r3
 8003952:	4603      	mov	r3, r0
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	4403      	add	r3, r0
 8003958:	409a      	lsls	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b06      	cmp	r3, #6
 8003968:	d824      	bhi.n	80039b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4413      	add	r3, r2
 800397a:	3b05      	subs	r3, #5
 800397c:	221f      	movs	r2, #31
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43da      	mvns	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	400a      	ands	r2, r1
 800398a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	b29b      	uxth	r3, r3
 8003998:	4618      	mov	r0, r3
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	3b05      	subs	r3, #5
 80039a6:	fa00 f203 	lsl.w	r2, r0, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80039b2:	e04c      	b.n	8003a4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2b0c      	cmp	r3, #12
 80039ba:	d824      	bhi.n	8003a06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	4613      	mov	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4413      	add	r3, r2
 80039cc:	3b23      	subs	r3, #35	@ 0x23
 80039ce:	221f      	movs	r2, #31
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	43da      	mvns	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	400a      	ands	r2, r1
 80039dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	4618      	mov	r0, r3
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	3b23      	subs	r3, #35	@ 0x23
 80039f8:	fa00 f203 	lsl.w	r2, r0, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a04:	e023      	b.n	8003a4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	4613      	mov	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4413      	add	r3, r2
 8003a16:	3b41      	subs	r3, #65	@ 0x41
 8003a18:	221f      	movs	r2, #31
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43da      	mvns	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	400a      	ands	r2, r1
 8003a26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	4618      	mov	r0, r3
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4413      	add	r3, r2
 8003a40:	3b41      	subs	r3, #65	@ 0x41
 8003a42:	fa00 f203 	lsl.w	r2, r0, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a4e:	4b29      	ldr	r3, [pc, #164]	@ (8003af4 <HAL_ADC_ConfigChannel+0x250>)
 8003a50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a28      	ldr	r2, [pc, #160]	@ (8003af8 <HAL_ADC_ConfigChannel+0x254>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d10f      	bne.n	8003a7c <HAL_ADC_ConfigChannel+0x1d8>
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b12      	cmp	r3, #18
 8003a62:	d10b      	bne.n	8003a7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a1d      	ldr	r2, [pc, #116]	@ (8003af8 <HAL_ADC_ConfigChannel+0x254>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d12b      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x23a>
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003afc <HAL_ADC_ConfigChannel+0x258>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d003      	beq.n	8003a98 <HAL_ADC_ConfigChannel+0x1f4>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b11      	cmp	r3, #17
 8003a96:	d122      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a11      	ldr	r2, [pc, #68]	@ (8003afc <HAL_ADC_ConfigChannel+0x258>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d111      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003aba:	4b11      	ldr	r3, [pc, #68]	@ (8003b00 <HAL_ADC_ConfigChannel+0x25c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a11      	ldr	r2, [pc, #68]	@ (8003b04 <HAL_ADC_ConfigChannel+0x260>)
 8003ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac4:	0c9a      	lsrs	r2, r3, #18
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ad0:	e002      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f9      	bne.n	8003ad2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	40012300 	.word	0x40012300
 8003af8:	40012000 	.word	0x40012000
 8003afc:	10000012 	.word	0x10000012
 8003b00:	20000030 	.word	0x20000030
 8003b04:	431bde83 	.word	0x431bde83

08003b08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b10:	4b79      	ldr	r3, [pc, #484]	@ (8003cf8 <ADC_Init+0x1f0>)
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6859      	ldr	r1, [r3, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	021a      	lsls	r2, r3, #8
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003b60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6859      	ldr	r1, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6899      	ldr	r1, [r3, #8]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9a:	4a58      	ldr	r2, [pc, #352]	@ (8003cfc <ADC_Init+0x1f4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d022      	beq.n	8003be6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6899      	ldr	r1, [r3, #8]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003bd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6899      	ldr	r1, [r3, #8]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	e00f      	b.n	8003c06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c04:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689a      	ldr	r2, [r3, #8]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0202 	bic.w	r2, r2, #2
 8003c14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6899      	ldr	r1, [r3, #8]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	7e1b      	ldrb	r3, [r3, #24]
 8003c20:	005a      	lsls	r2, r3, #1
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d01b      	beq.n	8003c6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c42:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003c52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6859      	ldr	r1, [r3, #4]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	035a      	lsls	r2, r3, #13
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	e007      	b.n	8003c7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c7a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	051a      	lsls	r2, r3, #20
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003cb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6899      	ldr	r1, [r3, #8]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003cbe:	025a      	lsls	r2, r3, #9
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6899      	ldr	r1, [r3, #8]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	029a      	lsls	r2, r3, #10
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	609a      	str	r2, [r3, #8]
}
 8003cec:	bf00      	nop
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	40012300 	.word	0x40012300
 8003cfc:	0f000001 	.word	0x0f000001

08003d00 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d13c      	bne.n	8003d94 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d12b      	bne.n	8003d8c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d127      	bne.n	8003d8c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d42:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d006      	beq.n	8003d58 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d119      	bne.n	8003d8c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0220 	bic.w	r2, r2, #32
 8003d66:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d105      	bne.n	8003d8c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	f043 0201 	orr.w	r2, r3, #1
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f7fd f803 	bl	8000d98 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d92:	e00e      	b.n	8003db2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f7ff fd75 	bl	8003890 <HAL_ADC_ErrorCallback>
}
 8003da6:	e004      	b.n	8003db2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	4798      	blx	r3
}
 8003db2:	bf00      	nop
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b084      	sub	sp, #16
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f7ff fd4d 	bl	8003868 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dce:	bf00      	nop
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b084      	sub	sp, #16
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2240      	movs	r2, #64	@ 0x40
 8003de8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	f043 0204 	orr.w	r2, r3, #4
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f7ff fd4a 	bl	8003890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dfc:	bf00      	nop
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e28:	4b0c      	ldr	r3, [pc, #48]	@ (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e34:	4013      	ands	r3, r2
 8003e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e4a:	4a04      	ldr	r2, [pc, #16]	@ (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	60d3      	str	r3, [r2, #12]
}
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e64:	4b04      	ldr	r3, [pc, #16]	@ (8003e78 <__NVIC_GetPriorityGrouping+0x18>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	0a1b      	lsrs	r3, r3, #8
 8003e6a:	f003 0307 	and.w	r3, r3, #7
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	db0b      	blt.n	8003ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	f003 021f 	and.w	r2, r3, #31
 8003e94:	4907      	ldr	r1, [pc, #28]	@ (8003eb4 <__NVIC_EnableIRQ+0x38>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	e000e100 	.word	0xe000e100

08003eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	6039      	str	r1, [r7, #0]
 8003ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	db0a      	blt.n	8003ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	490c      	ldr	r1, [pc, #48]	@ (8003f04 <__NVIC_SetPriority+0x4c>)
 8003ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed6:	0112      	lsls	r2, r2, #4
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	440b      	add	r3, r1
 8003edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ee0:	e00a      	b.n	8003ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	4908      	ldr	r1, [pc, #32]	@ (8003f08 <__NVIC_SetPriority+0x50>)
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	3b04      	subs	r3, #4
 8003ef0:	0112      	lsls	r2, r2, #4
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	761a      	strb	r2, [r3, #24]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	e000e100 	.word	0xe000e100
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b089      	sub	sp, #36	@ 0x24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 0307 	and.w	r3, r3, #7
 8003f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f1c3 0307 	rsb	r3, r3, #7
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	bf28      	it	cs
 8003f2a:	2304      	movcs	r3, #4
 8003f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	3304      	adds	r3, #4
 8003f32:	2b06      	cmp	r3, #6
 8003f34:	d902      	bls.n	8003f3c <NVIC_EncodePriority+0x30>
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3b03      	subs	r3, #3
 8003f3a:	e000      	b.n	8003f3e <NVIC_EncodePriority+0x32>
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f40:	f04f 32ff 	mov.w	r2, #4294967295
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	401a      	ands	r2, r3
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f54:	f04f 31ff 	mov.w	r1, #4294967295
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5e:	43d9      	mvns	r1, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f64:	4313      	orrs	r3, r2
         );
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3724      	adds	r7, #36	@ 0x24
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f84:	d301      	bcc.n	8003f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f86:	2301      	movs	r3, #1
 8003f88:	e00f      	b.n	8003faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003fb4 <SysTick_Config+0x40>)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f92:	210f      	movs	r1, #15
 8003f94:	f04f 30ff 	mov.w	r0, #4294967295
 8003f98:	f7ff ff8e 	bl	8003eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f9c:	4b05      	ldr	r3, [pc, #20]	@ (8003fb4 <SysTick_Config+0x40>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fa2:	4b04      	ldr	r3, [pc, #16]	@ (8003fb4 <SysTick_Config+0x40>)
 8003fa4:	2207      	movs	r2, #7
 8003fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	e000e010 	.word	0xe000e010

08003fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7ff ff29 	bl	8003e18 <__NVIC_SetPriorityGrouping>
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b086      	sub	sp, #24
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	607a      	str	r2, [r7, #4]
 8003fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe0:	f7ff ff3e 	bl	8003e60 <__NVIC_GetPriorityGrouping>
 8003fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	6978      	ldr	r0, [r7, #20]
 8003fec:	f7ff ff8e 	bl	8003f0c <NVIC_EncodePriority>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff5d 	bl	8003eb8 <__NVIC_SetPriority>
}
 8003ffe:	bf00      	nop
 8004000:	3718      	adds	r7, #24
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	4603      	mov	r3, r0
 800400e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff ff31 	bl	8003e7c <__NVIC_EnableIRQ>
}
 800401a:	bf00      	nop
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b082      	sub	sp, #8
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff ffa2 	bl	8003f74 <SysTick_Config>
 8004030:	4603      	mov	r3, r0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004048:	f7ff f996 	bl	8003378 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e099      	b.n	800418c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004078:	e00f      	b.n	800409a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800407a:	f7ff f97d 	bl	8003378 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b05      	cmp	r3, #5
 8004086:	d908      	bls.n	800409a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2203      	movs	r2, #3
 8004092:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e078      	b.n	800418c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e8      	bne.n	800407a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4b38      	ldr	r3, [pc, #224]	@ (8004194 <HAL_DMA_Init+0x158>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d107      	bne.n	8004104 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fc:	4313      	orrs	r3, r2
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	4313      	orrs	r3, r2
 8004102:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f023 0307 	bic.w	r3, r3, #7
 800411a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	4313      	orrs	r3, r2
 8004124:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	2b04      	cmp	r3, #4
 800412c:	d117      	bne.n	800415e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	4313      	orrs	r3, r2
 8004136:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00e      	beq.n	800415e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 faab 	bl	800469c <DMA_CheckFifoParam>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d008      	beq.n	800415e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2240      	movs	r2, #64	@ 0x40
 8004150:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2201      	movs	r2, #1
 8004156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800415a:	2301      	movs	r3, #1
 800415c:	e016      	b.n	800418c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 fa62 	bl	8004630 <DMA_CalcBaseAndBitshift>
 800416c:	4603      	mov	r3, r0
 800416e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004174:	223f      	movs	r2, #63	@ 0x3f
 8004176:	409a      	lsls	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	f010803f 	.word	0xf010803f

08004198 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
 80041a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041a6:	2300      	movs	r3, #0
 80041a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d101      	bne.n	80041be <HAL_DMA_Start_IT+0x26>
 80041ba:	2302      	movs	r3, #2
 80041bc:	e040      	b.n	8004240 <HAL_DMA_Start_IT+0xa8>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d12f      	bne.n	8004232 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2202      	movs	r2, #2
 80041d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	68b9      	ldr	r1, [r7, #8]
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 f9f4 	bl	80045d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f0:	223f      	movs	r2, #63	@ 0x3f
 80041f2:	409a      	lsls	r2, r3
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0216 	orr.w	r2, r2, #22
 8004206:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420c:	2b00      	cmp	r3, #0
 800420e:	d007      	beq.n	8004220 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0208 	orr.w	r2, r2, #8
 800421e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0201 	orr.w	r2, r2, #1
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	e005      	b.n	800423e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800423a:	2302      	movs	r3, #2
 800423c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800423e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d004      	beq.n	8004266 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2280      	movs	r2, #128	@ 0x80
 8004260:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e00c      	b.n	8004280 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2205      	movs	r2, #5
 800426a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0201 	bic.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004294:	2300      	movs	r3, #0
 8004296:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004298:	4b8e      	ldr	r3, [pc, #568]	@ (80044d4 <HAL_DMA_IRQHandler+0x248>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a8e      	ldr	r2, [pc, #568]	@ (80044d8 <HAL_DMA_IRQHandler+0x24c>)
 800429e:	fba2 2303 	umull	r2, r3, r2, r3
 80042a2:	0a9b      	lsrs	r3, r3, #10
 80042a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b6:	2208      	movs	r2, #8
 80042b8:	409a      	lsls	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4013      	ands	r3, r2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d01a      	beq.n	80042f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0304 	and.w	r3, r3, #4
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d013      	beq.n	80042f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0204 	bic.w	r2, r2, #4
 80042de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e4:	2208      	movs	r2, #8
 80042e6:	409a      	lsls	r2, r3
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f0:	f043 0201 	orr.w	r2, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fc:	2201      	movs	r2, #1
 80042fe:	409a      	lsls	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4013      	ands	r3, r2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d012      	beq.n	800432e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00b      	beq.n	800432e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431a:	2201      	movs	r2, #1
 800431c:	409a      	lsls	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004326:	f043 0202 	orr.w	r2, r3, #2
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004332:	2204      	movs	r2, #4
 8004334:	409a      	lsls	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	4013      	ands	r3, r2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d012      	beq.n	8004364 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00b      	beq.n	8004364 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004350:	2204      	movs	r2, #4
 8004352:	409a      	lsls	r2, r3
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435c:	f043 0204 	orr.w	r2, r3, #4
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004368:	2210      	movs	r2, #16
 800436a:	409a      	lsls	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4013      	ands	r3, r2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d043      	beq.n	80043fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	2b00      	cmp	r3, #0
 8004380:	d03c      	beq.n	80043fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004386:	2210      	movs	r2, #16
 8004388:	409a      	lsls	r2, r3
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d018      	beq.n	80043ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d108      	bne.n	80043bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d024      	beq.n	80043fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	4798      	blx	r3
 80043ba:	e01f      	b.n	80043fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d01b      	beq.n	80043fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	4798      	blx	r3
 80043cc:	e016      	b.n	80043fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d107      	bne.n	80043ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 0208 	bic.w	r2, r2, #8
 80043ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004400:	2220      	movs	r2, #32
 8004402:	409a      	lsls	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4013      	ands	r3, r2
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 808f 	beq.w	800452c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0310 	and.w	r3, r3, #16
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 8087 	beq.w	800452c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004422:	2220      	movs	r2, #32
 8004424:	409a      	lsls	r2, r3
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b05      	cmp	r3, #5
 8004434:	d136      	bne.n	80044a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0216 	bic.w	r2, r2, #22
 8004444:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695a      	ldr	r2, [r3, #20]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004454:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d103      	bne.n	8004466 <HAL_DMA_IRQHandler+0x1da>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0208 	bic.w	r2, r2, #8
 8004474:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	223f      	movs	r2, #63	@ 0x3f
 800447c:	409a      	lsls	r2, r3
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004496:	2b00      	cmp	r3, #0
 8004498:	d07e      	beq.n	8004598 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	4798      	blx	r3
        }
        return;
 80044a2:	e079      	b.n	8004598 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d01d      	beq.n	80044ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10d      	bne.n	80044dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d031      	beq.n	800452c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	4798      	blx	r3
 80044d0:	e02c      	b.n	800452c <HAL_DMA_IRQHandler+0x2a0>
 80044d2:	bf00      	nop
 80044d4:	20000030 	.word	0x20000030
 80044d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d023      	beq.n	800452c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	4798      	blx	r3
 80044ec:	e01e      	b.n	800452c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10f      	bne.n	800451c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0210 	bic.w	r2, r2, #16
 800450a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004530:	2b00      	cmp	r3, #0
 8004532:	d032      	beq.n	800459a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d022      	beq.n	8004586 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2205      	movs	r2, #5
 8004544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0201 	bic.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	3301      	adds	r3, #1
 800455c:	60bb      	str	r3, [r7, #8]
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	429a      	cmp	r2, r3
 8004562:	d307      	bcc.n	8004574 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1f2      	bne.n	8004558 <HAL_DMA_IRQHandler+0x2cc>
 8004572:	e000      	b.n	8004576 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004574:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d005      	beq.n	800459a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	4798      	blx	r3
 8004596:	e000      	b.n	800459a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004598:	bf00      	nop
    }
  }
}
 800459a:	3718      	adds	r7, #24
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045ae:	b2db      	uxtb	r3, r3
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
 80045e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80045f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	2b40      	cmp	r3, #64	@ 0x40
 8004600:	d108      	bne.n	8004614 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004612:	e007      	b.n	8004624 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	60da      	str	r2, [r3, #12]
}
 8004624:	bf00      	nop
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	b2db      	uxtb	r3, r3
 800463e:	3b10      	subs	r3, #16
 8004640:	4a14      	ldr	r2, [pc, #80]	@ (8004694 <DMA_CalcBaseAndBitshift+0x64>)
 8004642:	fba2 2303 	umull	r2, r3, r2, r3
 8004646:	091b      	lsrs	r3, r3, #4
 8004648:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800464a:	4a13      	ldr	r2, [pc, #76]	@ (8004698 <DMA_CalcBaseAndBitshift+0x68>)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4413      	add	r3, r2
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	461a      	mov	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2b03      	cmp	r3, #3
 800465c:	d909      	bls.n	8004672 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004666:	f023 0303 	bic.w	r3, r3, #3
 800466a:	1d1a      	adds	r2, r3, #4
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004670:	e007      	b.n	8004682 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800467a:	f023 0303 	bic.w	r3, r3, #3
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004686:	4618      	mov	r0, r3
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	aaaaaaab 	.word	0xaaaaaaab
 8004698:	0800f100 	.word	0x0800f100

0800469c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046a4:	2300      	movs	r3, #0
 80046a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d11f      	bne.n	80046f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	2b03      	cmp	r3, #3
 80046ba:	d856      	bhi.n	800476a <DMA_CheckFifoParam+0xce>
 80046bc:	a201      	add	r2, pc, #4	@ (adr r2, 80046c4 <DMA_CheckFifoParam+0x28>)
 80046be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c2:	bf00      	nop
 80046c4:	080046d5 	.word	0x080046d5
 80046c8:	080046e7 	.word	0x080046e7
 80046cc:	080046d5 	.word	0x080046d5
 80046d0:	0800476b 	.word	0x0800476b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d046      	beq.n	800476e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046e4:	e043      	b.n	800476e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046ee:	d140      	bne.n	8004772 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f4:	e03d      	b.n	8004772 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fe:	d121      	bne.n	8004744 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2b03      	cmp	r3, #3
 8004704:	d837      	bhi.n	8004776 <DMA_CheckFifoParam+0xda>
 8004706:	a201      	add	r2, pc, #4	@ (adr r2, 800470c <DMA_CheckFifoParam+0x70>)
 8004708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800470c:	0800471d 	.word	0x0800471d
 8004710:	08004723 	.word	0x08004723
 8004714:	0800471d 	.word	0x0800471d
 8004718:	08004735 	.word	0x08004735
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
      break;
 8004720:	e030      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d025      	beq.n	800477a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004732:	e022      	b.n	800477a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800473c:	d11f      	bne.n	800477e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004742:	e01c      	b.n	800477e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b02      	cmp	r3, #2
 8004748:	d903      	bls.n	8004752 <DMA_CheckFifoParam+0xb6>
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	2b03      	cmp	r3, #3
 800474e:	d003      	beq.n	8004758 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004750:	e018      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	73fb      	strb	r3, [r7, #15]
      break;
 8004756:	e015      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00e      	beq.n	8004782 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
      break;
 8004768:	e00b      	b.n	8004782 <DMA_CheckFifoParam+0xe6>
      break;
 800476a:	bf00      	nop
 800476c:	e00a      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      break;
 800476e:	bf00      	nop
 8004770:	e008      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      break;
 8004772:	bf00      	nop
 8004774:	e006      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      break;
 8004776:	bf00      	nop
 8004778:	e004      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      break;
 800477a:	bf00      	nop
 800477c:	e002      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      break;   
 800477e:	bf00      	nop
 8004780:	e000      	b.n	8004784 <DMA_CheckFifoParam+0xe8>
      break;
 8004782:	bf00      	nop
    }
  } 
  
  return status; 
 8004784:	7bfb      	ldrb	r3, [r7, #15]
}
 8004786:	4618      	mov	r0, r3
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop

08004794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004794:	b480      	push	{r7}
 8004796:	b089      	sub	sp, #36	@ 0x24
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047a2:	2300      	movs	r3, #0
 80047a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047aa:	2300      	movs	r3, #0
 80047ac:	61fb      	str	r3, [r7, #28]
 80047ae:	e159      	b.n	8004a64 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047b0:	2201      	movs	r2, #1
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4013      	ands	r3, r2
 80047c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	f040 8148 	bne.w	8004a5e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f003 0303 	and.w	r3, r3, #3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d005      	beq.n	80047e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d130      	bne.n	8004848 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	2203      	movs	r2, #3
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	43db      	mvns	r3, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4013      	ands	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	68da      	ldr	r2, [r3, #12]
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4313      	orrs	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800481c:	2201      	movs	r2, #1
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	43db      	mvns	r3, r3
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	4013      	ands	r3, r2
 800482a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	f003 0201 	and.w	r2, r3, #1
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	4313      	orrs	r3, r2
 8004840:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	2b03      	cmp	r3, #3
 8004852:	d017      	beq.n	8004884 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	2203      	movs	r2, #3
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	43db      	mvns	r3, r3
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	4013      	ands	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	fa02 f303 	lsl.w	r3, r2, r3
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	4313      	orrs	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 0303 	and.w	r3, r3, #3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d123      	bne.n	80048d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	08da      	lsrs	r2, r3, #3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3208      	adds	r2, #8
 8004898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800489c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	220f      	movs	r2, #15
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f003 0307 	and.w	r3, r3, #7
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	08da      	lsrs	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3208      	adds	r2, #8
 80048d2:	69b9      	ldr	r1, [r7, #24]
 80048d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	2203      	movs	r2, #3
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	43db      	mvns	r3, r3
 80048ea:	69ba      	ldr	r2, [r7, #24]
 80048ec:	4013      	ands	r3, r2
 80048ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 0203 	and.w	r2, r3, #3
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	4313      	orrs	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80a2 	beq.w	8004a5e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
 800491e:	4b57      	ldr	r3, [pc, #348]	@ (8004a7c <HAL_GPIO_Init+0x2e8>)
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	4a56      	ldr	r2, [pc, #344]	@ (8004a7c <HAL_GPIO_Init+0x2e8>)
 8004924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004928:	6453      	str	r3, [r2, #68]	@ 0x44
 800492a:	4b54      	ldr	r3, [pc, #336]	@ (8004a7c <HAL_GPIO_Init+0x2e8>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004936:	4a52      	ldr	r2, [pc, #328]	@ (8004a80 <HAL_GPIO_Init+0x2ec>)
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	089b      	lsrs	r3, r3, #2
 800493c:	3302      	adds	r3, #2
 800493e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004942:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	220f      	movs	r2, #15
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
 8004952:	43db      	mvns	r3, r3
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	4013      	ands	r3, r2
 8004958:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a49      	ldr	r2, [pc, #292]	@ (8004a84 <HAL_GPIO_Init+0x2f0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d019      	beq.n	8004996 <HAL_GPIO_Init+0x202>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a48      	ldr	r2, [pc, #288]	@ (8004a88 <HAL_GPIO_Init+0x2f4>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d013      	beq.n	8004992 <HAL_GPIO_Init+0x1fe>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a47      	ldr	r2, [pc, #284]	@ (8004a8c <HAL_GPIO_Init+0x2f8>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00d      	beq.n	800498e <HAL_GPIO_Init+0x1fa>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a46      	ldr	r2, [pc, #280]	@ (8004a90 <HAL_GPIO_Init+0x2fc>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d007      	beq.n	800498a <HAL_GPIO_Init+0x1f6>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a45      	ldr	r2, [pc, #276]	@ (8004a94 <HAL_GPIO_Init+0x300>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d101      	bne.n	8004986 <HAL_GPIO_Init+0x1f2>
 8004982:	2304      	movs	r3, #4
 8004984:	e008      	b.n	8004998 <HAL_GPIO_Init+0x204>
 8004986:	2307      	movs	r3, #7
 8004988:	e006      	b.n	8004998 <HAL_GPIO_Init+0x204>
 800498a:	2303      	movs	r3, #3
 800498c:	e004      	b.n	8004998 <HAL_GPIO_Init+0x204>
 800498e:	2302      	movs	r3, #2
 8004990:	e002      	b.n	8004998 <HAL_GPIO_Init+0x204>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <HAL_GPIO_Init+0x204>
 8004996:	2300      	movs	r3, #0
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	f002 0203 	and.w	r2, r2, #3
 800499e:	0092      	lsls	r2, r2, #2
 80049a0:	4093      	lsls	r3, r2
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049a8:	4935      	ldr	r1, [pc, #212]	@ (8004a80 <HAL_GPIO_Init+0x2ec>)
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	089b      	lsrs	r3, r3, #2
 80049ae:	3302      	adds	r3, #2
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049b6:	4b38      	ldr	r3, [pc, #224]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	43db      	mvns	r3, r3
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	4013      	ands	r3, r2
 80049c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d003      	beq.n	80049da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049da:	4a2f      	ldr	r2, [pc, #188]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049e0:	4b2d      	ldr	r3, [pc, #180]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	69ba      	ldr	r2, [r7, #24]
 80049ec:	4013      	ands	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a04:	4a24      	ldr	r2, [pc, #144]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a0a:	4b23      	ldr	r3, [pc, #140]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	43db      	mvns	r3, r3
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	4013      	ands	r3, r2
 8004a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a26:	69ba      	ldr	r2, [r7, #24]
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a34:	4b18      	ldr	r3, [pc, #96]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	69ba      	ldr	r2, [r7, #24]
 8004a40:	4013      	ands	r3, r2
 8004a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a58:	4a0f      	ldr	r2, [pc, #60]	@ (8004a98 <HAL_GPIO_Init+0x304>)
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	3301      	adds	r3, #1
 8004a62:	61fb      	str	r3, [r7, #28]
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	2b0f      	cmp	r3, #15
 8004a68:	f67f aea2 	bls.w	80047b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a6c:	bf00      	nop
 8004a6e:	bf00      	nop
 8004a70:	3724      	adds	r7, #36	@ 0x24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	40013800 	.word	0x40013800
 8004a84:	40020000 	.word	0x40020000
 8004a88:	40020400 	.word	0x40020400
 8004a8c:	40020800 	.word	0x40020800
 8004a90:	40020c00 	.word	0x40020c00
 8004a94:	40021000 	.word	0x40021000
 8004a98:	40013c00 	.word	0x40013c00

08004a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	807b      	strh	r3, [r7, #2]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004aac:	787b      	ldrb	r3, [r7, #1]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ab2:	887a      	ldrh	r2, [r7, #2]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ab8:	e003      	b.n	8004ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004aba:	887b      	ldrh	r3, [r7, #2]
 8004abc:	041a      	lsls	r2, r3, #16
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	619a      	str	r2, [r3, #24]
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b085      	sub	sp, #20
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ae0:	887a      	ldrh	r2, [r7, #2]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	041a      	lsls	r2, r3, #16
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	43d9      	mvns	r1, r3
 8004aec:	887b      	ldrh	r3, [r7, #2]
 8004aee:	400b      	ands	r3, r1
 8004af0:	431a      	orrs	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	619a      	str	r2, [r3, #24]
}
 8004af6:	bf00      	nop
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
	...

08004b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e12b      	b.n	8004d6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d106      	bne.n	8004b30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f7fd ff0c 	bl	8002948 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2224      	movs	r2, #36	@ 0x24
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 0201 	bic.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b68:	f004 fce6 	bl	8009538 <HAL_RCC_GetPCLK1Freq>
 8004b6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	4a81      	ldr	r2, [pc, #516]	@ (8004d78 <HAL_I2C_Init+0x274>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d807      	bhi.n	8004b88 <HAL_I2C_Init+0x84>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4a80      	ldr	r2, [pc, #512]	@ (8004d7c <HAL_I2C_Init+0x278>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	bf94      	ite	ls
 8004b80:	2301      	movls	r3, #1
 8004b82:	2300      	movhi	r3, #0
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	e006      	b.n	8004b96 <HAL_I2C_Init+0x92>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a7d      	ldr	r2, [pc, #500]	@ (8004d80 <HAL_I2C_Init+0x27c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	bf94      	ite	ls
 8004b90:	2301      	movls	r3, #1
 8004b92:	2300      	movhi	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e0e7      	b.n	8004d6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	4a78      	ldr	r2, [pc, #480]	@ (8004d84 <HAL_I2C_Init+0x280>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	0c9b      	lsrs	r3, r3, #18
 8004ba8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68ba      	ldr	r2, [r7, #8]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	4a6a      	ldr	r2, [pc, #424]	@ (8004d78 <HAL_I2C_Init+0x274>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d802      	bhi.n	8004bd8 <HAL_I2C_Init+0xd4>
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	e009      	b.n	8004bec <HAL_I2C_Init+0xe8>
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004bde:	fb02 f303 	mul.w	r3, r2, r3
 8004be2:	4a69      	ldr	r2, [pc, #420]	@ (8004d88 <HAL_I2C_Init+0x284>)
 8004be4:	fba2 2303 	umull	r2, r3, r2, r3
 8004be8:	099b      	lsrs	r3, r3, #6
 8004bea:	3301      	adds	r3, #1
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6812      	ldr	r2, [r2, #0]
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004bfe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	495c      	ldr	r1, [pc, #368]	@ (8004d78 <HAL_I2C_Init+0x274>)
 8004c08:	428b      	cmp	r3, r1
 8004c0a:	d819      	bhi.n	8004c40 <HAL_I2C_Init+0x13c>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	1e59      	subs	r1, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c1a:	1c59      	adds	r1, r3, #1
 8004c1c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004c20:	400b      	ands	r3, r1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00a      	beq.n	8004c3c <HAL_I2C_Init+0x138>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	1e59      	subs	r1, r3, #1
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c34:	3301      	adds	r3, #1
 8004c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c3a:	e051      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004c3c:	2304      	movs	r3, #4
 8004c3e:	e04f      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d111      	bne.n	8004c6c <HAL_I2C_Init+0x168>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	1e58      	subs	r0, r3, #1
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6859      	ldr	r1, [r3, #4]
 8004c50:	460b      	mov	r3, r1
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	440b      	add	r3, r1
 8004c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bf0c      	ite	eq
 8004c64:	2301      	moveq	r3, #1
 8004c66:	2300      	movne	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	e012      	b.n	8004c92 <HAL_I2C_Init+0x18e>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	1e58      	subs	r0, r3, #1
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6859      	ldr	r1, [r3, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	440b      	add	r3, r1
 8004c7a:	0099      	lsls	r1, r3, #2
 8004c7c:	440b      	add	r3, r1
 8004c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c82:	3301      	adds	r3, #1
 8004c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf0c      	ite	eq
 8004c8c:	2301      	moveq	r3, #1
 8004c8e:	2300      	movne	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <HAL_I2C_Init+0x196>
 8004c96:	2301      	movs	r3, #1
 8004c98:	e022      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10e      	bne.n	8004cc0 <HAL_I2C_Init+0x1bc>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	1e58      	subs	r0, r3, #1
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6859      	ldr	r1, [r3, #4]
 8004caa:	460b      	mov	r3, r1
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	440b      	add	r3, r1
 8004cb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cbe:	e00f      	b.n	8004ce0 <HAL_I2C_Init+0x1dc>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	1e58      	subs	r0, r3, #1
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6859      	ldr	r1, [r3, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	0099      	lsls	r1, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cdc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ce0:	6879      	ldr	r1, [r7, #4]
 8004ce2:	6809      	ldr	r1, [r1, #0]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69da      	ldr	r2, [r3, #28]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004d0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6911      	ldr	r1, [r2, #16]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	68d2      	ldr	r2, [r2, #12]
 8004d1a:	4311      	orrs	r1, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6812      	ldr	r2, [r2, #0]
 8004d20:	430b      	orrs	r3, r1
 8004d22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	000186a0 	.word	0x000186a0
 8004d7c:	001e847f 	.word	0x001e847f
 8004d80:	003d08ff 	.word	0x003d08ff
 8004d84:	431bde83 	.word	0x431bde83
 8004d88:	10624dd3 	.word	0x10624dd3

08004d8c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d9e:	2b80      	cmp	r3, #128	@ 0x80
 8004da0:	d103      	bne.n	8004daa <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2200      	movs	r2, #0
 8004da8:	611a      	str	r2, [r3, #16]
  }
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b088      	sub	sp, #32
 8004dbc:	af02      	add	r7, sp, #8
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	4608      	mov	r0, r1
 8004dc2:	4611      	mov	r1, r2
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	817b      	strh	r3, [r7, #10]
 8004dca:	460b      	mov	r3, r1
 8004dcc:	813b      	strh	r3, [r7, #8]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dd2:	f7fe fad1 	bl	8003378 <HAL_GetTick>
 8004dd6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b20      	cmp	r3, #32
 8004de2:	f040 80d9 	bne.w	8004f98 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	9300      	str	r3, [sp, #0]
 8004dea:	2319      	movs	r3, #25
 8004dec:	2201      	movs	r2, #1
 8004dee:	496d      	ldr	r1, [pc, #436]	@ (8004fa4 <HAL_I2C_Mem_Write+0x1ec>)
 8004df0:	68f8      	ldr	r0, [r7, #12]
 8004df2:	f002 faf9 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d001      	beq.n	8004e00 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e0cc      	b.n	8004f9a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_I2C_Mem_Write+0x56>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e0c5      	b.n	8004f9a <HAL_I2C_Mem_Write+0x1e2>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d007      	beq.n	8004e34 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0201 	orr.w	r2, r2, #1
 8004e32:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e42:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2221      	movs	r2, #33	@ 0x21
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2240      	movs	r2, #64	@ 0x40
 8004e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a3a      	ldr	r2, [r7, #32]
 8004e5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4a4d      	ldr	r2, [pc, #308]	@ (8004fa8 <HAL_I2C_Mem_Write+0x1f0>)
 8004e74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e76:	88f8      	ldrh	r0, [r7, #6]
 8004e78:	893a      	ldrh	r2, [r7, #8]
 8004e7a:	8979      	ldrh	r1, [r7, #10]
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	9301      	str	r3, [sp, #4]
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	4603      	mov	r3, r0
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f001 ff6c 	bl	8006d64 <I2C_RequestMemoryWrite>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d052      	beq.n	8004f38 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e081      	b.n	8004f9a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f002 fbbe 	bl	800761c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00d      	beq.n	8004ec2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eaa:	2b04      	cmp	r3, #4
 8004eac:	d107      	bne.n	8004ebe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ebc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e06b      	b.n	8004f9a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	781a      	ldrb	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d11b      	bne.n	8004f38 <HAL_I2C_Mem_Write+0x180>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d017      	beq.n	8004f38 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0c:	781a      	ldrb	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1aa      	bne.n	8004e96 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f44:	68f8      	ldr	r0, [r7, #12]
 8004f46:	f002 fbb1 	bl	80076ac <I2C_WaitOnBTFFlagUntilTimeout>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00d      	beq.n	8004f6c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f54:	2b04      	cmp	r3, #4
 8004f56:	d107      	bne.n	8004f68 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f66:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e016      	b.n	8004f9a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f94:	2300      	movs	r3, #0
 8004f96:	e000      	b.n	8004f9a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f98:	2302      	movs	r3, #2
  }
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3718      	adds	r7, #24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	00100002 	.word	0x00100002
 8004fa8:	ffff0000 	.word	0xffff0000

08004fac <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b08a      	sub	sp, #40	@ 0x28
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	4611      	mov	r1, r2
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4603      	mov	r3, r0
 8004fbc:	817b      	strh	r3, [r7, #10]
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	813b      	strh	r3, [r7, #8]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fca:	f7fe f9d5 	bl	8003378 <HAL_GetTick>
 8004fce:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	f040 8136 	bne.w	800524a <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004fde:	4b9d      	ldr	r3, [pc, #628]	@ (8005254 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	08db      	lsrs	r3, r3, #3
 8004fe4:	4a9c      	ldr	r2, [pc, #624]	@ (8005258 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 8004fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fea:	0a1a      	lsrs	r2, r3, #8
 8004fec:	4613      	mov	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009a      	lsls	r2, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d112      	bne.n	800502a <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501e:	f043 0220 	orr.w	r2, r3, #32
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8005026:	2302      	movs	r3, #2
 8005028:	e110      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b02      	cmp	r3, #2
 8005036:	d0df      	beq.n	8004ff8 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800503e:	2b01      	cmp	r3, #1
 8005040:	d101      	bne.n	8005046 <HAL_I2C_Mem_Write_DMA+0x9a>
 8005042:	2302      	movs	r3, #2
 8005044:	e102      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2201      	movs	r2, #1
 800504a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b01      	cmp	r3, #1
 800505a:	d007      	beq.n	800506c <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800507a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2221      	movs	r2, #33	@ 0x21
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2240      	movs	r2, #64	@ 0x40
 8005088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005096:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800509c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	4a6c      	ldr	r2, [pc, #432]	@ (800525c <HAL_I2C_Mem_Write_DMA+0x2b0>)
 80050ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80050ae:	897a      	ldrh	r2, [r7, #10]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80050b4:	893a      	ldrh	r2, [r7, #8]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80050ba:	88fa      	ldrh	r2, [r7, #6]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 80a9 	beq.w	8005222 <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d02a      	beq.n	800512e <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050dc:	4a60      	ldr	r2, [pc, #384]	@ (8005260 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80050de:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050e4:	4a5f      	ldr	r2, [pc, #380]	@ (8005264 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80050e6:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ec:	2200      	movs	r2, #0
 80050ee:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f4:	2200      	movs	r2, #0
 80050f6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050fc:	2200      	movs	r2, #0
 80050fe:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005104:	2200      	movs	r2, #0
 8005106:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005110:	4619      	mov	r1, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	3310      	adds	r3, #16
 8005118:	461a      	mov	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511e:	f7ff f83b 	bl	8004198 <HAL_DMA_Start_IT>
 8005122:	4603      	mov	r3, r0
 8005124:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005126:	7efb      	ldrb	r3, [r7, #27]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d166      	bne.n	80051fa <HAL_I2C_Mem_Write_DMA+0x24e>
 800512c:	e013      	b.n	8005156 <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2220      	movs	r2, #32
 8005132:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005142:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e07a      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005156:	88f8      	ldrh	r0, [r7, #6]
 8005158:	893a      	ldrh	r2, [r7, #8]
 800515a:	8979      	ldrh	r1, [r7, #10]
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	9301      	str	r3, [sp, #4]
 8005160:	2323      	movs	r3, #35	@ 0x23
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	4603      	mov	r3, r0
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f001 fdfc 	bl	8006d64 <I2C_RequestMemoryWrite>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d022      	beq.n	80051b8 <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005176:	4618      	mov	r0, r3
 8005178:	f7ff f866 	bl	8004248 <HAL_DMA_Abort_IT>
 800517c:	4603      	mov	r3, r0
 800517e:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005184:	2200      	movs	r2, #0
 8005186:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005196:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0201 	bic.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e049      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b8:	2300      	movs	r3, #0
 80051ba:	613b      	str	r3, [r7, #16]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	613b      	str	r3, [r7, #16]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	613b      	str	r3, [r7, #16]
 80051cc:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051e4:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051f4:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80051f6:	2300      	movs	r3, #0
 80051f8:	e028      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520e:	f043 0210 	orr.w	r2, r3, #16
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e014      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2220      	movs	r2, #32
 8005226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e000      	b.n	800524c <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 800524a:	2302      	movs	r3, #2
  }
}
 800524c:	4618      	mov	r0, r3
 800524e:	3720      	adds	r7, #32
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	20000030 	.word	0x20000030
 8005258:	14f8b589 	.word	0x14f8b589
 800525c:	ffff0000 	.word	0xffff0000
 8005260:	08007061 	.word	0x08007061
 8005264:	0800721f 	.word	0x0800721f

08005268 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b08c      	sub	sp, #48	@ 0x30
 800526c:	af02      	add	r7, sp, #8
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	4608      	mov	r0, r1
 8005272:	4611      	mov	r1, r2
 8005274:	461a      	mov	r2, r3
 8005276:	4603      	mov	r3, r0
 8005278:	817b      	strh	r3, [r7, #10]
 800527a:	460b      	mov	r3, r1
 800527c:	813b      	strh	r3, [r7, #8]
 800527e:	4613      	mov	r3, r2
 8005280:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005282:	f7fe f879 	bl	8003378 <HAL_GetTick>
 8005286:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8005288:	2300      	movs	r3, #0
 800528a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005292:	b2db      	uxtb	r3, r3
 8005294:	2b20      	cmp	r3, #32
 8005296:	f040 8172 	bne.w	800557e <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800529a:	4b93      	ldr	r3, [pc, #588]	@ (80054e8 <HAL_I2C_Mem_Read_DMA+0x280>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	08db      	lsrs	r3, r3, #3
 80052a0:	4a92      	ldr	r2, [pc, #584]	@ (80054ec <HAL_I2C_Mem_Read_DMA+0x284>)
 80052a2:	fba2 2303 	umull	r2, r3, r2, r3
 80052a6:	0a1a      	lsrs	r2, r3, #8
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	009a      	lsls	r2, r3, #2
 80052b0:	4413      	add	r3, r2
 80052b2:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d112      	bne.n	80052e6 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2220      	movs	r2, #32
 80052ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052da:	f043 0220 	orr.w	r2, r3, #32
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
 80052e4:	e14c      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d0df      	beq.n	80052b4 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <HAL_I2C_Mem_Read_DMA+0x9a>
 80052fe:	2302      	movs	r3, #2
 8005300:	e13e      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b01      	cmp	r3, #1
 8005316:	d007      	beq.n	8005328 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005336:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2222      	movs	r2, #34	@ 0x22
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2240      	movs	r2, #64	@ 0x40
 8005344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005352:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005358:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	4a62      	ldr	r2, [pc, #392]	@ (80054f0 <HAL_I2C_Mem_Read_DMA+0x288>)
 8005368:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800536a:	897a      	ldrh	r2, [r7, #10]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8005370:	893a      	ldrh	r2, [r7, #8]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005376:	88fa      	ldrh	r2, [r7, #6]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005386:	2b00      	cmp	r3, #0
 8005388:	f000 80cc 	beq.w	8005524 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005390:	2b00      	cmp	r3, #0
 8005392:	d02d      	beq.n	80053f0 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005398:	4a56      	ldr	r2, [pc, #344]	@ (80054f4 <HAL_I2C_Mem_Read_DMA+0x28c>)
 800539a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053a0:	4a55      	ldr	r2, [pc, #340]	@ (80054f8 <HAL_I2C_Mem_Read_DMA+0x290>)
 80053a2:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053a8:	2200      	movs	r2, #0
 80053aa:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b0:	2200      	movs	r2, #0
 80053b2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b8:	2200      	movs	r2, #0
 80053ba:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c0:	2200      	movs	r2, #0
 80053c2:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3310      	adds	r3, #16
 80053ce:	4619      	mov	r1, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d4:	461a      	mov	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053da:	f7fe fedd 	bl	8004198 <HAL_DMA_Start_IT>
 80053de:	4603      	mov	r3, r0
 80053e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80053e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f040 8087 	bne.w	80054fc <HAL_I2C_Mem_Read_DMA+0x294>
 80053ee:	e013      	b.n	8005418 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2220      	movs	r2, #32
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e0b3      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005418:	88f8      	ldrh	r0, [r7, #6]
 800541a:	893a      	ldrh	r2, [r7, #8]
 800541c:	8979      	ldrh	r1, [r7, #10]
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	9301      	str	r3, [sp, #4]
 8005422:	2323      	movs	r3, #35	@ 0x23
 8005424:	9300      	str	r3, [sp, #0]
 8005426:	4603      	mov	r3, r0
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f001 fd31 	bl	8006e90 <I2C_RequestMemoryRead>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d023      	beq.n	800547c <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005438:	4618      	mov	r0, r3
 800543a:	f7fe ff05 	bl	8004248 <HAL_DMA_Abort_IT>
 800543e:	4603      	mov	r3, r0
 8005440:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005448:	2200      	movs	r2, #0
 800544a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800545a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0201 	bic.w	r2, r2, #1
 8005476:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e081      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005480:	2b01      	cmp	r3, #1
 8005482:	d108      	bne.n	8005496 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005492:	601a      	str	r2, [r3, #0]
 8005494:	e007      	b.n	80054a6 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80054a4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a6:	2300      	movs	r3, #0
 80054a8:	61bb      	str	r3, [r7, #24]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	61bb      	str	r3, [r7, #24]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	61bb      	str	r3, [r7, #24]
 80054ba:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054d2:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054e2:	605a      	str	r2, [r3, #4]
 80054e4:	e049      	b.n	800557a <HAL_I2C_Mem_Read_DMA+0x312>
 80054e6:	bf00      	nop
 80054e8:	20000030 	.word	0x20000030
 80054ec:	14f8b589 	.word	0x14f8b589
 80054f0:	ffff0000 	.word	0xffff0000
 80054f4:	08007061 	.word	0x08007061
 80054f8:	0800721f 	.word	0x0800721f
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2220      	movs	r2, #32
 8005500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005510:	f043 0210 	orr.w	r2, r3, #16
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e02d      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005524:	88f8      	ldrh	r0, [r7, #6]
 8005526:	893a      	ldrh	r2, [r7, #8]
 8005528:	8979      	ldrh	r1, [r7, #10]
 800552a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552c:	9301      	str	r3, [sp, #4]
 800552e:	2323      	movs	r3, #35	@ 0x23
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	4603      	mov	r3, r0
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f001 fcab 	bl	8006e90 <I2C_RequestMemoryRead>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e01d      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005544:	2300      	movs	r3, #0
 8005546:	617b      	str	r3, [r7, #20]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	617b      	str	r3, [r7, #20]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	699b      	ldr	r3, [r3, #24]
 8005556:	617b      	str	r3, [r7, #20]
 8005558:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005568:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2220      	movs	r2, #32
 800556e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	e000      	b.n	8005580 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800557e:	2302      	movs	r3, #2
  }
}
 8005580:	4618      	mov	r0, r3
 8005582:	3728      	adds	r7, #40	@ 0x28
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005590:	2300      	movs	r3, #0
 8005592:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055a8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
 80055b4:	2b10      	cmp	r3, #16
 80055b6:	d003      	beq.n	80055c0 <HAL_I2C_EV_IRQHandler+0x38>
 80055b8:	7bfb      	ldrb	r3, [r7, #15]
 80055ba:	2b40      	cmp	r3, #64	@ 0x40
 80055bc:	f040 80c1 	bne.w	8005742 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10d      	bne.n	80055f6 <HAL_I2C_EV_IRQHandler+0x6e>
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80055e0:	d003      	beq.n	80055ea <HAL_I2C_EV_IRQHandler+0x62>
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80055e8:	d101      	bne.n	80055ee <HAL_I2C_EV_IRQHandler+0x66>
 80055ea:	2301      	movs	r3, #1
 80055ec:	e000      	b.n	80055f0 <HAL_I2C_EV_IRQHandler+0x68>
 80055ee:	2300      	movs	r3, #0
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	f000 8132 	beq.w	800585a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	f003 0301 	and.w	r3, r3, #1
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00c      	beq.n	800561a <HAL_I2C_EV_IRQHandler+0x92>
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	0a5b      	lsrs	r3, r3, #9
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	2b00      	cmp	r3, #0
 800560a:	d006      	beq.n	800561a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f002 f8f6 	bl	80077fe <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fd87 	bl	8006126 <I2C_Master_SB>
 8005618:	e092      	b.n	8005740 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	08db      	lsrs	r3, r3, #3
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d009      	beq.n	800563a <HAL_I2C_EV_IRQHandler+0xb2>
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	0a5b      	lsrs	r3, r3, #9
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fdfd 	bl	8006232 <I2C_Master_ADD10>
 8005638:	e082      	b.n	8005740 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	085b      	lsrs	r3, r3, #1
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d009      	beq.n	800565a <HAL_I2C_EV_IRQHandler+0xd2>
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	0a5b      	lsrs	r3, r3, #9
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fe17 	bl	8006286 <I2C_Master_ADDR>
 8005658:	e072      	b.n	8005740 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	089b      	lsrs	r3, r3, #2
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b00      	cmp	r3, #0
 8005664:	d03b      	beq.n	80056de <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005670:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005674:	f000 80f3 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	09db      	lsrs	r3, r3, #7
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00f      	beq.n	80056a4 <HAL_I2C_EV_IRQHandler+0x11c>
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	0a9b      	lsrs	r3, r3, #10
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	2b00      	cmp	r3, #0
 800568e:	d009      	beq.n	80056a4 <HAL_I2C_EV_IRQHandler+0x11c>
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	089b      	lsrs	r3, r3, #2
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	d103      	bne.n	80056a4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 f9df 	bl	8005a60 <I2C_MasterTransmit_TXE>
 80056a2:	e04d      	b.n	8005740 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	089b      	lsrs	r3, r3, #2
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 80d6 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	0a5b      	lsrs	r3, r3, #9
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 80cf 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80056c0:	7bbb      	ldrb	r3, [r7, #14]
 80056c2:	2b21      	cmp	r3, #33	@ 0x21
 80056c4:	d103      	bne.n	80056ce <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 fa66 	bl	8005b98 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056cc:	e0c7      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
 80056d0:	2b40      	cmp	r3, #64	@ 0x40
 80056d2:	f040 80c4 	bne.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fad4 	bl	8005c84 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056dc:	e0bf      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056ec:	f000 80b7 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	099b      	lsrs	r3, r3, #6
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00f      	beq.n	800571c <HAL_I2C_EV_IRQHandler+0x194>
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	0a9b      	lsrs	r3, r3, #10
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d009      	beq.n	800571c <HAL_I2C_EV_IRQHandler+0x194>
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	089b      	lsrs	r3, r3, #2
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	2b00      	cmp	r3, #0
 8005712:	d103      	bne.n	800571c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 fb4d 	bl	8005db4 <I2C_MasterReceive_RXNE>
 800571a:	e011      	b.n	8005740 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	089b      	lsrs	r3, r3, #2
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 809a 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	0a5b      	lsrs	r3, r3, #9
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	f000 8093 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 fc03 	bl	8005f44 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800573e:	e08e      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005740:	e08d      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	d004      	beq.n	8005754 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	61fb      	str	r3, [r7, #28]
 8005752:	e007      	b.n	8005764 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	085b      	lsrs	r3, r3, #1
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b00      	cmp	r3, #0
 800576e:	d012      	beq.n	8005796 <HAL_I2C_EV_IRQHandler+0x20e>
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	0a5b      	lsrs	r3, r3, #9
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00c      	beq.n	8005796 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800578c:	69b9      	ldr	r1, [r7, #24]
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 ffc8 	bl	8006724 <I2C_Slave_ADDR>
 8005794:	e066      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	091b      	lsrs	r3, r3, #4
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d009      	beq.n	80057b6 <HAL_I2C_EV_IRQHandler+0x22e>
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	0a5b      	lsrs	r3, r3, #9
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f001 f802 	bl	80067b8 <I2C_Slave_STOPF>
 80057b4:	e056      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80057b6:	7bbb      	ldrb	r3, [r7, #14]
 80057b8:	2b21      	cmp	r3, #33	@ 0x21
 80057ba:	d002      	beq.n	80057c2 <HAL_I2C_EV_IRQHandler+0x23a>
 80057bc:	7bbb      	ldrb	r3, [r7, #14]
 80057be:	2b29      	cmp	r3, #41	@ 0x29
 80057c0:	d125      	bne.n	800580e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	09db      	lsrs	r3, r3, #7
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00f      	beq.n	80057ee <HAL_I2C_EV_IRQHandler+0x266>
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	0a9b      	lsrs	r3, r3, #10
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d009      	beq.n	80057ee <HAL_I2C_EV_IRQHandler+0x266>
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	089b      	lsrs	r3, r3, #2
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d103      	bne.n	80057ee <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fede 	bl	80065a8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057ec:	e039      	b.n	8005862 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	089b      	lsrs	r3, r3, #2
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d033      	beq.n	8005862 <HAL_I2C_EV_IRQHandler+0x2da>
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	0a5b      	lsrs	r3, r3, #9
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d02d      	beq.n	8005862 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 ff0b 	bl	8006622 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800580c:	e029      	b.n	8005862 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	099b      	lsrs	r3, r3, #6
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00f      	beq.n	800583a <HAL_I2C_EV_IRQHandler+0x2b2>
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	0a9b      	lsrs	r3, r3, #10
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d009      	beq.n	800583a <HAL_I2C_EV_IRQHandler+0x2b2>
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	089b      	lsrs	r3, r3, #2
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d103      	bne.n	800583a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 ff16 	bl	8006664 <I2C_SlaveReceive_RXNE>
 8005838:	e014      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	089b      	lsrs	r3, r3, #2
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00e      	beq.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	0a5b      	lsrs	r3, r3, #9
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 ff44 	bl	80066e0 <I2C_SlaveReceive_BTF>
 8005858:	e004      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800585a:	bf00      	nop
 800585c:	e002      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800585e:	bf00      	nop
 8005860:	e000      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005862:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005864:	3720      	adds	r7, #32
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b08a      	sub	sp, #40	@ 0x28
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005882:	2300      	movs	r3, #0
 8005884:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800588c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	0a1b      	lsrs	r3, r3, #8
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00e      	beq.n	80058b8 <HAL_I2C_ER_IRQHandler+0x4e>
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	0a1b      	lsrs	r3, r3, #8
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	f043 0301 	orr.w	r3, r3, #1
 80058ac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80058b6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	0a5b      	lsrs	r3, r3, #9
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00e      	beq.n	80058e2 <HAL_I2C_ER_IRQHandler+0x78>
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	0a1b      	lsrs	r3, r3, #8
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d008      	beq.n	80058e2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80058d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d2:	f043 0302 	orr.w	r3, r3, #2
 80058d6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80058e0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	0a9b      	lsrs	r3, r3, #10
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d03f      	beq.n	800596e <HAL_I2C_ER_IRQHandler+0x104>
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	0a1b      	lsrs	r3, r3, #8
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d039      	beq.n	800596e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80058fa:	7efb      	ldrb	r3, [r7, #27]
 80058fc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005902:	b29b      	uxth	r3, r3
 8005904:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800590c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005914:	7ebb      	ldrb	r3, [r7, #26]
 8005916:	2b20      	cmp	r3, #32
 8005918:	d112      	bne.n	8005940 <HAL_I2C_ER_IRQHandler+0xd6>
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10f      	bne.n	8005940 <HAL_I2C_ER_IRQHandler+0xd6>
 8005920:	7cfb      	ldrb	r3, [r7, #19]
 8005922:	2b21      	cmp	r3, #33	@ 0x21
 8005924:	d008      	beq.n	8005938 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005926:	7cfb      	ldrb	r3, [r7, #19]
 8005928:	2b29      	cmp	r3, #41	@ 0x29
 800592a:	d005      	beq.n	8005938 <HAL_I2C_ER_IRQHandler+0xce>
 800592c:	7cfb      	ldrb	r3, [r7, #19]
 800592e:	2b28      	cmp	r3, #40	@ 0x28
 8005930:	d106      	bne.n	8005940 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b21      	cmp	r3, #33	@ 0x21
 8005936:	d103      	bne.n	8005940 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f001 f86d 	bl	8006a18 <I2C_Slave_AF>
 800593e:	e016      	b.n	800596e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005948:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	f043 0304 	orr.w	r3, r3, #4
 8005950:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005952:	7efb      	ldrb	r3, [r7, #27]
 8005954:	2b10      	cmp	r3, #16
 8005956:	d002      	beq.n	800595e <HAL_I2C_ER_IRQHandler+0xf4>
 8005958:	7efb      	ldrb	r3, [r7, #27]
 800595a:	2b40      	cmp	r3, #64	@ 0x40
 800595c:	d107      	bne.n	800596e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800596c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	0adb      	lsrs	r3, r3, #11
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00e      	beq.n	8005998 <HAL_I2C_ER_IRQHandler+0x12e>
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	0a1b      	lsrs	r3, r3, #8
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d008      	beq.n	8005998 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	f043 0308 	orr.w	r3, r3, #8
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005996:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599a:	2b00      	cmp	r3, #0
 800599c:	d008      	beq.n	80059b0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	431a      	orrs	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f001 f8a8 	bl	8006b00 <I2C_ITError>
  }
}
 80059b0:	bf00      	nop
 80059b2:	3728      	adds	r7, #40	@ 0x28
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80059d4:	bf00      	nop
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	460b      	mov	r3, r1
 8005a12:	70fb      	strb	r3, [r7, #3]
 8005a14:	4613      	mov	r3, r2
 8005a16:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a6e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a76:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d150      	bne.n	8005b28 <I2C_MasterTransmit_TXE+0xc8>
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	2b21      	cmp	r3, #33	@ 0x21
 8005a8a:	d14d      	bne.n	8005b28 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b08      	cmp	r3, #8
 8005a90:	d01d      	beq.n	8005ace <I2C_MasterTransmit_TXE+0x6e>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b20      	cmp	r3, #32
 8005a96:	d01a      	beq.n	8005ace <I2C_MasterTransmit_TXE+0x6e>
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a9e:	d016      	beq.n	8005ace <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005aae:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2211      	movs	r2, #17
 8005ab4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7ff ff76 	bl	80059b8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005acc:	e060      	b.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005adc:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aec:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2220      	movs	r2, #32
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b40      	cmp	r3, #64	@ 0x40
 8005b06:	d107      	bne.n	8005b18 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7fb f961 	bl	8000dd8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b16:	e03b      	b.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f7ff ff49 	bl	80059b8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b26:	e033      	b.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
 8005b2a:	2b21      	cmp	r3, #33	@ 0x21
 8005b2c:	d005      	beq.n	8005b3a <I2C_MasterTransmit_TXE+0xda>
 8005b2e:	7bbb      	ldrb	r3, [r7, #14]
 8005b30:	2b40      	cmp	r3, #64	@ 0x40
 8005b32:	d12d      	bne.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005b34:	7bfb      	ldrb	r3, [r7, #15]
 8005b36:	2b22      	cmp	r3, #34	@ 0x22
 8005b38:	d12a      	bne.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d108      	bne.n	8005b56 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b52:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005b54:	e01c      	b.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b40      	cmp	r3, #64	@ 0x40
 8005b60:	d103      	bne.n	8005b6a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 f88e 	bl	8005c84 <I2C_MemoryTransmit_TXE_BTF>
}
 8005b68:	e012      	b.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6e:	781a      	ldrb	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7a:	1c5a      	adds	r2, r3, #1
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005b8e:	e7ff      	b.n	8005b90 <I2C_MasterTransmit_TXE+0x130>
 8005b90:	bf00      	nop
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b21      	cmp	r3, #33	@ 0x21
 8005bb0:	d164      	bne.n	8005c7c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d012      	beq.n	8005be2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc0:	781a      	ldrb	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bcc:	1c5a      	adds	r2, r3, #1
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005be0:	e04c      	b.n	8005c7c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d01d      	beq.n	8005c24 <I2C_MasterTransmit_BTF+0x8c>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2b20      	cmp	r3, #32
 8005bec:	d01a      	beq.n	8005c24 <I2C_MasterTransmit_BTF+0x8c>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005bf4:	d016      	beq.n	8005c24 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c04:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2211      	movs	r2, #17
 8005c0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2220      	movs	r2, #32
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff fecb 	bl	80059b8 <HAL_I2C_MasterTxCpltCallback>
}
 8005c22:	e02b      	b.n	8005c7c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c32:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c42:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b40      	cmp	r3, #64	@ 0x40
 8005c5c:	d107      	bne.n	8005c6e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7fb f8b6 	bl	8000dd8 <HAL_I2C_MemTxCpltCallback>
}
 8005c6c:	e006      	b.n	8005c7c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7ff fe9e 	bl	80059b8 <HAL_I2C_MasterTxCpltCallback>
}
 8005c7c:	bf00      	nop
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c92:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d11d      	bne.n	8005cd8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d10b      	bne.n	8005cbc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cb4:	1c9a      	adds	r2, r3, #2
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005cba:	e077      	b.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	121b      	asrs	r3, r3, #8
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cd0:	1c5a      	adds	r2, r3, #1
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005cd6:	e069      	b.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d10b      	bne.n	8005cf8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cf0:	1c5a      	adds	r2, r3, #1
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005cf6:	e059      	b.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d152      	bne.n	8005da6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
 8005d02:	2b22      	cmp	r3, #34	@ 0x22
 8005d04:	d10d      	bne.n	8005d22 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d14:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d20:	e044      	b.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d015      	beq.n	8005d58 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	2b21      	cmp	r3, #33	@ 0x21
 8005d30:	d112      	bne.n	8005d58 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d36:	781a      	ldrb	r2, [r3, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d42:	1c5a      	adds	r2, r3, #1
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d56:	e029      	b.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d124      	bne.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
 8005d64:	2b21      	cmp	r3, #33	@ 0x21
 8005d66:	d121      	bne.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d76:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d86:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2220      	movs	r2, #32
 8005d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7fb f81a 	bl	8000dd8 <HAL_I2C_MemTxCpltCallback>
}
 8005da4:	e002      	b.n	8005dac <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7fe fff0 	bl	8004d8c <I2C_Flush_DR>
}
 8005dac:	bf00      	nop
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b22      	cmp	r3, #34	@ 0x22
 8005dc6:	f040 80b9 	bne.w	8005f3c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dce:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	2b03      	cmp	r3, #3
 8005ddc:	d921      	bls.n	8005e22 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de8:	b2d2      	uxtb	r2, r2
 8005dea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df0:	1c5a      	adds	r2, r3, #1
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	f040 8096 	bne.w	8005f3c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685a      	ldr	r2, [r3, #4]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e1e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005e20:	e08c      	b.n	8005f3c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d07f      	beq.n	8005f2a <I2C_MasterReceive_RXNE+0x176>
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d002      	beq.n	8005e36 <I2C_MasterReceive_RXNE+0x82>
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d179      	bne.n	8005f2a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f001 fc80 	bl	800773c <I2C_WaitOnSTOPRequestThroughIT>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d14c      	bne.n	8005edc <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e50:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e60:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	691a      	ldr	r2, [r3, #16]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	b2d2      	uxtb	r2, r2
 8005e6e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	1c5a      	adds	r2, r3, #1
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b40      	cmp	r3, #64	@ 0x40
 8005e9a:	d10a      	bne.n	8005eb2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f7fa ffa4 	bl	8000df8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005eb0:	e044      	b.n	8005f3c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b08      	cmp	r3, #8
 8005ebe:	d002      	beq.n	8005ec6 <I2C_MasterReceive_RXNE+0x112>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2b20      	cmp	r3, #32
 8005ec4:	d103      	bne.n	8005ece <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ecc:	e002      	b.n	8005ed4 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2212      	movs	r2, #18
 8005ed2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f7ff fd79 	bl	80059cc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005eda:	e02f      	b.n	8005f3c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005eea:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691a      	ldr	r2, [r3, #16]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef6:	b2d2      	uxtb	r2, r2
 8005ef8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efe:	1c5a      	adds	r2, r3, #1
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7ff fd88 	bl	8005a38 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f28:	e008      	b.n	8005f3c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f38:	605a      	str	r2, [r3, #4]
}
 8005f3a:	e7ff      	b.n	8005f3c <I2C_MasterReceive_RXNE+0x188>
 8005f3c:	bf00      	nop
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f50:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d11b      	bne.n	8005f94 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f6a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	691a      	ldr	r2, [r3, #16]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f76:	b2d2      	uxtb	r2, r2
 8005f78:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	1c5a      	adds	r2, r3, #1
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005f92:	e0c4      	b.n	800611e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	2b03      	cmp	r3, #3
 8005f9c:	d129      	bne.n	8005ff2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fac:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	d00a      	beq.n	8005fca <I2C_MasterReceive_BTF+0x86>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d007      	beq.n	8005fca <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fc8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd4:	b2d2      	uxtb	r2, r2
 8005fd6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fdc:	1c5a      	adds	r2, r3, #1
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005ff0:	e095      	b.n	800611e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d17d      	bne.n	80060f8 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d002      	beq.n	8006008 <I2C_MasterReceive_BTF+0xc4>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2b10      	cmp	r3, #16
 8006006:	d108      	bne.n	800601a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	e016      	b.n	8006048 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b04      	cmp	r3, #4
 800601e:	d002      	beq.n	8006026 <I2C_MasterReceive_BTF+0xe2>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2b02      	cmp	r3, #2
 8006024:	d108      	bne.n	8006038 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006034:	601a      	str	r2, [r3, #0]
 8006036:	e007      	b.n	8006048 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006046:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	691a      	ldr	r2, [r3, #16]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006052:	b2d2      	uxtb	r2, r2
 8006054:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006064:	b29b      	uxth	r3, r3
 8006066:	3b01      	subs	r3, #1
 8006068:	b29a      	uxth	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	691a      	ldr	r2, [r3, #16]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006078:	b2d2      	uxtb	r2, r2
 800607a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800608a:	b29b      	uxth	r3, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80060a2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2220      	movs	r2, #32
 80060a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b40      	cmp	r3, #64	@ 0x40
 80060b6:	d10a      	bne.n	80060ce <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fa fe96 	bl	8000df8 <HAL_I2C_MemRxCpltCallback>
}
 80060cc:	e027      	b.n	800611e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d002      	beq.n	80060e2 <I2C_MasterReceive_BTF+0x19e>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2b20      	cmp	r3, #32
 80060e0:	d103      	bne.n	80060ea <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80060e8:	e002      	b.n	80060f0 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2212      	movs	r2, #18
 80060ee:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f7ff fc6b 	bl	80059cc <HAL_I2C_MasterRxCpltCallback>
}
 80060f6:	e012      	b.n	800611e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691a      	ldr	r2, [r3, #16]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006102:	b2d2      	uxtb	r2, r2
 8006104:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610a:	1c5a      	adds	r2, r3, #1
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006114:	b29b      	uxth	r3, r3
 8006116:	3b01      	subs	r3, #1
 8006118:	b29a      	uxth	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800611e:	bf00      	nop
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006126:	b480      	push	{r7}
 8006128:	b083      	sub	sp, #12
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006134:	b2db      	uxtb	r3, r3
 8006136:	2b40      	cmp	r3, #64	@ 0x40
 8006138:	d117      	bne.n	800616a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613e:	2b00      	cmp	r3, #0
 8006140:	d109      	bne.n	8006156 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006146:	b2db      	uxtb	r3, r3
 8006148:	461a      	mov	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006152:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006154:	e067      	b.n	8006226 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615a:	b2db      	uxtb	r3, r3
 800615c:	f043 0301 	orr.w	r3, r3, #1
 8006160:	b2da      	uxtb	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	611a      	str	r2, [r3, #16]
}
 8006168:	e05d      	b.n	8006226 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006172:	d133      	bne.n	80061dc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b21      	cmp	r3, #33	@ 0x21
 800617e:	d109      	bne.n	8006194 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006184:	b2db      	uxtb	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006190:	611a      	str	r2, [r3, #16]
 8006192:	e008      	b.n	80061a6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006198:	b2db      	uxtb	r3, r3
 800619a:	f043 0301 	orr.w	r3, r3, #1
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d004      	beq.n	80061b8 <I2C_Master_SB+0x92>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d108      	bne.n	80061ca <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d032      	beq.n	8006226 <I2C_Master_SB+0x100>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d02d      	beq.n	8006226 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061d8:	605a      	str	r2, [r3, #4]
}
 80061da:	e024      	b.n	8006226 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10e      	bne.n	8006202 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	11db      	asrs	r3, r3, #7
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	f003 0306 	and.w	r3, r3, #6
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	f063 030f 	orn	r3, r3, #15
 80061f8:	b2da      	uxtb	r2, r3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	611a      	str	r2, [r3, #16]
}
 8006200:	e011      	b.n	8006226 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006206:	2b01      	cmp	r3, #1
 8006208:	d10d      	bne.n	8006226 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620e:	b29b      	uxth	r3, r3
 8006210:	11db      	asrs	r3, r3, #7
 8006212:	b2db      	uxtb	r3, r3
 8006214:	f003 0306 	and.w	r3, r3, #6
 8006218:	b2db      	uxtb	r3, r3
 800621a:	f063 030e 	orn	r3, r3, #14
 800621e:	b2da      	uxtb	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	611a      	str	r2, [r3, #16]
}
 8006226:	bf00      	nop
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623e:	b2da      	uxtb	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800624a:	2b00      	cmp	r3, #0
 800624c:	d004      	beq.n	8006258 <I2C_Master_ADD10+0x26>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006254:	2b00      	cmp	r3, #0
 8006256:	d108      	bne.n	800626a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00c      	beq.n	800627a <I2C_Master_ADD10+0x48>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006266:	2b00      	cmp	r3, #0
 8006268:	d007      	beq.n	800627a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006278:	605a      	str	r2, [r3, #4]
  }
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006286:	b480      	push	{r7}
 8006288:	b091      	sub	sp, #68	@ 0x44
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006294:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800629c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b22      	cmp	r3, #34	@ 0x22
 80062ae:	f040 8169 	bne.w	8006584 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <I2C_Master_ADDR+0x54>
 80062ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80062be:	2b40      	cmp	r3, #64	@ 0x40
 80062c0:	d10b      	bne.n	80062da <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062c2:	2300      	movs	r3, #0
 80062c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80062d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d8:	e160      	b.n	800659c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d11d      	bne.n	800631e <I2C_Master_ADDR+0x98>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80062ea:	d118      	bne.n	800631e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ec:	2300      	movs	r3, #0
 80062ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006310:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006316:	1c5a      	adds	r2, r3, #1
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	651a      	str	r2, [r3, #80]	@ 0x50
 800631c:	e13e      	b.n	800659c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b00      	cmp	r3, #0
 8006326:	d113      	bne.n	8006350 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006328:	2300      	movs	r3, #0
 800632a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800633c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	e115      	b.n	800657c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006354:	b29b      	uxth	r3, r3
 8006356:	2b01      	cmp	r3, #1
 8006358:	f040 808a 	bne.w	8006470 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800635c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006362:	d137      	bne.n	80063d4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006372:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800637e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006382:	d113      	bne.n	80063ac <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006392:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006394:	2300      	movs	r3, #0
 8006396:	627b      	str	r3, [r7, #36]	@ 0x24
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	627b      	str	r3, [r7, #36]	@ 0x24
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063aa:	e0e7      	b.n	800657c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ac:	2300      	movs	r3, #0
 80063ae:	623b      	str	r3, [r7, #32]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	623b      	str	r3, [r7, #32]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	699b      	ldr	r3, [r3, #24]
 80063be:	623b      	str	r3, [r7, #32]
 80063c0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063d0:	601a      	str	r2, [r3, #0]
 80063d2:	e0d3      	b.n	800657c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80063d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d6:	2b08      	cmp	r3, #8
 80063d8:	d02e      	beq.n	8006438 <I2C_Master_ADDR+0x1b2>
 80063da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063dc:	2b20      	cmp	r3, #32
 80063de:	d02b      	beq.n	8006438 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80063e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e2:	2b12      	cmp	r3, #18
 80063e4:	d102      	bne.n	80063ec <I2C_Master_ADDR+0x166>
 80063e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d125      	bne.n	8006438 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80063ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d00e      	beq.n	8006410 <I2C_Master_ADDR+0x18a>
 80063f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d00b      	beq.n	8006410 <I2C_Master_ADDR+0x18a>
 80063f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fa:	2b10      	cmp	r3, #16
 80063fc:	d008      	beq.n	8006410 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800640c:	601a      	str	r2, [r3, #0]
 800640e:	e007      	b.n	8006420 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800641e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006420:	2300      	movs	r3, #0
 8006422:	61fb      	str	r3, [r7, #28]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	61fb      	str	r3, [r7, #28]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	61fb      	str	r3, [r7, #28]
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	e0a1      	b.n	800657c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006446:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006448:	2300      	movs	r3, #0
 800644a:	61bb      	str	r3, [r7, #24]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	61bb      	str	r3, [r7, #24]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	e085      	b.n	800657c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006474:	b29b      	uxth	r3, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d14d      	bne.n	8006516 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800647a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647c:	2b04      	cmp	r3, #4
 800647e:	d016      	beq.n	80064ae <I2C_Master_ADDR+0x228>
 8006480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006482:	2b02      	cmp	r3, #2
 8006484:	d013      	beq.n	80064ae <I2C_Master_ADDR+0x228>
 8006486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006488:	2b10      	cmp	r3, #16
 800648a:	d010      	beq.n	80064ae <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800649a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	e007      	b.n	80064be <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064bc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064cc:	d117      	bne.n	80064fe <I2C_Master_ADDR+0x278>
 80064ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80064d4:	d00b      	beq.n	80064ee <I2C_Master_ADDR+0x268>
 80064d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d008      	beq.n	80064ee <I2C_Master_ADDR+0x268>
 80064dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d005      	beq.n	80064ee <I2C_Master_ADDR+0x268>
 80064e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e4:	2b10      	cmp	r3, #16
 80064e6:	d002      	beq.n	80064ee <I2C_Master_ADDR+0x268>
 80064e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	d107      	bne.n	80064fe <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064fc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064fe:	2300      	movs	r3, #0
 8006500:	617b      	str	r3, [r7, #20]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	617b      	str	r3, [r7, #20]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	617b      	str	r3, [r7, #20]
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	e032      	b.n	800657c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006524:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006530:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006534:	d117      	bne.n	8006566 <I2C_Master_ADDR+0x2e0>
 8006536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006538:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800653c:	d00b      	beq.n	8006556 <I2C_Master_ADDR+0x2d0>
 800653e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006540:	2b01      	cmp	r3, #1
 8006542:	d008      	beq.n	8006556 <I2C_Master_ADDR+0x2d0>
 8006544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006546:	2b08      	cmp	r3, #8
 8006548:	d005      	beq.n	8006556 <I2C_Master_ADDR+0x2d0>
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	2b10      	cmp	r3, #16
 800654e:	d002      	beq.n	8006556 <I2C_Master_ADDR+0x2d0>
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	2b20      	cmp	r3, #32
 8006554:	d107      	bne.n	8006566 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685a      	ldr	r2, [r3, #4]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006564:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006566:	2300      	movs	r3, #0
 8006568:	613b      	str	r3, [r7, #16]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	613b      	str	r3, [r7, #16]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	699b      	ldr	r3, [r3, #24]
 8006578:	613b      	str	r3, [r7, #16]
 800657a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006582:	e00b      	b.n	800659c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006584:	2300      	movs	r3, #0
 8006586:	60fb      	str	r3, [r7, #12]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	60fb      	str	r3, [r7, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	60fb      	str	r3, [r7, #12]
 8006598:	68fb      	ldr	r3, [r7, #12]
}
 800659a:	e7ff      	b.n	800659c <I2C_Master_ADDR+0x316>
 800659c:	bf00      	nop
 800659e:	3744      	adds	r7, #68	@ 0x44
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065bc:	b29b      	uxth	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d02b      	beq.n	800661a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c6:	781a      	ldrb	r2, [r3, #0]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065dc:	b29b      	uxth	r3, r3
 80065de:	3b01      	subs	r3, #1
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d114      	bne.n	800661a <I2C_SlaveTransmit_TXE+0x72>
 80065f0:	7bfb      	ldrb	r3, [r7, #15]
 80065f2:	2b29      	cmp	r3, #41	@ 0x29
 80065f4:	d111      	bne.n	800661a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	685a      	ldr	r2, [r3, #4]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006604:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2221      	movs	r2, #33	@ 0x21
 800660a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2228      	movs	r2, #40	@ 0x28
 8006610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7ff f9e3 	bl	80059e0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800661a:	bf00      	nop
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006622:	b480      	push	{r7}
 8006624:	b083      	sub	sp, #12
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800662e:	b29b      	uxth	r3, r3
 8006630:	2b00      	cmp	r3, #0
 8006632:	d011      	beq.n	8006658 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006638:	781a      	ldrb	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006644:	1c5a      	adds	r2, r3, #1
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800664e:	b29b      	uxth	r3, r3
 8006650:	3b01      	subs	r3, #1
 8006652:	b29a      	uxth	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006672:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d02c      	beq.n	80066d8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	691a      	ldr	r2, [r3, #16]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	b2d2      	uxtb	r2, r2
 800668a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006690:	1c5a      	adds	r2, r3, #1
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800669a:	b29b      	uxth	r3, r3
 800669c:	3b01      	subs	r3, #1
 800669e:	b29a      	uxth	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d114      	bne.n	80066d8 <I2C_SlaveReceive_RXNE+0x74>
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
 80066b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80066b2:	d111      	bne.n	80066d8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2222      	movs	r2, #34	@ 0x22
 80066c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2228      	movs	r2, #40	@ 0x28
 80066ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff f98e 	bl	80059f4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80066d8:	bf00      	nop
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d012      	beq.n	8006718 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	691a      	ldr	r2, [r3, #16]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fc:	b2d2      	uxtb	r2, r2
 80066fe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	1c5a      	adds	r2, r3, #1
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670e:	b29b      	uxth	r3, r3
 8006710:	3b01      	subs	r3, #1
 8006712:	b29a      	uxth	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006738:	b2db      	uxtb	r3, r3
 800673a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800673e:	2b28      	cmp	r3, #40	@ 0x28
 8006740:	d127      	bne.n	8006792 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006750:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	089b      	lsrs	r3, r3, #2
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800675e:	2301      	movs	r3, #1
 8006760:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	09db      	lsrs	r3, r3, #7
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d103      	bne.n	8006776 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	81bb      	strh	r3, [r7, #12]
 8006774:	e002      	b.n	800677c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006784:	89ba      	ldrh	r2, [r7, #12]
 8006786:	7bfb      	ldrb	r3, [r7, #15]
 8006788:	4619      	mov	r1, r3
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f7ff f93c 	bl	8005a08 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006790:	e00e      	b.n	80067b0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006792:	2300      	movs	r3, #0
 8006794:	60bb      	str	r3, [r7, #8]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	60bb      	str	r3, [r7, #8]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	60bb      	str	r3, [r7, #8]
 80067a6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80067b0:	bf00      	nop
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067c6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685a      	ldr	r2, [r3, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80067d6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80067d8:	2300      	movs	r3, #0
 80067da:	60bb      	str	r3, [r7, #8]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	60bb      	str	r3, [r7, #8]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	601a      	str	r2, [r3, #0]
 80067f4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006804:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006810:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006814:	d172      	bne.n	80068fc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006816:	7bfb      	ldrb	r3, [r7, #15]
 8006818:	2b22      	cmp	r3, #34	@ 0x22
 800681a:	d002      	beq.n	8006822 <I2C_Slave_STOPF+0x6a>
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006820:	d135      	bne.n	800688e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	b29a      	uxth	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d005      	beq.n	8006846 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683e:	f043 0204 	orr.w	r2, r3, #4
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006854:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685a:	4618      	mov	r0, r3
 800685c:	f7fd fea0 	bl	80045a0 <HAL_DMA_GetState>
 8006860:	4603      	mov	r3, r0
 8006862:	2b01      	cmp	r3, #1
 8006864:	d049      	beq.n	80068fa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686a:	4a69      	ldr	r2, [pc, #420]	@ (8006a10 <I2C_Slave_STOPF+0x258>)
 800686c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006872:	4618      	mov	r0, r3
 8006874:	f7fd fce8 	bl	8004248 <HAL_DMA_Abort_IT>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d03d      	beq.n	80068fa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006888:	4610      	mov	r0, r2
 800688a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800688c:	e035      	b.n	80068fa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	b29a      	uxth	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d005      	beq.n	80068b2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068aa:	f043 0204 	orr.w	r2, r3, #4
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fd fe6a 	bl	80045a0 <HAL_DMA_GetState>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d014      	beq.n	80068fc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068d6:	4a4e      	ldr	r2, [pc, #312]	@ (8006a10 <I2C_Slave_STOPF+0x258>)
 80068d8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068de:	4618      	mov	r0, r3
 80068e0:	f7fd fcb2 	bl	8004248 <HAL_DMA_Abort_IT>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d008      	beq.n	80068fc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80068f4:	4610      	mov	r0, r2
 80068f6:	4798      	blx	r3
 80068f8:	e000      	b.n	80068fc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80068fa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006900:	b29b      	uxth	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d03e      	beq.n	8006984 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	f003 0304 	and.w	r3, r3, #4
 8006910:	2b04      	cmp	r3, #4
 8006912:	d112      	bne.n	800693a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	691a      	ldr	r2, [r3, #16]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691e:	b2d2      	uxtb	r2, r2
 8006920:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006930:	b29b      	uxth	r3, r3
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006944:	2b40      	cmp	r3, #64	@ 0x40
 8006946:	d112      	bne.n	800696e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	691a      	ldr	r2, [r3, #16]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695a:	1c5a      	adds	r2, r3, #1
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	d005      	beq.n	8006984 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697c:	f043 0204 	orr.w	r2, r3, #4
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006988:	2b00      	cmp	r3, #0
 800698a:	d003      	beq.n	8006994 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 f8b7 	bl	8006b00 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006992:	e039      	b.n	8006a08 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006994:	7bfb      	ldrb	r3, [r7, #15]
 8006996:	2b2a      	cmp	r3, #42	@ 0x2a
 8006998:	d109      	bne.n	80069ae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2228      	movs	r2, #40	@ 0x28
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff f823 	bl	80059f4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b28      	cmp	r3, #40	@ 0x28
 80069b8:	d111      	bne.n	80069de <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a15      	ldr	r2, [pc, #84]	@ (8006a14 <I2C_Slave_STOPF+0x25c>)
 80069be:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff f824 	bl	8005a24 <HAL_I2C_ListenCpltCallback>
}
 80069dc:	e014      	b.n	8006a08 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e2:	2b22      	cmp	r3, #34	@ 0x22
 80069e4:	d002      	beq.n	80069ec <I2C_Slave_STOPF+0x234>
 80069e6:	7bfb      	ldrb	r3, [r7, #15]
 80069e8:	2b22      	cmp	r3, #34	@ 0x22
 80069ea:	d10d      	bne.n	8006a08 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2220      	movs	r2, #32
 80069f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7fe fff6 	bl	80059f4 <HAL_I2C_SlaveRxCpltCallback>
}
 8006a08:	bf00      	nop
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	08007299 	.word	0x08007299
 8006a14:	ffff0000 	.word	0xffff0000

08006a18 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a26:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a2c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d002      	beq.n	8006a3a <I2C_Slave_AF+0x22>
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	2b20      	cmp	r3, #32
 8006a38:	d129      	bne.n	8006a8e <I2C_Slave_AF+0x76>
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
 8006a3c:	2b28      	cmp	r3, #40	@ 0x28
 8006a3e:	d126      	bne.n	8006a8e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a2e      	ldr	r2, [pc, #184]	@ (8006afc <I2C_Slave_AF+0xe4>)
 8006a44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a54:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a5e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a6e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2220      	movs	r2, #32
 8006a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7fe ffcc 	bl	8005a24 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006a8c:	e031      	b.n	8006af2 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006a8e:	7bfb      	ldrb	r3, [r7, #15]
 8006a90:	2b21      	cmp	r3, #33	@ 0x21
 8006a92:	d129      	bne.n	8006ae8 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a19      	ldr	r2, [pc, #100]	@ (8006afc <I2C_Slave_AF+0xe4>)
 8006a98:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2221      	movs	r2, #33	@ 0x21
 8006a9e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2220      	movs	r2, #32
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685a      	ldr	r2, [r3, #4]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006abe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ac8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ad8:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7fe f956 	bl	8004d8c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f7fe ff7d 	bl	80059e0 <HAL_I2C_SlaveTxCpltCallback>
}
 8006ae6:	e004      	b.n	8006af2 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006af0:	615a      	str	r2, [r3, #20]
}
 8006af2:	bf00      	nop
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	ffff0000 	.word	0xffff0000

08006b00 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b0e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b16:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006b18:	7bbb      	ldrb	r3, [r7, #14]
 8006b1a:	2b10      	cmp	r3, #16
 8006b1c:	d002      	beq.n	8006b24 <I2C_ITError+0x24>
 8006b1e:	7bbb      	ldrb	r3, [r7, #14]
 8006b20:	2b40      	cmp	r3, #64	@ 0x40
 8006b22:	d10a      	bne.n	8006b3a <I2C_ITError+0x3a>
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	2b22      	cmp	r3, #34	@ 0x22
 8006b28:	d107      	bne.n	8006b3a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b38:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
 8006b3c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006b40:	2b28      	cmp	r3, #40	@ 0x28
 8006b42:	d107      	bne.n	8006b54 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2228      	movs	r2, #40	@ 0x28
 8006b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006b52:	e015      	b.n	8006b80 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b62:	d00a      	beq.n	8006b7a <I2C_ITError+0x7a>
 8006b64:	7bfb      	ldrb	r3, [r7, #15]
 8006b66:	2b60      	cmp	r3, #96	@ 0x60
 8006b68:	d007      	beq.n	8006b7a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b8e:	d162      	bne.n	8006c56 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b9e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d020      	beq.n	8006bf0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bb2:	4a6a      	ldr	r2, [pc, #424]	@ (8006d5c <I2C_ITError+0x25c>)
 8006bb4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7fd fb44 	bl	8004248 <HAL_DMA_Abort_IT>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 8089 	beq.w	8006cda <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f022 0201 	bic.w	r2, r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006bea:	4610      	mov	r0, r2
 8006bec:	4798      	blx	r3
 8006bee:	e074      	b.n	8006cda <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf4:	4a59      	ldr	r2, [pc, #356]	@ (8006d5c <I2C_ITError+0x25c>)
 8006bf6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7fd fb23 	bl	8004248 <HAL_DMA_Abort_IT>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d068      	beq.n	8006cda <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c12:	2b40      	cmp	r3, #64	@ 0x40
 8006c14:	d10b      	bne.n	8006c2e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	691a      	ldr	r2, [r3, #16]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c20:	b2d2      	uxtb	r2, r2
 8006c22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c28:	1c5a      	adds	r2, r3, #1
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0201 	bic.w	r2, r2, #1
 8006c3c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2220      	movs	r2, #32
 8006c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006c50:	4610      	mov	r0, r2
 8006c52:	4798      	blx	r3
 8006c54:	e041      	b.n	8006cda <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	2b60      	cmp	r3, #96	@ 0x60
 8006c60:	d125      	bne.n	8006cae <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c7a:	2b40      	cmp	r3, #64	@ 0x40
 8006c7c:	d10b      	bne.n	8006c96 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	691a      	ldr	r2, [r3, #16]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	b2d2      	uxtb	r2, r2
 8006c8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c90:	1c5a      	adds	r2, r3, #1
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f022 0201 	bic.w	r2, r2, #1
 8006ca4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7fe fed0 	bl	8005a4c <HAL_I2C_AbortCpltCallback>
 8006cac:	e015      	b.n	8006cda <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	695b      	ldr	r3, [r3, #20]
 8006cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb8:	2b40      	cmp	r3, #64	@ 0x40
 8006cba:	d10b      	bne.n	8006cd4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	691a      	ldr	r2, [r3, #16]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc6:	b2d2      	uxtb	r2, r2
 8006cc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7fe feaf 	bl	8005a38 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cde:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10e      	bne.n	8006d08 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d109      	bne.n	8006d08 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d104      	bne.n	8006d08 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d007      	beq.n	8006d18 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006d16:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d1e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d24:	f003 0304 	and.w	r3, r3, #4
 8006d28:	2b04      	cmp	r3, #4
 8006d2a:	d113      	bne.n	8006d54 <I2C_ITError+0x254>
 8006d2c:	7bfb      	ldrb	r3, [r7, #15]
 8006d2e:	2b28      	cmp	r3, #40	@ 0x28
 8006d30:	d110      	bne.n	8006d54 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a0a      	ldr	r2, [pc, #40]	@ (8006d60 <I2C_ITError+0x260>)
 8006d36:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7fe fe68 	bl	8005a24 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006d54:	bf00      	nop
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	08007299 	.word	0x08007299
 8006d60:	ffff0000 	.word	0xffff0000

08006d64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b088      	sub	sp, #32
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	4608      	mov	r0, r1
 8006d6e:	4611      	mov	r1, r2
 8006d70:	461a      	mov	r2, r3
 8006d72:	4603      	mov	r3, r0
 8006d74:	817b      	strh	r3, [r7, #10]
 8006d76:	460b      	mov	r3, r1
 8006d78:	813b      	strh	r3, [r7, #8]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d9a:	68f8      	ldr	r0, [r7, #12]
 8006d9c:	f000 fb24 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00d      	beq.n	8006dc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006db4:	d103      	bne.n	8006dbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006dbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e05f      	b.n	8006e82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006dc2:	897b      	ldrh	r3, [r7, #10]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006dd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	6a3a      	ldr	r2, [r7, #32]
 8006dd6:	492d      	ldr	r1, [pc, #180]	@ (8006e8c <I2C_RequestMemoryWrite+0x128>)
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f000 fb7f 	bl	80074dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e04c      	b.n	8006e82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006de8:	2300      	movs	r3, #0
 8006dea:	617b      	str	r3, [r7, #20]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	695b      	ldr	r3, [r3, #20]
 8006df2:	617b      	str	r3, [r7, #20]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	617b      	str	r3, [r7, #20]
 8006dfc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e00:	6a39      	ldr	r1, [r7, #32]
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f000 fc0a 	bl	800761c <I2C_WaitOnTXEFlagUntilTimeout>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d107      	bne.n	8006e26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e02b      	b.n	8006e82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e2a:	88fb      	ldrh	r3, [r7, #6]
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d105      	bne.n	8006e3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e30:	893b      	ldrh	r3, [r7, #8]
 8006e32:	b2da      	uxtb	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	611a      	str	r2, [r3, #16]
 8006e3a:	e021      	b.n	8006e80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006e3c:	893b      	ldrh	r3, [r7, #8]
 8006e3e:	0a1b      	lsrs	r3, r3, #8
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	b2da      	uxtb	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e4c:	6a39      	ldr	r1, [r7, #32]
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f000 fbe4 	bl	800761c <I2C_WaitOnTXEFlagUntilTimeout>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00d      	beq.n	8006e76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	d107      	bne.n	8006e72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e005      	b.n	8006e82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e76:	893b      	ldrh	r3, [r7, #8]
 8006e78:	b2da      	uxtb	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3718      	adds	r7, #24
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	00010002 	.word	0x00010002

08006e90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b088      	sub	sp, #32
 8006e94:	af02      	add	r7, sp, #8
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	4608      	mov	r0, r1
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	817b      	strh	r3, [r7, #10]
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	813b      	strh	r3, [r7, #8]
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006eb8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ec8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f000 fa86 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00d      	beq.n	8006efe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ef0:	d103      	bne.n	8006efa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ef8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e0aa      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006efe:	897b      	ldrh	r3, [r7, #10]
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	461a      	mov	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f10:	6a3a      	ldr	r2, [r7, #32]
 8006f12:	4952      	ldr	r1, [pc, #328]	@ (800705c <I2C_RequestMemoryRead+0x1cc>)
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 fae1 	bl	80074dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d001      	beq.n	8006f24 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e097      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f24:	2300      	movs	r3, #0
 8006f26:	617b      	str	r3, [r7, #20]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	617b      	str	r3, [r7, #20]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	617b      	str	r3, [r7, #20]
 8006f38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f3c:	6a39      	ldr	r1, [r7, #32]
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 fb6c 	bl	800761c <I2C_WaitOnTXEFlagUntilTimeout>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00d      	beq.n	8006f66 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d107      	bne.n	8006f62 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e076      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f66:	88fb      	ldrh	r3, [r7, #6]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d105      	bne.n	8006f78 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f6c:	893b      	ldrh	r3, [r7, #8]
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	611a      	str	r2, [r3, #16]
 8006f76:	e021      	b.n	8006fbc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f78:	893b      	ldrh	r3, [r7, #8]
 8006f7a:	0a1b      	lsrs	r3, r3, #8
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	b2da      	uxtb	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f88:	6a39      	ldr	r1, [r7, #32]
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f000 fb46 	bl	800761c <I2C_WaitOnTXEFlagUntilTimeout>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00d      	beq.n	8006fb2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	d107      	bne.n	8006fae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e050      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fb2:	893b      	ldrh	r3, [r7, #8]
 8006fb4:	b2da      	uxtb	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fbe:	6a39      	ldr	r1, [r7, #32]
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	f000 fb2b 	bl	800761c <I2C_WaitOnTXEFlagUntilTimeout>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00d      	beq.n	8006fe8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd0:	2b04      	cmp	r3, #4
 8006fd2:	d107      	bne.n	8006fe4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fe2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e035      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ff6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffa:	9300      	str	r3, [sp, #0]
 8006ffc:	6a3b      	ldr	r3, [r7, #32]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f000 f9ef 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d00d      	beq.n	800702c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800701a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800701e:	d103      	bne.n	8007028 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007026:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e013      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800702c:	897b      	ldrh	r3, [r7, #10]
 800702e:	b2db      	uxtb	r3, r3
 8007030:	f043 0301 	orr.w	r3, r3, #1
 8007034:	b2da      	uxtb	r2, r3
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800703c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703e:	6a3a      	ldr	r2, [r7, #32]
 8007040:	4906      	ldr	r1, [pc, #24]	@ (800705c <I2C_RequestMemoryRead+0x1cc>)
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f000 fa4a 	bl	80074dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d001      	beq.n	8007052 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e000      	b.n	8007054 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007052:	2300      	movs	r3, #0
}
 8007054:	4618      	mov	r0, r3
 8007056:	3718      	adds	r7, #24
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	00010002 	.word	0x00010002

08007060 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b086      	sub	sp, #24
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800706c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007074:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800707c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007082:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007092:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007098:	2b00      	cmp	r3, #0
 800709a:	d003      	beq.n	80070a4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a0:	2200      	movs	r2, #0
 80070a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d003      	beq.n	80070b4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070b0:	2200      	movs	r2, #0
 80070b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80070b4:	7cfb      	ldrb	r3, [r7, #19]
 80070b6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80070ba:	2b21      	cmp	r3, #33	@ 0x21
 80070bc:	d007      	beq.n	80070ce <I2C_DMAXferCplt+0x6e>
 80070be:	7cfb      	ldrb	r3, [r7, #19]
 80070c0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80070c4:	2b22      	cmp	r3, #34	@ 0x22
 80070c6:	d131      	bne.n	800712c <I2C_DMAXferCplt+0xcc>
 80070c8:	7cbb      	ldrb	r3, [r7, #18]
 80070ca:	2b20      	cmp	r3, #32
 80070cc:	d12e      	bne.n	800712c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070dc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	2200      	movs	r2, #0
 80070e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80070e4:	7cfb      	ldrb	r3, [r7, #19]
 80070e6:	2b29      	cmp	r3, #41	@ 0x29
 80070e8:	d10a      	bne.n	8007100 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	2221      	movs	r2, #33	@ 0x21
 80070ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	2228      	movs	r2, #40	@ 0x28
 80070f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80070f8:	6978      	ldr	r0, [r7, #20]
 80070fa:	f7fe fc71 	bl	80059e0 <HAL_I2C_SlaveTxCpltCallback>
 80070fe:	e00c      	b.n	800711a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007100:	7cfb      	ldrb	r3, [r7, #19]
 8007102:	2b2a      	cmp	r3, #42	@ 0x2a
 8007104:	d109      	bne.n	800711a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	2222      	movs	r2, #34	@ 0x22
 800710a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	2228      	movs	r2, #40	@ 0x28
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007114:	6978      	ldr	r0, [r7, #20]
 8007116:	f7fe fc6d 	bl	80059f4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685a      	ldr	r2, [r3, #4]
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007128:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800712a:	e074      	b.n	8007216 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b00      	cmp	r3, #0
 8007136:	d06e      	beq.n	8007216 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713c:	b29b      	uxth	r3, r3
 800713e:	2b01      	cmp	r3, #1
 8007140:	d107      	bne.n	8007152 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007150:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	685a      	ldr	r2, [r3, #4]
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007160:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007168:	d009      	beq.n	800717e <I2C_DMAXferCplt+0x11e>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2b08      	cmp	r3, #8
 800716e:	d006      	beq.n	800717e <I2C_DMAXferCplt+0x11e>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007176:	d002      	beq.n	800717e <I2C_DMAXferCplt+0x11e>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2b20      	cmp	r3, #32
 800717c:	d107      	bne.n	800718e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800718c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800719c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071ac:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	2200      	movs	r2, #0
 80071b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d003      	beq.n	80071c4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80071bc:	6978      	ldr	r0, [r7, #20]
 80071be:	f7fe fc3b 	bl	8005a38 <HAL_I2C_ErrorCallback>
}
 80071c2:	e028      	b.n	8007216 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	2220      	movs	r2, #32
 80071c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	2b40      	cmp	r3, #64	@ 0x40
 80071d6:	d10a      	bne.n	80071ee <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	2200      	movs	r2, #0
 80071e4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80071e6:	6978      	ldr	r0, [r7, #20]
 80071e8:	f7f9 fe06 	bl	8000df8 <HAL_I2C_MemRxCpltCallback>
}
 80071ec:	e013      	b.n	8007216 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2b08      	cmp	r3, #8
 80071fa:	d002      	beq.n	8007202 <I2C_DMAXferCplt+0x1a2>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2b20      	cmp	r3, #32
 8007200:	d103      	bne.n	800720a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	2200      	movs	r2, #0
 8007206:	631a      	str	r2, [r3, #48]	@ 0x30
 8007208:	e002      	b.n	8007210 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	2212      	movs	r2, #18
 800720e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007210:	6978      	ldr	r0, [r7, #20]
 8007212:	f7fe fbdb 	bl	80059cc <HAL_I2C_MasterRxCpltCallback>
}
 8007216:	bf00      	nop
 8007218:	3718      	adds	r7, #24
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b084      	sub	sp, #16
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800722a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007230:	2b00      	cmp	r3, #0
 8007232:	d003      	beq.n	800723c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007238:	2200      	movs	r2, #0
 800723a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007248:	2200      	movs	r2, #0
 800724a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f7fd f9b5 	bl	80045bc <HAL_DMA_GetError>
 8007252:	4603      	mov	r3, r0
 8007254:	2b02      	cmp	r3, #2
 8007256:	d01b      	beq.n	8007290 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007266:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2220      	movs	r2, #32
 8007272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007282:	f043 0210 	orr.w	r2, r3, #16
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f7fe fbd4 	bl	8005a38 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007290:	bf00      	nop
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072b0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80072b2:	4b4b      	ldr	r3, [pc, #300]	@ (80073e0 <I2C_DMAAbort+0x148>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	08db      	lsrs	r3, r3, #3
 80072b8:	4a4a      	ldr	r2, [pc, #296]	@ (80073e4 <I2C_DMAAbort+0x14c>)
 80072ba:	fba2 2303 	umull	r2, r3, r2, r3
 80072be:	0a1a      	lsrs	r2, r3, #8
 80072c0:	4613      	mov	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	00da      	lsls	r2, r3, #3
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d6:	f043 0220 	orr.w	r2, r3, #32
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80072de:	e00a      	b.n	80072f6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072f4:	d0ea      	beq.n	80072cc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007302:	2200      	movs	r2, #0
 8007304:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800730a:	2b00      	cmp	r3, #0
 800730c:	d003      	beq.n	8007316 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007312:	2200      	movs	r2, #0
 8007314:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007324:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2200      	movs	r2, #0
 800732a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007330:	2b00      	cmp	r3, #0
 8007332:	d003      	beq.n	800733c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007338:	2200      	movs	r2, #0
 800733a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007348:	2200      	movs	r2, #0
 800734a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f022 0201 	bic.w	r2, r2, #1
 800735a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007362:	b2db      	uxtb	r3, r3
 8007364:	2b60      	cmp	r3, #96	@ 0x60
 8007366:	d10e      	bne.n	8007386 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	2220      	movs	r2, #32
 800736c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	2200      	movs	r2, #0
 800737c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800737e:	6978      	ldr	r0, [r7, #20]
 8007380:	f7fe fb64 	bl	8005a4c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007384:	e027      	b.n	80073d6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007386:	7cfb      	ldrb	r3, [r7, #19]
 8007388:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800738c:	2b28      	cmp	r3, #40	@ 0x28
 800738e:	d117      	bne.n	80073c0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f042 0201 	orr.w	r2, r2, #1
 800739e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80073ae:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	2200      	movs	r2, #0
 80073b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	2228      	movs	r2, #40	@ 0x28
 80073ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80073be:	e007      	b.n	80073d0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	2220      	movs	r2, #32
 80073c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80073d0:	6978      	ldr	r0, [r7, #20]
 80073d2:	f7fe fb31 	bl	8005a38 <HAL_I2C_ErrorCallback>
}
 80073d6:	bf00      	nop
 80073d8:	3718      	adds	r7, #24
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	20000030 	.word	0x20000030
 80073e4:	14f8b589 	.word	0x14f8b589

080073e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073f8:	e048      	b.n	800748c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007400:	d044      	beq.n	800748c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007402:	f7fb ffb9 	bl	8003378 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	429a      	cmp	r2, r3
 8007410:	d302      	bcc.n	8007418 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d139      	bne.n	800748c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	0c1b      	lsrs	r3, r3, #16
 800741c:	b2db      	uxtb	r3, r3
 800741e:	2b01      	cmp	r3, #1
 8007420:	d10d      	bne.n	800743e <I2C_WaitOnFlagUntilTimeout+0x56>
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	695b      	ldr	r3, [r3, #20]
 8007428:	43da      	mvns	r2, r3
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	4013      	ands	r3, r2
 800742e:	b29b      	uxth	r3, r3
 8007430:	2b00      	cmp	r3, #0
 8007432:	bf0c      	ite	eq
 8007434:	2301      	moveq	r3, #1
 8007436:	2300      	movne	r3, #0
 8007438:	b2db      	uxtb	r3, r3
 800743a:	461a      	mov	r2, r3
 800743c:	e00c      	b.n	8007458 <I2C_WaitOnFlagUntilTimeout+0x70>
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	43da      	mvns	r2, r3
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	4013      	ands	r3, r2
 800744a:	b29b      	uxth	r3, r3
 800744c:	2b00      	cmp	r3, #0
 800744e:	bf0c      	ite	eq
 8007450:	2301      	moveq	r3, #1
 8007452:	2300      	movne	r3, #0
 8007454:	b2db      	uxtb	r3, r3
 8007456:	461a      	mov	r2, r3
 8007458:	79fb      	ldrb	r3, [r7, #7]
 800745a:	429a      	cmp	r2, r3
 800745c:	d116      	bne.n	800748c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2200      	movs	r2, #0
 8007462:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2220      	movs	r2, #32
 8007468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007478:	f043 0220 	orr.w	r2, r3, #32
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e023      	b.n	80074d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	0c1b      	lsrs	r3, r3, #16
 8007490:	b2db      	uxtb	r3, r3
 8007492:	2b01      	cmp	r3, #1
 8007494:	d10d      	bne.n	80074b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	695b      	ldr	r3, [r3, #20]
 800749c:	43da      	mvns	r2, r3
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	4013      	ands	r3, r2
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	bf0c      	ite	eq
 80074a8:	2301      	moveq	r3, #1
 80074aa:	2300      	movne	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	461a      	mov	r2, r3
 80074b0:	e00c      	b.n	80074cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	43da      	mvns	r2, r3
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	4013      	ands	r3, r2
 80074be:	b29b      	uxth	r3, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	bf0c      	ite	eq
 80074c4:	2301      	moveq	r3, #1
 80074c6:	2300      	movne	r3, #0
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	461a      	mov	r2, r3
 80074cc:	79fb      	ldrb	r3, [r7, #7]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d093      	beq.n	80073fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
 80074e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074ea:	e071      	b.n	80075d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074fa:	d123      	bne.n	8007544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800750a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007514:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2200      	movs	r2, #0
 800751a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2220      	movs	r2, #32
 8007520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007530:	f043 0204 	orr.w	r2, r3, #4
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e067      	b.n	8007614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754a:	d041      	beq.n	80075d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800754c:	f7fb ff14 	bl	8003378 <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	429a      	cmp	r2, r3
 800755a:	d302      	bcc.n	8007562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d136      	bne.n	80075d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	0c1b      	lsrs	r3, r3, #16
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b01      	cmp	r3, #1
 800756a:	d10c      	bne.n	8007586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	695b      	ldr	r3, [r3, #20]
 8007572:	43da      	mvns	r2, r3
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	4013      	ands	r3, r2
 8007578:	b29b      	uxth	r3, r3
 800757a:	2b00      	cmp	r3, #0
 800757c:	bf14      	ite	ne
 800757e:	2301      	movne	r3, #1
 8007580:	2300      	moveq	r3, #0
 8007582:	b2db      	uxtb	r3, r3
 8007584:	e00b      	b.n	800759e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	43da      	mvns	r2, r3
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	4013      	ands	r3, r2
 8007592:	b29b      	uxth	r3, r3
 8007594:	2b00      	cmp	r3, #0
 8007596:	bf14      	ite	ne
 8007598:	2301      	movne	r3, #1
 800759a:	2300      	moveq	r3, #0
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d016      	beq.n	80075d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075bc:	f043 0220 	orr.w	r2, r3, #32
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e021      	b.n	8007614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	0c1b      	lsrs	r3, r3, #16
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d10c      	bne.n	80075f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	43da      	mvns	r2, r3
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	4013      	ands	r3, r2
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bf14      	ite	ne
 80075ec:	2301      	movne	r3, #1
 80075ee:	2300      	moveq	r3, #0
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	e00b      	b.n	800760c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	43da      	mvns	r2, r3
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	4013      	ands	r3, r2
 8007600:	b29b      	uxth	r3, r3
 8007602:	2b00      	cmp	r3, #0
 8007604:	bf14      	ite	ne
 8007606:	2301      	movne	r3, #1
 8007608:	2300      	moveq	r3, #0
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	f47f af6d 	bne.w	80074ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007628:	e034      	b.n	8007694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800762a:	68f8      	ldr	r0, [r7, #12]
 800762c:	f000 f8b8 	bl	80077a0 <I2C_IsAcknowledgeFailed>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e034      	b.n	80076a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007640:	d028      	beq.n	8007694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007642:	f7fb fe99 	bl	8003378 <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	429a      	cmp	r2, r3
 8007650:	d302      	bcc.n	8007658 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d11d      	bne.n	8007694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	695b      	ldr	r3, [r3, #20]
 800765e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007662:	2b80      	cmp	r3, #128	@ 0x80
 8007664:	d016      	beq.n	8007694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2220      	movs	r2, #32
 8007670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007680:	f043 0220 	orr.w	r2, r3, #32
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2200      	movs	r2, #0
 800768c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	e007      	b.n	80076a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800769e:	2b80      	cmp	r3, #128	@ 0x80
 80076a0:	d1c3      	bne.n	800762a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80076b8:	e034      	b.n	8007724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80076ba:	68f8      	ldr	r0, [r7, #12]
 80076bc:	f000 f870 	bl	80077a0 <I2C_IsAcknowledgeFailed>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e034      	b.n	8007734 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d0:	d028      	beq.n	8007724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076d2:	f7fb fe51 	bl	8003378 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	429a      	cmp	r2, r3
 80076e0:	d302      	bcc.n	80076e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d11d      	bne.n	8007724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	695b      	ldr	r3, [r3, #20]
 80076ee:	f003 0304 	and.w	r3, r3, #4
 80076f2:	2b04      	cmp	r3, #4
 80076f4:	d016      	beq.n	8007724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2200      	movs	r2, #0
 80076fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2220      	movs	r2, #32
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007710:	f043 0220 	orr.w	r2, r3, #32
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e007      	b.n	8007734 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	f003 0304 	and.w	r3, r3, #4
 800772e:	2b04      	cmp	r3, #4
 8007730:	d1c3      	bne.n	80076ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007744:	2300      	movs	r3, #0
 8007746:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007748:	4b13      	ldr	r3, [pc, #76]	@ (8007798 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	08db      	lsrs	r3, r3, #3
 800774e:	4a13      	ldr	r2, [pc, #76]	@ (800779c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007750:	fba2 2303 	umull	r2, r3, r2, r3
 8007754:	0a1a      	lsrs	r2, r3, #8
 8007756:	4613      	mov	r3, r2
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	4413      	add	r3, r2
 800775c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	3b01      	subs	r3, #1
 8007762:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d107      	bne.n	800777a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800776e:	f043 0220 	orr.w	r2, r3, #32
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e008      	b.n	800778c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007788:	d0e9      	beq.n	800775e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr
 8007798:	20000030 	.word	0x20000030
 800779c:	14f8b589 	.word	0x14f8b589

080077a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077b6:	d11b      	bne.n	80077f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80077c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2220      	movs	r2, #32
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077dc:	f043 0204 	orr.w	r2, r3, #4
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e000      	b.n	80077f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr

080077fe <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80077fe:	b480      	push	{r7}
 8007800:	b083      	sub	sp, #12
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800780e:	d103      	bne.n	8007818 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007816:	e007      	b.n	8007828 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007820:	d102      	bne.n	8007828 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2208      	movs	r2, #8
 8007826:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af02      	add	r7, sp, #8
 800783a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e101      	b.n	8007a4a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b00      	cmp	r3, #0
 8007856:	d106      	bne.n	8007866 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f006 f935 	bl	800dad0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2203      	movs	r2, #3
 800786a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007874:	d102      	bne.n	800787c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4618      	mov	r0, r3
 8007882:	f002 fc8c 	bl	800a19e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6818      	ldr	r0, [r3, #0]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	7c1a      	ldrb	r2, [r3, #16]
 800788e:	f88d 2000 	strb.w	r2, [sp]
 8007892:	3304      	adds	r3, #4
 8007894:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007896:	f002 fb6b 	bl	8009f70 <USB_CoreInit>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d005      	beq.n	80078ac <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2202      	movs	r2, #2
 80078a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e0ce      	b.n	8007a4a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2100      	movs	r1, #0
 80078b2:	4618      	mov	r0, r3
 80078b4:	f002 fc84 	bl	800a1c0 <USB_SetCurrentMode>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2202      	movs	r2, #2
 80078c2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e0bf      	b.n	8007a4a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078ca:	2300      	movs	r3, #0
 80078cc:	73fb      	strb	r3, [r7, #15]
 80078ce:	e04a      	b.n	8007966 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80078d0:	7bfa      	ldrb	r2, [r7, #15]
 80078d2:	6879      	ldr	r1, [r7, #4]
 80078d4:	4613      	mov	r3, r2
 80078d6:	00db      	lsls	r3, r3, #3
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	440b      	add	r3, r1
 80078de:	3315      	adds	r3, #21
 80078e0:	2201      	movs	r2, #1
 80078e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80078e4:	7bfa      	ldrb	r2, [r7, #15]
 80078e6:	6879      	ldr	r1, [r7, #4]
 80078e8:	4613      	mov	r3, r2
 80078ea:	00db      	lsls	r3, r3, #3
 80078ec:	4413      	add	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	440b      	add	r3, r1
 80078f2:	3314      	adds	r3, #20
 80078f4:	7bfa      	ldrb	r2, [r7, #15]
 80078f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80078f8:	7bfa      	ldrb	r2, [r7, #15]
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	b298      	uxth	r0, r3
 80078fe:	6879      	ldr	r1, [r7, #4]
 8007900:	4613      	mov	r3, r2
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	4413      	add	r3, r2
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	440b      	add	r3, r1
 800790a:	332e      	adds	r3, #46	@ 0x2e
 800790c:	4602      	mov	r2, r0
 800790e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007910:	7bfa      	ldrb	r2, [r7, #15]
 8007912:	6879      	ldr	r1, [r7, #4]
 8007914:	4613      	mov	r3, r2
 8007916:	00db      	lsls	r3, r3, #3
 8007918:	4413      	add	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	440b      	add	r3, r1
 800791e:	3318      	adds	r3, #24
 8007920:	2200      	movs	r2, #0
 8007922:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007924:	7bfa      	ldrb	r2, [r7, #15]
 8007926:	6879      	ldr	r1, [r7, #4]
 8007928:	4613      	mov	r3, r2
 800792a:	00db      	lsls	r3, r3, #3
 800792c:	4413      	add	r3, r2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	440b      	add	r3, r1
 8007932:	331c      	adds	r3, #28
 8007934:	2200      	movs	r2, #0
 8007936:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007938:	7bfa      	ldrb	r2, [r7, #15]
 800793a:	6879      	ldr	r1, [r7, #4]
 800793c:	4613      	mov	r3, r2
 800793e:	00db      	lsls	r3, r3, #3
 8007940:	4413      	add	r3, r2
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	440b      	add	r3, r1
 8007946:	3320      	adds	r3, #32
 8007948:	2200      	movs	r2, #0
 800794a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800794c:	7bfa      	ldrb	r2, [r7, #15]
 800794e:	6879      	ldr	r1, [r7, #4]
 8007950:	4613      	mov	r3, r2
 8007952:	00db      	lsls	r3, r3, #3
 8007954:	4413      	add	r3, r2
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	440b      	add	r3, r1
 800795a:	3324      	adds	r3, #36	@ 0x24
 800795c:	2200      	movs	r2, #0
 800795e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007960:	7bfb      	ldrb	r3, [r7, #15]
 8007962:	3301      	adds	r3, #1
 8007964:	73fb      	strb	r3, [r7, #15]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	791b      	ldrb	r3, [r3, #4]
 800796a:	7bfa      	ldrb	r2, [r7, #15]
 800796c:	429a      	cmp	r2, r3
 800796e:	d3af      	bcc.n	80078d0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007970:	2300      	movs	r3, #0
 8007972:	73fb      	strb	r3, [r7, #15]
 8007974:	e044      	b.n	8007a00 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007976:	7bfa      	ldrb	r2, [r7, #15]
 8007978:	6879      	ldr	r1, [r7, #4]
 800797a:	4613      	mov	r3, r2
 800797c:	00db      	lsls	r3, r3, #3
 800797e:	4413      	add	r3, r2
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	440b      	add	r3, r1
 8007984:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007988:	2200      	movs	r2, #0
 800798a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800798c:	7bfa      	ldrb	r2, [r7, #15]
 800798e:	6879      	ldr	r1, [r7, #4]
 8007990:	4613      	mov	r3, r2
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	4413      	add	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	440b      	add	r3, r1
 800799a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800799e:	7bfa      	ldrb	r2, [r7, #15]
 80079a0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80079a2:	7bfa      	ldrb	r2, [r7, #15]
 80079a4:	6879      	ldr	r1, [r7, #4]
 80079a6:	4613      	mov	r3, r2
 80079a8:	00db      	lsls	r3, r3, #3
 80079aa:	4413      	add	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	440b      	add	r3, r1
 80079b0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80079b4:	2200      	movs	r2, #0
 80079b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80079b8:	7bfa      	ldrb	r2, [r7, #15]
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	4613      	mov	r3, r2
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	4413      	add	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	440b      	add	r3, r1
 80079c6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80079ca:	2200      	movs	r2, #0
 80079cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80079ce:	7bfa      	ldrb	r2, [r7, #15]
 80079d0:	6879      	ldr	r1, [r7, #4]
 80079d2:	4613      	mov	r3, r2
 80079d4:	00db      	lsls	r3, r3, #3
 80079d6:	4413      	add	r3, r2
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	440b      	add	r3, r1
 80079dc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80079e0:	2200      	movs	r2, #0
 80079e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80079e4:	7bfa      	ldrb	r2, [r7, #15]
 80079e6:	6879      	ldr	r1, [r7, #4]
 80079e8:	4613      	mov	r3, r2
 80079ea:	00db      	lsls	r3, r3, #3
 80079ec:	4413      	add	r3, r2
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	440b      	add	r3, r1
 80079f2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80079f6:	2200      	movs	r2, #0
 80079f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079fa:	7bfb      	ldrb	r3, [r7, #15]
 80079fc:	3301      	adds	r3, #1
 80079fe:	73fb      	strb	r3, [r7, #15]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	791b      	ldrb	r3, [r3, #4]
 8007a04:	7bfa      	ldrb	r2, [r7, #15]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d3b5      	bcc.n	8007976 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6818      	ldr	r0, [r3, #0]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	7c1a      	ldrb	r2, [r3, #16]
 8007a12:	f88d 2000 	strb.w	r2, [sp]
 8007a16:	3304      	adds	r3, #4
 8007a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a1a:	f002 fc1d 	bl	800a258 <USB_DevInit>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d005      	beq.n	8007a30 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e00c      	b.n	8007a4a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4618      	mov	r0, r3
 8007a44:	f003 fc67 	bl	800b316 <USB_DevDisconnect>

  return HAL_OK;
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}

08007a52 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007a52:	b580      	push	{r7, lr}
 8007a54:	b084      	sub	sp, #16
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d101      	bne.n	8007a6e <HAL_PCD_Start+0x1c>
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	e022      	b.n	8007ab4 <HAL_PCD_Start+0x62>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d009      	beq.n	8007a96 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d105      	bne.n	8007a96 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f002 fb6e 	bl	800a17c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f003 fc15 	bl	800b2d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007ab2:	2300      	movs	r3, #0
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3710      	adds	r7, #16
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}

08007abc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007abc:	b590      	push	{r4, r7, lr}
 8007abe:	b08d      	sub	sp, #52	@ 0x34
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aca:	6a3b      	ldr	r3, [r7, #32]
 8007acc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f003 fcd3 	bl	800b47e <USB_GetMode>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f040 848c 	bne.w	80083f8 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f003 fc37 	bl	800b358 <USB_ReadInterrupts>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 8482 	beq.w	80083f6 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	0a1b      	lsrs	r3, r3, #8
 8007afc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f003 fc24 	bl	800b358 <USB_ReadInterrupts>
 8007b10:	4603      	mov	r3, r0
 8007b12:	f003 0302 	and.w	r3, r3, #2
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d107      	bne.n	8007b2a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	695a      	ldr	r2, [r3, #20]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f002 0202 	and.w	r2, r2, #2
 8007b28:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f003 fc12 	bl	800b358 <USB_ReadInterrupts>
 8007b34:	4603      	mov	r3, r0
 8007b36:	f003 0310 	and.w	r3, r3, #16
 8007b3a:	2b10      	cmp	r3, #16
 8007b3c:	d161      	bne.n	8007c02 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	699a      	ldr	r2, [r3, #24]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 0210 	bic.w	r2, r2, #16
 8007b4c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007b4e:	6a3b      	ldr	r3, [r7, #32]
 8007b50:	6a1b      	ldr	r3, [r3, #32]
 8007b52:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	f003 020f 	and.w	r2, r3, #15
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	00db      	lsls	r3, r3, #3
 8007b5e:	4413      	add	r3, r2
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	4413      	add	r3, r2
 8007b6a:	3304      	adds	r3, #4
 8007b6c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007b74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b78:	d124      	bne.n	8007bc4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007b7a:	69ba      	ldr	r2, [r7, #24]
 8007b7c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007b80:	4013      	ands	r3, r2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d035      	beq.n	8007bf2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	091b      	lsrs	r3, r3, #4
 8007b8e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	461a      	mov	r2, r3
 8007b98:	6a38      	ldr	r0, [r7, #32]
 8007b9a:	f003 fa49 	bl	800b030 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	68da      	ldr	r2, [r3, #12]
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	091b      	lsrs	r3, r3, #4
 8007ba6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007baa:	441a      	add	r2, r3
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	695a      	ldr	r2, [r3, #20]
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	091b      	lsrs	r3, r3, #4
 8007bb8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007bbc:	441a      	add	r2, r3
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	615a      	str	r2, [r3, #20]
 8007bc2:	e016      	b.n	8007bf2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007bca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007bce:	d110      	bne.n	8007bf2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007bd6:	2208      	movs	r2, #8
 8007bd8:	4619      	mov	r1, r3
 8007bda:	6a38      	ldr	r0, [r7, #32]
 8007bdc:	f003 fa28 	bl	800b030 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	695a      	ldr	r2, [r3, #20]
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	091b      	lsrs	r3, r3, #4
 8007be8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007bec:	441a      	add	r2, r3
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	699a      	ldr	r2, [r3, #24]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f042 0210 	orr.w	r2, r2, #16
 8007c00:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f003 fba6 	bl	800b358 <USB_ReadInterrupts>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c12:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007c16:	f040 80a7 	bne.w	8007d68 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4618      	mov	r0, r3
 8007c24:	f003 fbab 	bl	800b37e <USB_ReadDevAllOutEpInterrupt>
 8007c28:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8007c2a:	e099      	b.n	8007d60 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 808e 	beq.w	8007d54 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c3e:	b2d2      	uxtb	r2, r2
 8007c40:	4611      	mov	r1, r2
 8007c42:	4618      	mov	r0, r3
 8007c44:	f003 fbcf 	bl	800b3e6 <USB_ReadDevOutEPInterrupt>
 8007c48:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	f003 0301 	and.w	r3, r3, #1
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00c      	beq.n	8007c6e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c56:	015a      	lsls	r2, r3, #5
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c60:	461a      	mov	r2, r3
 8007c62:	2301      	movs	r3, #1
 8007c64:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007c66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 fea3 	bl	80089b4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f003 0308 	and.w	r3, r3, #8
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00c      	beq.n	8007c92 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c84:	461a      	mov	r2, r3
 8007c86:	2308      	movs	r3, #8
 8007c88:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007c8a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 ff79 	bl	8008b84 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f003 0310 	and.w	r3, r3, #16
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d008      	beq.n	8007cae <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9e:	015a      	lsls	r2, r3, #5
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ca8:	461a      	mov	r2, r3
 8007caa:	2310      	movs	r3, #16
 8007cac:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d030      	beq.n	8007d1a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8007cb8:	6a3b      	ldr	r3, [r7, #32]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc0:	2b80      	cmp	r3, #128	@ 0x80
 8007cc2:	d109      	bne.n	8007cd8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	69fa      	ldr	r2, [r7, #28]
 8007cce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007cd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007cd6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8007cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cda:	4613      	mov	r3, r2
 8007cdc:	00db      	lsls	r3, r3, #3
 8007cde:	4413      	add	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	4413      	add	r3, r2
 8007cea:	3304      	adds	r3, #4
 8007cec:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	78db      	ldrb	r3, [r3, #3]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d108      	bne.n	8007d08 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	4619      	mov	r1, r3
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f005 ffe0 	bl	800dcc8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8007d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d14:	461a      	mov	r2, r3
 8007d16:	2302      	movs	r3, #2
 8007d18:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	f003 0320 	and.w	r3, r3, #32
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d008      	beq.n	8007d36 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d30:	461a      	mov	r2, r3
 8007d32:	2320      	movs	r3, #32
 8007d34:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d009      	beq.n	8007d54 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d42:	015a      	lsls	r2, r3, #5
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	4413      	add	r3, r2
 8007d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d52:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d56:	3301      	adds	r3, #1
 8007d58:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5c:	085b      	lsrs	r3, r3, #1
 8007d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f47f af62 	bne.w	8007c2c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f003 faf3 	bl	800b358 <USB_ReadInterrupts>
 8007d72:	4603      	mov	r3, r0
 8007d74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d7c:	f040 80db 	bne.w	8007f36 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4618      	mov	r0, r3
 8007d86:	f003 fb14 	bl	800b3b2 <USB_ReadDevAllInEpInterrupt>
 8007d8a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8007d90:	e0cd      	b.n	8007f2e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 80c2 	beq.w	8007f22 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007da4:	b2d2      	uxtb	r2, r2
 8007da6:	4611      	mov	r1, r2
 8007da8:	4618      	mov	r0, r3
 8007daa:	f003 fb3a 	bl	800b422 <USB_ReadDevInEPInterrupt>
 8007dae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d057      	beq.n	8007e6a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbc:	f003 030f 	and.w	r3, r3, #15
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	43db      	mvns	r3, r3
 8007dd4:	69f9      	ldr	r1, [r7, #28]
 8007dd6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dda:	4013      	ands	r3, r2
 8007ddc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de0:	015a      	lsls	r2, r3, #5
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	4413      	add	r3, r2
 8007de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dea:	461a      	mov	r2, r3
 8007dec:	2301      	movs	r3, #1
 8007dee:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	799b      	ldrb	r3, [r3, #6]
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d132      	bne.n	8007e5e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007df8:	6879      	ldr	r1, [r7, #4]
 8007dfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	4413      	add	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	440b      	add	r3, r1
 8007e06:	3320      	adds	r3, #32
 8007e08:	6819      	ldr	r1, [r3, #0]
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e0e:	4613      	mov	r3, r2
 8007e10:	00db      	lsls	r3, r3, #3
 8007e12:	4413      	add	r3, r2
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4403      	add	r3, r0
 8007e18:	331c      	adds	r3, #28
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4419      	add	r1, r3
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e22:	4613      	mov	r3, r2
 8007e24:	00db      	lsls	r3, r3, #3
 8007e26:	4413      	add	r3, r2
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	4403      	add	r3, r0
 8007e2c:	3320      	adds	r3, #32
 8007e2e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d113      	bne.n	8007e5e <HAL_PCD_IRQHandler+0x3a2>
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	00db      	lsls	r3, r3, #3
 8007e3e:	4413      	add	r3, r2
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	440b      	add	r3, r1
 8007e44:	3324      	adds	r3, #36	@ 0x24
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d108      	bne.n	8007e5e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6818      	ldr	r0, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007e56:	461a      	mov	r2, r3
 8007e58:	2101      	movs	r1, #1
 8007e5a:	f003 fb41 	bl	800b4e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f005 feb4 	bl	800dbd2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	f003 0308 	and.w	r3, r3, #8
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d008      	beq.n	8007e86 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	015a      	lsls	r2, r3, #5
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e80:	461a      	mov	r2, r3
 8007e82:	2308      	movs	r3, #8
 8007e84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	f003 0310 	and.w	r3, r3, #16
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d008      	beq.n	8007ea2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	2310      	movs	r3, #16
 8007ea0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d008      	beq.n	8007ebe <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eae:	015a      	lsls	r2, r3, #5
 8007eb0:	69fb      	ldr	r3, [r7, #28]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eb8:	461a      	mov	r2, r3
 8007eba:	2340      	movs	r3, #64	@ 0x40
 8007ebc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	f003 0302 	and.w	r3, r3, #2
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d023      	beq.n	8007f10 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007ec8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007eca:	6a38      	ldr	r0, [r7, #32]
 8007ecc:	f002 fb28 	bl	800a520 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	00db      	lsls	r3, r3, #3
 8007ed6:	4413      	add	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	3310      	adds	r3, #16
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	4413      	add	r3, r2
 8007ee0:	3304      	adds	r3, #4
 8007ee2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	78db      	ldrb	r3, [r3, #3]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d108      	bne.n	8007efe <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f005 fef7 	bl	800dcec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f00:	015a      	lsls	r2, r3, #5
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	4413      	add	r3, r2
 8007f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d003      	beq.n	8007f22 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007f1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 fcbd 	bl	800889c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f24:	3301      	adds	r3, #1
 8007f26:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2a:	085b      	lsrs	r3, r3, #1
 8007f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f47f af2e 	bne.w	8007d92 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f003 fa0c 	bl	800b358 <USB_ReadInterrupts>
 8007f40:	4603      	mov	r3, r0
 8007f42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f4a:	d122      	bne.n	8007f92 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007f4c:	69fb      	ldr	r3, [r7, #28]
 8007f4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	69fa      	ldr	r2, [r7, #28]
 8007f56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f5a:	f023 0301 	bic.w	r3, r3, #1
 8007f5e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d108      	bne.n	8007f7c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007f72:	2100      	movs	r1, #0
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 fea3 	bl	8008cc0 <HAL_PCDEx_LPM_Callback>
 8007f7a:	e002      	b.n	8007f82 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f005 fe95 	bl	800dcac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	695a      	ldr	r2, [r3, #20]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007f90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f003 f9de 	bl	800b358 <USB_ReadInterrupts>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fa2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007fa6:	d112      	bne.n	8007fce <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d102      	bne.n	8007fbe <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f005 fe51 	bl	800dc60 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	695a      	ldr	r2, [r3, #20]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007fcc:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f003 f9c0 	bl	800b358 <USB_ReadInterrupts>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fe2:	f040 80b7 	bne.w	8008154 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	69fa      	ldr	r2, [r7, #28]
 8007ff0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ff4:	f023 0301 	bic.w	r3, r3, #1
 8007ff8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2110      	movs	r1, #16
 8008000:	4618      	mov	r0, r3
 8008002:	f002 fa8d 	bl	800a520 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008006:	2300      	movs	r3, #0
 8008008:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800800a:	e046      	b.n	800809a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800800c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800800e:	015a      	lsls	r2, r3, #5
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	4413      	add	r3, r2
 8008014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008018:	461a      	mov	r2, r3
 800801a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800801e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008022:	015a      	lsls	r2, r3, #5
 8008024:	69fb      	ldr	r3, [r7, #28]
 8008026:	4413      	add	r3, r2
 8008028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008030:	0151      	lsls	r1, r2, #5
 8008032:	69fa      	ldr	r2, [r7, #28]
 8008034:	440a      	add	r2, r1
 8008036:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800803a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800803e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008042:	015a      	lsls	r2, r3, #5
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	4413      	add	r3, r2
 8008048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800804c:	461a      	mov	r2, r3
 800804e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008052:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008064:	0151      	lsls	r1, r2, #5
 8008066:	69fa      	ldr	r2, [r7, #28]
 8008068:	440a      	add	r2, r1
 800806a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800806e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008072:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	4413      	add	r3, r2
 800807c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008084:	0151      	lsls	r1, r2, #5
 8008086:	69fa      	ldr	r2, [r7, #28]
 8008088:	440a      	add	r2, r1
 800808a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800808e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008092:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008096:	3301      	adds	r3, #1
 8008098:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	791b      	ldrb	r3, [r3, #4]
 800809e:	461a      	mov	r2, r3
 80080a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d3b2      	bcc.n	800800c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ac:	69db      	ldr	r3, [r3, #28]
 80080ae:	69fa      	ldr	r2, [r7, #28]
 80080b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080b4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80080b8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	7bdb      	ldrb	r3, [r3, #15]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d016      	beq.n	80080f0 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080cc:	69fa      	ldr	r2, [r7, #28]
 80080ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080d2:	f043 030b 	orr.w	r3, r3, #11
 80080d6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e2:	69fa      	ldr	r2, [r7, #28]
 80080e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080e8:	f043 030b 	orr.w	r3, r3, #11
 80080ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80080ee:	e015      	b.n	800811c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080f6:	695b      	ldr	r3, [r3, #20]
 80080f8:	69fa      	ldr	r2, [r7, #28]
 80080fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008102:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8008106:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	69fa      	ldr	r2, [r7, #28]
 8008112:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008116:	f043 030b 	orr.w	r3, r3, #11
 800811a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	69fa      	ldr	r2, [r7, #28]
 8008126:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800812a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800812e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6818      	ldr	r0, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800813e:	461a      	mov	r2, r3
 8008140:	f003 f9ce 	bl	800b4e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	695a      	ldr	r2, [r3, #20]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8008152:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4618      	mov	r0, r3
 800815a:	f003 f8fd 	bl	800b358 <USB_ReadInterrupts>
 800815e:	4603      	mov	r3, r0
 8008160:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008164:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008168:	d123      	bne.n	80081b2 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4618      	mov	r0, r3
 8008170:	f003 f993 	bl	800b49a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4618      	mov	r0, r3
 800817a:	f002 fa4a 	bl	800a612 <USB_GetDevSpeed>
 800817e:	4603      	mov	r3, r0
 8008180:	461a      	mov	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681c      	ldr	r4, [r3, #0]
 800818a:	f001 f9c9 	bl	8009520 <HAL_RCC_GetHCLKFreq>
 800818e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008194:	461a      	mov	r2, r3
 8008196:	4620      	mov	r0, r4
 8008198:	f001 ff4e 	bl	800a038 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f005 fd40 	bl	800dc22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	695a      	ldr	r2, [r3, #20]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80081b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4618      	mov	r0, r3
 80081b8:	f003 f8ce 	bl	800b358 <USB_ReadInterrupts>
 80081bc:	4603      	mov	r3, r0
 80081be:	f003 0308 	and.w	r3, r3, #8
 80081c2:	2b08      	cmp	r3, #8
 80081c4:	d10a      	bne.n	80081dc <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f005 fd1d 	bl	800dc06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695a      	ldr	r2, [r3, #20]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f002 0208 	and.w	r2, r2, #8
 80081da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4618      	mov	r0, r3
 80081e2:	f003 f8b9 	bl	800b358 <USB_ReadInterrupts>
 80081e6:	4603      	mov	r3, r0
 80081e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ec:	2b80      	cmp	r3, #128	@ 0x80
 80081ee:	d123      	bne.n	8008238 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80081f0:	6a3b      	ldr	r3, [r7, #32]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80081f8:	6a3b      	ldr	r3, [r7, #32]
 80081fa:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80081fc:	2301      	movs	r3, #1
 80081fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008200:	e014      	b.n	800822c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008202:	6879      	ldr	r1, [r7, #4]
 8008204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008206:	4613      	mov	r3, r2
 8008208:	00db      	lsls	r3, r3, #3
 800820a:	4413      	add	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	440b      	add	r3, r1
 8008210:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d105      	bne.n	8008226 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	b2db      	uxtb	r3, r3
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 fb0a 	bl	800883a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	3301      	adds	r3, #1
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	791b      	ldrb	r3, [r3, #4]
 8008230:	461a      	mov	r2, r3
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	4293      	cmp	r3, r2
 8008236:	d3e4      	bcc.n	8008202 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4618      	mov	r0, r3
 800823e:	f003 f88b 	bl	800b358 <USB_ReadInterrupts>
 8008242:	4603      	mov	r3, r0
 8008244:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008248:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800824c:	d13c      	bne.n	80082c8 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800824e:	2301      	movs	r3, #1
 8008250:	627b      	str	r3, [r7, #36]	@ 0x24
 8008252:	e02b      	b.n	80082ac <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	4413      	add	r3, r2
 800825c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008264:	6879      	ldr	r1, [r7, #4]
 8008266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008268:	4613      	mov	r3, r2
 800826a:	00db      	lsls	r3, r3, #3
 800826c:	4413      	add	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	440b      	add	r3, r1
 8008272:	3318      	adds	r3, #24
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d115      	bne.n	80082a6 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800827a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800827c:	2b00      	cmp	r3, #0
 800827e:	da12      	bge.n	80082a6 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008284:	4613      	mov	r3, r2
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	4413      	add	r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	440b      	add	r3, r1
 800828e:	3317      	adds	r3, #23
 8008290:	2201      	movs	r2, #1
 8008292:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008296:	b2db      	uxtb	r3, r3
 8008298:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800829c:	b2db      	uxtb	r3, r3
 800829e:	4619      	mov	r1, r3
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 faca 	bl	800883a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	3301      	adds	r3, #1
 80082aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	791b      	ldrb	r3, [r3, #4]
 80082b0:	461a      	mov	r2, r3
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d3cd      	bcc.n	8008254 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	695a      	ldr	r2, [r3, #20]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80082c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4618      	mov	r0, r3
 80082ce:	f003 f843 	bl	800b358 <USB_ReadInterrupts>
 80082d2:	4603      	mov	r3, r0
 80082d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082dc:	d156      	bne.n	800838c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80082de:	2301      	movs	r3, #1
 80082e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80082e2:	e045      	b.n	8008370 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80082e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80082f4:	6879      	ldr	r1, [r7, #4]
 80082f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082f8:	4613      	mov	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	4413      	add	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	440b      	add	r3, r1
 8008302:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d12e      	bne.n	800836a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800830c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800830e:	2b00      	cmp	r3, #0
 8008310:	da2b      	bge.n	800836a <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	0c1a      	lsrs	r2, r3, #16
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800831c:	4053      	eors	r3, r2
 800831e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008322:	2b00      	cmp	r3, #0
 8008324:	d121      	bne.n	800836a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008326:	6879      	ldr	r1, [r7, #4]
 8008328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800832a:	4613      	mov	r3, r2
 800832c:	00db      	lsls	r3, r3, #3
 800832e:	4413      	add	r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	440b      	add	r3, r1
 8008334:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008338:	2201      	movs	r2, #1
 800833a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800833c:	6a3b      	ldr	r3, [r7, #32]
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008344:	6a3b      	ldr	r3, [r7, #32]
 8008346:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008348:	6a3b      	ldr	r3, [r7, #32]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10a      	bne.n	800836a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	69fa      	ldr	r2, [r7, #28]
 800835e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008366:	6053      	str	r3, [r2, #4]
            break;
 8008368:	e008      	b.n	800837c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	3301      	adds	r3, #1
 800836e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	791b      	ldrb	r3, [r3, #4]
 8008374:	461a      	mov	r2, r3
 8008376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008378:	4293      	cmp	r3, r2
 800837a:	d3b3      	bcc.n	80082e4 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	695a      	ldr	r2, [r3, #20]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800838a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4618      	mov	r0, r3
 8008392:	f002 ffe1 	bl	800b358 <USB_ReadInterrupts>
 8008396:	4603      	mov	r3, r0
 8008398:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800839c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083a0:	d10a      	bne.n	80083b8 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f005 fcb4 	bl	800dd10 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	695a      	ldr	r2, [r3, #20]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80083b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4618      	mov	r0, r3
 80083be:	f002 ffcb 	bl	800b358 <USB_ReadInterrupts>
 80083c2:	4603      	mov	r3, r0
 80083c4:	f003 0304 	and.w	r3, r3, #4
 80083c8:	2b04      	cmp	r3, #4
 80083ca:	d115      	bne.n	80083f8 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	f003 0304 	and.w	r3, r3, #4
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d002      	beq.n	80083e4 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f005 fca4 	bl	800dd2c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	6859      	ldr	r1, [r3, #4]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	69ba      	ldr	r2, [r7, #24]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	605a      	str	r2, [r3, #4]
 80083f4:	e000      	b.n	80083f8 <HAL_PCD_IRQHandler+0x93c>
      return;
 80083f6:	bf00      	nop
    }
  }
}
 80083f8:	3734      	adds	r7, #52	@ 0x34
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd90      	pop	{r4, r7, pc}

080083fe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b082      	sub	sp, #8
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	460b      	mov	r3, r1
 8008408:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008410:	2b01      	cmp	r3, #1
 8008412:	d101      	bne.n	8008418 <HAL_PCD_SetAddress+0x1a>
 8008414:	2302      	movs	r3, #2
 8008416:	e012      	b.n	800843e <HAL_PCD_SetAddress+0x40>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	78fa      	ldrb	r2, [r7, #3]
 8008424:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	78fa      	ldrb	r2, [r7, #3]
 800842c:	4611      	mov	r1, r2
 800842e:	4618      	mov	r0, r3
 8008430:	f002 ff2a 	bl	800b288 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008446:	b580      	push	{r7, lr}
 8008448:	b084      	sub	sp, #16
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	4608      	mov	r0, r1
 8008450:	4611      	mov	r1, r2
 8008452:	461a      	mov	r2, r3
 8008454:	4603      	mov	r3, r0
 8008456:	70fb      	strb	r3, [r7, #3]
 8008458:	460b      	mov	r3, r1
 800845a:	803b      	strh	r3, [r7, #0]
 800845c:	4613      	mov	r3, r2
 800845e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008460:	2300      	movs	r3, #0
 8008462:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008464:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008468:	2b00      	cmp	r3, #0
 800846a:	da0f      	bge.n	800848c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800846c:	78fb      	ldrb	r3, [r7, #3]
 800846e:	f003 020f 	and.w	r2, r3, #15
 8008472:	4613      	mov	r3, r2
 8008474:	00db      	lsls	r3, r3, #3
 8008476:	4413      	add	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	3310      	adds	r3, #16
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	4413      	add	r3, r2
 8008480:	3304      	adds	r3, #4
 8008482:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2201      	movs	r2, #1
 8008488:	705a      	strb	r2, [r3, #1]
 800848a:	e00f      	b.n	80084ac <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800848c:	78fb      	ldrb	r3, [r7, #3]
 800848e:	f003 020f 	and.w	r2, r3, #15
 8008492:	4613      	mov	r3, r2
 8008494:	00db      	lsls	r3, r3, #3
 8008496:	4413      	add	r3, r2
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	4413      	add	r3, r2
 80084a2:	3304      	adds	r3, #4
 80084a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80084ac:	78fb      	ldrb	r3, [r7, #3]
 80084ae:	f003 030f 	and.w	r3, r3, #15
 80084b2:	b2da      	uxtb	r2, r3
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80084b8:	883b      	ldrh	r3, [r7, #0]
 80084ba:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	78ba      	ldrb	r2, [r7, #2]
 80084c6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	785b      	ldrb	r3, [r3, #1]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d004      	beq.n	80084da <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	461a      	mov	r2, r3
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80084da:	78bb      	ldrb	r3, [r7, #2]
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d102      	bne.n	80084e6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d101      	bne.n	80084f4 <HAL_PCD_EP_Open+0xae>
 80084f0:	2302      	movs	r3, #2
 80084f2:	e00e      	b.n	8008512 <HAL_PCD_EP_Open+0xcc>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68f9      	ldr	r1, [r7, #12]
 8008502:	4618      	mov	r0, r3
 8008504:	f002 f8aa 	bl	800a65c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008510:	7afb      	ldrb	r3, [r7, #11]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b084      	sub	sp, #16
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
 8008522:	460b      	mov	r3, r1
 8008524:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008526:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800852a:	2b00      	cmp	r3, #0
 800852c:	da0f      	bge.n	800854e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800852e:	78fb      	ldrb	r3, [r7, #3]
 8008530:	f003 020f 	and.w	r2, r3, #15
 8008534:	4613      	mov	r3, r2
 8008536:	00db      	lsls	r3, r3, #3
 8008538:	4413      	add	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	3310      	adds	r3, #16
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	4413      	add	r3, r2
 8008542:	3304      	adds	r3, #4
 8008544:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2201      	movs	r2, #1
 800854a:	705a      	strb	r2, [r3, #1]
 800854c:	e00f      	b.n	800856e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800854e:	78fb      	ldrb	r3, [r7, #3]
 8008550:	f003 020f 	and.w	r2, r3, #15
 8008554:	4613      	mov	r3, r2
 8008556:	00db      	lsls	r3, r3, #3
 8008558:	4413      	add	r3, r2
 800855a:	009b      	lsls	r3, r3, #2
 800855c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	4413      	add	r3, r2
 8008564:	3304      	adds	r3, #4
 8008566:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800856e:	78fb      	ldrb	r3, [r7, #3]
 8008570:	f003 030f 	and.w	r3, r3, #15
 8008574:	b2da      	uxtb	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008580:	2b01      	cmp	r3, #1
 8008582:	d101      	bne.n	8008588 <HAL_PCD_EP_Close+0x6e>
 8008584:	2302      	movs	r3, #2
 8008586:	e00e      	b.n	80085a6 <HAL_PCD_EP_Close+0x8c>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	68f9      	ldr	r1, [r7, #12]
 8008596:	4618      	mov	r0, r3
 8008598:	f002 f8e8 	bl	800a76c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}

080085ae <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80085ae:	b580      	push	{r7, lr}
 80085b0:	b086      	sub	sp, #24
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	60f8      	str	r0, [r7, #12]
 80085b6:	607a      	str	r2, [r7, #4]
 80085b8:	603b      	str	r3, [r7, #0]
 80085ba:	460b      	mov	r3, r1
 80085bc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80085be:	7afb      	ldrb	r3, [r7, #11]
 80085c0:	f003 020f 	and.w	r2, r3, #15
 80085c4:	4613      	mov	r3, r2
 80085c6:	00db      	lsls	r3, r3, #3
 80085c8:	4413      	add	r3, r2
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	4413      	add	r3, r2
 80085d4:	3304      	adds	r3, #4
 80085d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	683a      	ldr	r2, [r7, #0]
 80085e2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	2200      	movs	r2, #0
 80085e8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2200      	movs	r2, #0
 80085ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80085f0:	7afb      	ldrb	r3, [r7, #11]
 80085f2:	f003 030f 	and.w	r3, r3, #15
 80085f6:	b2da      	uxtb	r2, r3
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	799b      	ldrb	r3, [r3, #6]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d102      	bne.n	800860a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	6818      	ldr	r0, [r3, #0]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	799b      	ldrb	r3, [r3, #6]
 8008612:	461a      	mov	r2, r3
 8008614:	6979      	ldr	r1, [r7, #20]
 8008616:	f002 f985 	bl	800a924 <USB_EPStartXfer>

  return HAL_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3718      	adds	r7, #24
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008630:	78fb      	ldrb	r3, [r7, #3]
 8008632:	f003 020f 	and.w	r2, r3, #15
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	4613      	mov	r3, r2
 800863a:	00db      	lsls	r3, r3, #3
 800863c:	4413      	add	r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	440b      	add	r3, r1
 8008642:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8008646:	681b      	ldr	r3, [r3, #0]
}
 8008648:	4618      	mov	r0, r3
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b086      	sub	sp, #24
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	607a      	str	r2, [r7, #4]
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	460b      	mov	r3, r1
 8008662:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008664:	7afb      	ldrb	r3, [r7, #11]
 8008666:	f003 020f 	and.w	r2, r3, #15
 800866a:	4613      	mov	r3, r2
 800866c:	00db      	lsls	r3, r3, #3
 800866e:	4413      	add	r3, r2
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	3310      	adds	r3, #16
 8008674:	68fa      	ldr	r2, [r7, #12]
 8008676:	4413      	add	r3, r2
 8008678:	3304      	adds	r3, #4
 800867a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	683a      	ldr	r2, [r7, #0]
 8008686:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	2200      	movs	r2, #0
 800868c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	2201      	movs	r2, #1
 8008692:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008694:	7afb      	ldrb	r3, [r7, #11]
 8008696:	f003 030f 	and.w	r3, r3, #15
 800869a:	b2da      	uxtb	r2, r3
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	799b      	ldrb	r3, [r3, #6]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d102      	bne.n	80086ae <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	6818      	ldr	r0, [r3, #0]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	799b      	ldrb	r3, [r3, #6]
 80086b6:	461a      	mov	r2, r3
 80086b8:	6979      	ldr	r1, [r7, #20]
 80086ba:	f002 f933 	bl	800a924 <USB_EPStartXfer>

  return HAL_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3718      	adds	r7, #24
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b084      	sub	sp, #16
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80086d4:	78fb      	ldrb	r3, [r7, #3]
 80086d6:	f003 030f 	and.w	r3, r3, #15
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	7912      	ldrb	r2, [r2, #4]
 80086de:	4293      	cmp	r3, r2
 80086e0:	d901      	bls.n	80086e6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	e04f      	b.n	8008786 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80086e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	da0f      	bge.n	800870e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80086ee:	78fb      	ldrb	r3, [r7, #3]
 80086f0:	f003 020f 	and.w	r2, r3, #15
 80086f4:	4613      	mov	r3, r2
 80086f6:	00db      	lsls	r3, r3, #3
 80086f8:	4413      	add	r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	3310      	adds	r3, #16
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	4413      	add	r3, r2
 8008702:	3304      	adds	r3, #4
 8008704:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2201      	movs	r2, #1
 800870a:	705a      	strb	r2, [r3, #1]
 800870c:	e00d      	b.n	800872a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800870e:	78fa      	ldrb	r2, [r7, #3]
 8008710:	4613      	mov	r3, r2
 8008712:	00db      	lsls	r3, r3, #3
 8008714:	4413      	add	r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	4413      	add	r3, r2
 8008720:	3304      	adds	r3, #4
 8008722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2201      	movs	r2, #1
 800872e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008730:	78fb      	ldrb	r3, [r7, #3]
 8008732:	f003 030f 	and.w	r3, r3, #15
 8008736:	b2da      	uxtb	r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008742:	2b01      	cmp	r3, #1
 8008744:	d101      	bne.n	800874a <HAL_PCD_EP_SetStall+0x82>
 8008746:	2302      	movs	r3, #2
 8008748:	e01d      	b.n	8008786 <HAL_PCD_EP_SetStall+0xbe>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68f9      	ldr	r1, [r7, #12]
 8008758:	4618      	mov	r0, r3
 800875a:	f002 fcc1 	bl	800b0e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800875e:	78fb      	ldrb	r3, [r7, #3]
 8008760:	f003 030f 	and.w	r3, r3, #15
 8008764:	2b00      	cmp	r3, #0
 8008766:	d109      	bne.n	800877c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6818      	ldr	r0, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	7999      	ldrb	r1, [r3, #6]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008776:	461a      	mov	r2, r3
 8008778:	f002 feb2 	bl	800b4e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008784:	2300      	movs	r3, #0
}
 8008786:	4618      	mov	r0, r3
 8008788:	3710      	adds	r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}

0800878e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b084      	sub	sp, #16
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
 8008796:	460b      	mov	r3, r1
 8008798:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800879a:	78fb      	ldrb	r3, [r7, #3]
 800879c:	f003 030f 	and.w	r3, r3, #15
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	7912      	ldrb	r2, [r2, #4]
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d901      	bls.n	80087ac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80087a8:	2301      	movs	r3, #1
 80087aa:	e042      	b.n	8008832 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80087ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	da0f      	bge.n	80087d4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087b4:	78fb      	ldrb	r3, [r7, #3]
 80087b6:	f003 020f 	and.w	r2, r3, #15
 80087ba:	4613      	mov	r3, r2
 80087bc:	00db      	lsls	r3, r3, #3
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	3310      	adds	r3, #16
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	4413      	add	r3, r2
 80087c8:	3304      	adds	r3, #4
 80087ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2201      	movs	r2, #1
 80087d0:	705a      	strb	r2, [r3, #1]
 80087d2:	e00f      	b.n	80087f4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	f003 020f 	and.w	r2, r3, #15
 80087da:	4613      	mov	r3, r2
 80087dc:	00db      	lsls	r3, r3, #3
 80087de:	4413      	add	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	4413      	add	r3, r2
 80087ea:	3304      	adds	r3, #4
 80087ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80087fa:	78fb      	ldrb	r3, [r7, #3]
 80087fc:	f003 030f 	and.w	r3, r3, #15
 8008800:	b2da      	uxtb	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800880c:	2b01      	cmp	r3, #1
 800880e:	d101      	bne.n	8008814 <HAL_PCD_EP_ClrStall+0x86>
 8008810:	2302      	movs	r3, #2
 8008812:	e00e      	b.n	8008832 <HAL_PCD_EP_ClrStall+0xa4>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68f9      	ldr	r1, [r7, #12]
 8008822:	4618      	mov	r0, r3
 8008824:	f002 fcca 	bl	800b1bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008830:	2300      	movs	r3, #0
}
 8008832:	4618      	mov	r0, r3
 8008834:	3710      	adds	r7, #16
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}

0800883a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b084      	sub	sp, #16
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
 8008842:	460b      	mov	r3, r1
 8008844:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008846:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800884a:	2b00      	cmp	r3, #0
 800884c:	da0c      	bge.n	8008868 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800884e:	78fb      	ldrb	r3, [r7, #3]
 8008850:	f003 020f 	and.w	r2, r3, #15
 8008854:	4613      	mov	r3, r2
 8008856:	00db      	lsls	r3, r3, #3
 8008858:	4413      	add	r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	3310      	adds	r3, #16
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	4413      	add	r3, r2
 8008862:	3304      	adds	r3, #4
 8008864:	60fb      	str	r3, [r7, #12]
 8008866:	e00c      	b.n	8008882 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008868:	78fb      	ldrb	r3, [r7, #3]
 800886a:	f003 020f 	and.w	r2, r3, #15
 800886e:	4613      	mov	r3, r2
 8008870:	00db      	lsls	r3, r3, #3
 8008872:	4413      	add	r3, r2
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	4413      	add	r3, r2
 800887e:	3304      	adds	r3, #4
 8008880:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68f9      	ldr	r1, [r7, #12]
 8008888:	4618      	mov	r0, r3
 800888a:	f002 fae9 	bl	800ae60 <USB_EPStopXfer>
 800888e:	4603      	mov	r3, r0
 8008890:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008892:	7afb      	ldrb	r3, [r7, #11]
}
 8008894:	4618      	mov	r0, r3
 8008896:	3710      	adds	r7, #16
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}

0800889c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b08a      	sub	sp, #40	@ 0x28
 80088a0:	af02      	add	r7, sp, #8
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80088b0:	683a      	ldr	r2, [r7, #0]
 80088b2:	4613      	mov	r3, r2
 80088b4:	00db      	lsls	r3, r3, #3
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	3310      	adds	r3, #16
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	4413      	add	r3, r2
 80088c0:	3304      	adds	r3, #4
 80088c2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	695a      	ldr	r2, [r3, #20]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	691b      	ldr	r3, [r3, #16]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d901      	bls.n	80088d4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e06b      	b.n	80089ac <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	691a      	ldr	r2, [r3, #16]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	69fa      	ldr	r2, [r7, #28]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d902      	bls.n	80088f0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	3303      	adds	r3, #3
 80088f4:	089b      	lsrs	r3, r3, #2
 80088f6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80088f8:	e02a      	b.n	8008950 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	691a      	ldr	r2, [r3, #16]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	695b      	ldr	r3, [r3, #20]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	69fa      	ldr	r2, [r7, #28]
 800890c:	429a      	cmp	r2, r3
 800890e:	d902      	bls.n	8008916 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	3303      	adds	r3, #3
 800891a:	089b      	lsrs	r3, r3, #2
 800891c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	68d9      	ldr	r1, [r3, #12]
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	b2da      	uxtb	r2, r3
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	4603      	mov	r3, r0
 8008932:	6978      	ldr	r0, [r7, #20]
 8008934:	f002 fb3e 	bl	800afb4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	68da      	ldr	r2, [r3, #12]
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	441a      	add	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	695a      	ldr	r2, [r3, #20]
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	441a      	add	r2, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	015a      	lsls	r2, r3, #5
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	4413      	add	r3, r2
 8008958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800895c:	699b      	ldr	r3, [r3, #24]
 800895e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008960:	69ba      	ldr	r2, [r7, #24]
 8008962:	429a      	cmp	r2, r3
 8008964:	d809      	bhi.n	800897a <PCD_WriteEmptyTxFifo+0xde>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	695a      	ldr	r2, [r3, #20]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800896e:	429a      	cmp	r2, r3
 8008970:	d203      	bcs.n	800897a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1bf      	bne.n	80088fa <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	691a      	ldr	r2, [r3, #16]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	695b      	ldr	r3, [r3, #20]
 8008982:	429a      	cmp	r2, r3
 8008984:	d811      	bhi.n	80089aa <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	f003 030f 	and.w	r3, r3, #15
 800898c:	2201      	movs	r2, #1
 800898e:	fa02 f303 	lsl.w	r3, r2, r3
 8008992:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800899a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	43db      	mvns	r3, r3
 80089a0:	6939      	ldr	r1, [r7, #16]
 80089a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80089a6:	4013      	ands	r3, r2
 80089a8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3720      	adds	r7, #32
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b088      	sub	sp, #32
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	333c      	adds	r3, #60	@ 0x3c
 80089cc:	3304      	adds	r3, #4
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	015a      	lsls	r2, r3, #5
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	4413      	add	r3, r2
 80089da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	799b      	ldrb	r3, [r3, #6]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d17b      	bne.n	8008ae2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	f003 0308 	and.w	r3, r3, #8
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d015      	beq.n	8008a20 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	4a61      	ldr	r2, [pc, #388]	@ (8008b7c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	f240 80b9 	bls.w	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 80b3 	beq.w	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a16:	461a      	mov	r2, r3
 8008a18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a1c:	6093      	str	r3, [r2, #8]
 8008a1e:	e0a7      	b.n	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	f003 0320 	and.w	r3, r3, #32
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d009      	beq.n	8008a3e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	015a      	lsls	r2, r3, #5
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	4413      	add	r3, r2
 8008a32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a36:	461a      	mov	r2, r3
 8008a38:	2320      	movs	r3, #32
 8008a3a:	6093      	str	r3, [r2, #8]
 8008a3c:	e098      	b.n	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f040 8093 	bne.w	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	4a4b      	ldr	r2, [pc, #300]	@ (8008b7c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d90f      	bls.n	8008a72 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d00a      	beq.n	8008a72 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	015a      	lsls	r2, r3, #5
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	4413      	add	r3, r2
 8008a64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a68:	461a      	mov	r2, r3
 8008a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a6e:	6093      	str	r3, [r2, #8]
 8008a70:	e07e      	b.n	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008a72:	683a      	ldr	r2, [r7, #0]
 8008a74:	4613      	mov	r3, r2
 8008a76:	00db      	lsls	r3, r3, #3
 8008a78:	4413      	add	r3, r2
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	4413      	add	r3, r2
 8008a84:	3304      	adds	r3, #4
 8008a86:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6a1a      	ldr	r2, [r3, #32]
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	0159      	lsls	r1, r3, #5
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	440b      	add	r3, r1
 8008a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a9e:	1ad2      	subs	r2, r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d114      	bne.n	8008ad4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d109      	bne.n	8008ac6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6818      	ldr	r0, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008abc:	461a      	mov	r2, r3
 8008abe:	2101      	movs	r1, #1
 8008ac0:	f002 fd0e 	bl	800b4e0 <USB_EP0_OutStart>
 8008ac4:	e006      	b.n	8008ad4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	68da      	ldr	r2, [r3, #12]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	441a      	add	r2, r3
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	4619      	mov	r1, r3
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f005 f85e 	bl	800db9c <HAL_PCD_DataOutStageCallback>
 8008ae0:	e046      	b.n	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	4a26      	ldr	r2, [pc, #152]	@ (8008b80 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d124      	bne.n	8008b34 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d00a      	beq.n	8008b0a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	015a      	lsls	r2, r3, #5
 8008af8:	69bb      	ldr	r3, [r7, #24]
 8008afa:	4413      	add	r3, r2
 8008afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b00:	461a      	mov	r2, r3
 8008b02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b06:	6093      	str	r3, [r2, #8]
 8008b08:	e032      	b.n	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	f003 0320 	and.w	r3, r3, #32
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d008      	beq.n	8008b26 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	69bb      	ldr	r3, [r7, #24]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b20:	461a      	mov	r2, r3
 8008b22:	2320      	movs	r3, #32
 8008b24:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f005 f835 	bl	800db9c <HAL_PCD_DataOutStageCallback>
 8008b32:	e01d      	b.n	8008b70 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d114      	bne.n	8008b64 <PCD_EP_OutXfrComplete_int+0x1b0>
 8008b3a:	6879      	ldr	r1, [r7, #4]
 8008b3c:	683a      	ldr	r2, [r7, #0]
 8008b3e:	4613      	mov	r3, r2
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	4413      	add	r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	440b      	add	r3, r1
 8008b48:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d108      	bne.n	8008b64 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6818      	ldr	r0, [r3, #0]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	2100      	movs	r1, #0
 8008b60:	f002 fcbe 	bl	800b4e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	4619      	mov	r1, r3
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f005 f816 	bl	800db9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3720      	adds	r7, #32
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	4f54300a 	.word	0x4f54300a
 8008b80:	4f54310a 	.word	0x4f54310a

08008b84 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	333c      	adds	r3, #60	@ 0x3c
 8008b9c:	3304      	adds	r3, #4
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	4a15      	ldr	r2, [pc, #84]	@ (8008c0c <PCD_EP_OutSetupPacket_int+0x88>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d90e      	bls.n	8008bd8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d009      	beq.n	8008bd8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	015a      	lsls	r2, r3, #5
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bd6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f004 ffcd 	bl	800db78 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	4a0a      	ldr	r2, [pc, #40]	@ (8008c0c <PCD_EP_OutSetupPacket_int+0x88>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d90c      	bls.n	8008c00 <PCD_EP_OutSetupPacket_int+0x7c>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	799b      	ldrb	r3, [r3, #6]
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d108      	bne.n	8008c00 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6818      	ldr	r0, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	f002 fc70 	bl	800b4e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3718      	adds	r7, #24
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	4f54300a 	.word	0x4f54300a

08008c10 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	460b      	mov	r3, r1
 8008c1a:	70fb      	strb	r3, [r7, #3]
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c26:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008c28:	78fb      	ldrb	r3, [r7, #3]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d107      	bne.n	8008c3e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008c2e:	883b      	ldrh	r3, [r7, #0]
 8008c30:	0419      	lsls	r1, r3, #16
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	430a      	orrs	r2, r1
 8008c3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8008c3c:	e028      	b.n	8008c90 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c44:	0c1b      	lsrs	r3, r3, #16
 8008c46:	68ba      	ldr	r2, [r7, #8]
 8008c48:	4413      	add	r3, r2
 8008c4a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73fb      	strb	r3, [r7, #15]
 8008c50:	e00d      	b.n	8008c6e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	7bfb      	ldrb	r3, [r7, #15]
 8008c58:	3340      	adds	r3, #64	@ 0x40
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	0c1b      	lsrs	r3, r3, #16
 8008c62:	68ba      	ldr	r2, [r7, #8]
 8008c64:	4413      	add	r3, r2
 8008c66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	73fb      	strb	r3, [r7, #15]
 8008c6e:	7bfa      	ldrb	r2, [r7, #15]
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	3b01      	subs	r3, #1
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d3ec      	bcc.n	8008c52 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008c78:	883b      	ldrh	r3, [r7, #0]
 8008c7a:	0418      	lsls	r0, r3, #16
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6819      	ldr	r1, [r3, #0]
 8008c80:	78fb      	ldrb	r3, [r7, #3]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	68ba      	ldr	r2, [r7, #8]
 8008c86:	4302      	orrs	r2, r0
 8008c88:	3340      	adds	r3, #64	@ 0x40
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	440b      	add	r3, r1
 8008c8e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3714      	adds	r7, #20
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b083      	sub	sp, #12
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	460b      	mov	r3, r1
 8008ca8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	887a      	ldrh	r2, [r7, #2]
 8008cb0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008cb2:	2300      	movs	r3, #0
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	460b      	mov	r3, r1
 8008cca:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008ccc:	bf00      	nop
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d101      	bne.n	8008cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e267      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0301 	and.w	r3, r3, #1
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d075      	beq.n	8008de2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008cf6:	4b88      	ldr	r3, [pc, #544]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 030c 	and.w	r3, r3, #12
 8008cfe:	2b04      	cmp	r3, #4
 8008d00:	d00c      	beq.n	8008d1c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d02:	4b85      	ldr	r3, [pc, #532]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008d0a:	2b08      	cmp	r3, #8
 8008d0c:	d112      	bne.n	8008d34 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d0e:	4b82      	ldr	r3, [pc, #520]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d1a:	d10b      	bne.n	8008d34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d05b      	beq.n	8008de0 <HAL_RCC_OscConfig+0x108>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d157      	bne.n	8008de0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e242      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d3c:	d106      	bne.n	8008d4c <HAL_RCC_OscConfig+0x74>
 8008d3e:	4b76      	ldr	r3, [pc, #472]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a75      	ldr	r2, [pc, #468]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d48:	6013      	str	r3, [r2, #0]
 8008d4a:	e01d      	b.n	8008d88 <HAL_RCC_OscConfig+0xb0>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d54:	d10c      	bne.n	8008d70 <HAL_RCC_OscConfig+0x98>
 8008d56:	4b70      	ldr	r3, [pc, #448]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a6f      	ldr	r2, [pc, #444]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008d60:	6013      	str	r3, [r2, #0]
 8008d62:	4b6d      	ldr	r3, [pc, #436]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a6c      	ldr	r2, [pc, #432]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	e00b      	b.n	8008d88 <HAL_RCC_OscConfig+0xb0>
 8008d70:	4b69      	ldr	r3, [pc, #420]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a68      	ldr	r2, [pc, #416]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d7a:	6013      	str	r3, [r2, #0]
 8008d7c:	4b66      	ldr	r3, [pc, #408]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a65      	ldr	r2, [pc, #404]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008d82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d013      	beq.n	8008db8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d90:	f7fa faf2 	bl	8003378 <HAL_GetTick>
 8008d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d96:	e008      	b.n	8008daa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d98:	f7fa faee 	bl	8003378 <HAL_GetTick>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	2b64      	cmp	r3, #100	@ 0x64
 8008da4:	d901      	bls.n	8008daa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008da6:	2303      	movs	r3, #3
 8008da8:	e207      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008daa:	4b5b      	ldr	r3, [pc, #364]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d0f0      	beq.n	8008d98 <HAL_RCC_OscConfig+0xc0>
 8008db6:	e014      	b.n	8008de2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008db8:	f7fa fade 	bl	8003378 <HAL_GetTick>
 8008dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008dbe:	e008      	b.n	8008dd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008dc0:	f7fa fada 	bl	8003378 <HAL_GetTick>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	1ad3      	subs	r3, r2, r3
 8008dca:	2b64      	cmp	r3, #100	@ 0x64
 8008dcc:	d901      	bls.n	8008dd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e1f3      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008dd2:	4b51      	ldr	r3, [pc, #324]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1f0      	bne.n	8008dc0 <HAL_RCC_OscConfig+0xe8>
 8008dde:	e000      	b.n	8008de2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 0302 	and.w	r3, r3, #2
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d063      	beq.n	8008eb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008dee:	4b4a      	ldr	r3, [pc, #296]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	f003 030c 	and.w	r3, r3, #12
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00b      	beq.n	8008e12 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008dfa:	4b47      	ldr	r3, [pc, #284]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008e02:	2b08      	cmp	r3, #8
 8008e04:	d11c      	bne.n	8008e40 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e06:	4b44      	ldr	r3, [pc, #272]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d116      	bne.n	8008e40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e12:	4b41      	ldr	r3, [pc, #260]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f003 0302 	and.w	r3, r3, #2
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d005      	beq.n	8008e2a <HAL_RCC_OscConfig+0x152>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d001      	beq.n	8008e2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008e26:	2301      	movs	r3, #1
 8008e28:	e1c7      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e2a:	4b3b      	ldr	r3, [pc, #236]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	00db      	lsls	r3, r3, #3
 8008e38:	4937      	ldr	r1, [pc, #220]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e3e:	e03a      	b.n	8008eb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d020      	beq.n	8008e8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e48:	4b34      	ldr	r3, [pc, #208]	@ (8008f1c <HAL_RCC_OscConfig+0x244>)
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e4e:	f7fa fa93 	bl	8003378 <HAL_GetTick>
 8008e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e54:	e008      	b.n	8008e68 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e56:	f7fa fa8f 	bl	8003378 <HAL_GetTick>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	1ad3      	subs	r3, r2, r3
 8008e60:	2b02      	cmp	r3, #2
 8008e62:	d901      	bls.n	8008e68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008e64:	2303      	movs	r3, #3
 8008e66:	e1a8      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e68:	4b2b      	ldr	r3, [pc, #172]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f003 0302 	and.w	r3, r3, #2
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d0f0      	beq.n	8008e56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e74:	4b28      	ldr	r3, [pc, #160]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	00db      	lsls	r3, r3, #3
 8008e82:	4925      	ldr	r1, [pc, #148]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008e84:	4313      	orrs	r3, r2
 8008e86:	600b      	str	r3, [r1, #0]
 8008e88:	e015      	b.n	8008eb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e8a:	4b24      	ldr	r3, [pc, #144]	@ (8008f1c <HAL_RCC_OscConfig+0x244>)
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e90:	f7fa fa72 	bl	8003378 <HAL_GetTick>
 8008e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e96:	e008      	b.n	8008eaa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e98:	f7fa fa6e 	bl	8003378 <HAL_GetTick>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d901      	bls.n	8008eaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e187      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 0302 	and.w	r3, r3, #2
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1f0      	bne.n	8008e98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 0308 	and.w	r3, r3, #8
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d036      	beq.n	8008f30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d016      	beq.n	8008ef8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008eca:	4b15      	ldr	r3, [pc, #84]	@ (8008f20 <HAL_RCC_OscConfig+0x248>)
 8008ecc:	2201      	movs	r2, #1
 8008ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ed0:	f7fa fa52 	bl	8003378 <HAL_GetTick>
 8008ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ed6:	e008      	b.n	8008eea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ed8:	f7fa fa4e 	bl	8003378 <HAL_GetTick>
 8008edc:	4602      	mov	r2, r0
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	1ad3      	subs	r3, r2, r3
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d901      	bls.n	8008eea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	e167      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008eea:	4b0b      	ldr	r3, [pc, #44]	@ (8008f18 <HAL_RCC_OscConfig+0x240>)
 8008eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0f0      	beq.n	8008ed8 <HAL_RCC_OscConfig+0x200>
 8008ef6:	e01b      	b.n	8008f30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ef8:	4b09      	ldr	r3, [pc, #36]	@ (8008f20 <HAL_RCC_OscConfig+0x248>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008efe:	f7fa fa3b 	bl	8003378 <HAL_GetTick>
 8008f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f04:	e00e      	b.n	8008f24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f06:	f7fa fa37 	bl	8003378 <HAL_GetTick>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	1ad3      	subs	r3, r2, r3
 8008f10:	2b02      	cmp	r3, #2
 8008f12:	d907      	bls.n	8008f24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008f14:	2303      	movs	r3, #3
 8008f16:	e150      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
 8008f18:	40023800 	.word	0x40023800
 8008f1c:	42470000 	.word	0x42470000
 8008f20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f24:	4b88      	ldr	r3, [pc, #544]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008f26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f28:	f003 0302 	and.w	r3, r3, #2
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d1ea      	bne.n	8008f06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f003 0304 	and.w	r3, r3, #4
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	f000 8097 	beq.w	800906c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f42:	4b81      	ldr	r3, [pc, #516]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d10f      	bne.n	8008f6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f4e:	2300      	movs	r3, #0
 8008f50:	60bb      	str	r3, [r7, #8]
 8008f52:	4b7d      	ldr	r3, [pc, #500]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f56:	4a7c      	ldr	r2, [pc, #496]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8008f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f66:	60bb      	str	r3, [r7, #8]
 8008f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f6e:	4b77      	ldr	r3, [pc, #476]	@ (800914c <HAL_RCC_OscConfig+0x474>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d118      	bne.n	8008fac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008f7a:	4b74      	ldr	r3, [pc, #464]	@ (800914c <HAL_RCC_OscConfig+0x474>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a73      	ldr	r2, [pc, #460]	@ (800914c <HAL_RCC_OscConfig+0x474>)
 8008f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f86:	f7fa f9f7 	bl	8003378 <HAL_GetTick>
 8008f8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f8c:	e008      	b.n	8008fa0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f8e:	f7fa f9f3 	bl	8003378 <HAL_GetTick>
 8008f92:	4602      	mov	r2, r0
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	1ad3      	subs	r3, r2, r3
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d901      	bls.n	8008fa0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008f9c:	2303      	movs	r3, #3
 8008f9e:	e10c      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800914c <HAL_RCC_OscConfig+0x474>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d0f0      	beq.n	8008f8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d106      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x2ea>
 8008fb4:	4b64      	ldr	r3, [pc, #400]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fb8:	4a63      	ldr	r2, [pc, #396]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fba:	f043 0301 	orr.w	r3, r3, #1
 8008fbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fc0:	e01c      	b.n	8008ffc <HAL_RCC_OscConfig+0x324>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	2b05      	cmp	r3, #5
 8008fc8:	d10c      	bne.n	8008fe4 <HAL_RCC_OscConfig+0x30c>
 8008fca:	4b5f      	ldr	r3, [pc, #380]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fce:	4a5e      	ldr	r2, [pc, #376]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fd0:	f043 0304 	orr.w	r3, r3, #4
 8008fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fd6:	4b5c      	ldr	r3, [pc, #368]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fda:	4a5b      	ldr	r2, [pc, #364]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fdc:	f043 0301 	orr.w	r3, r3, #1
 8008fe0:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fe2:	e00b      	b.n	8008ffc <HAL_RCC_OscConfig+0x324>
 8008fe4:	4b58      	ldr	r3, [pc, #352]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fe8:	4a57      	ldr	r2, [pc, #348]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008fea:	f023 0301 	bic.w	r3, r3, #1
 8008fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ff0:	4b55      	ldr	r3, [pc, #340]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ff4:	4a54      	ldr	r2, [pc, #336]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8008ff6:	f023 0304 	bic.w	r3, r3, #4
 8008ffa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d015      	beq.n	8009030 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009004:	f7fa f9b8 	bl	8003378 <HAL_GetTick>
 8009008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800900a:	e00a      	b.n	8009022 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800900c:	f7fa f9b4 	bl	8003378 <HAL_GetTick>
 8009010:	4602      	mov	r2, r0
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800901a:	4293      	cmp	r3, r2
 800901c:	d901      	bls.n	8009022 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800901e:	2303      	movs	r3, #3
 8009020:	e0cb      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009022:	4b49      	ldr	r3, [pc, #292]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009026:	f003 0302 	and.w	r3, r3, #2
 800902a:	2b00      	cmp	r3, #0
 800902c:	d0ee      	beq.n	800900c <HAL_RCC_OscConfig+0x334>
 800902e:	e014      	b.n	800905a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009030:	f7fa f9a2 	bl	8003378 <HAL_GetTick>
 8009034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009036:	e00a      	b.n	800904e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009038:	f7fa f99e 	bl	8003378 <HAL_GetTick>
 800903c:	4602      	mov	r2, r0
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009046:	4293      	cmp	r3, r2
 8009048:	d901      	bls.n	800904e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800904a:	2303      	movs	r3, #3
 800904c:	e0b5      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800904e:	4b3e      	ldr	r3, [pc, #248]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009052:	f003 0302 	and.w	r3, r3, #2
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1ee      	bne.n	8009038 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800905a:	7dfb      	ldrb	r3, [r7, #23]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d105      	bne.n	800906c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009060:	4b39      	ldr	r3, [pc, #228]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009064:	4a38      	ldr	r2, [pc, #224]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009066:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800906a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	2b00      	cmp	r3, #0
 8009072:	f000 80a1 	beq.w	80091b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009076:	4b34      	ldr	r3, [pc, #208]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	f003 030c 	and.w	r3, r3, #12
 800907e:	2b08      	cmp	r3, #8
 8009080:	d05c      	beq.n	800913c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	699b      	ldr	r3, [r3, #24]
 8009086:	2b02      	cmp	r3, #2
 8009088:	d141      	bne.n	800910e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800908a:	4b31      	ldr	r3, [pc, #196]	@ (8009150 <HAL_RCC_OscConfig+0x478>)
 800908c:	2200      	movs	r2, #0
 800908e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009090:	f7fa f972 	bl	8003378 <HAL_GetTick>
 8009094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009096:	e008      	b.n	80090aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009098:	f7fa f96e 	bl	8003378 <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d901      	bls.n	80090aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e087      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090aa:	4b27      	ldr	r3, [pc, #156]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1f0      	bne.n	8009098 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	69da      	ldr	r2, [r3, #28]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	431a      	orrs	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c4:	019b      	lsls	r3, r3, #6
 80090c6:	431a      	orrs	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090cc:	085b      	lsrs	r3, r3, #1
 80090ce:	3b01      	subs	r3, #1
 80090d0:	041b      	lsls	r3, r3, #16
 80090d2:	431a      	orrs	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d8:	061b      	lsls	r3, r3, #24
 80090da:	491b      	ldr	r1, [pc, #108]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 80090dc:	4313      	orrs	r3, r2
 80090de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80090e0:	4b1b      	ldr	r3, [pc, #108]	@ (8009150 <HAL_RCC_OscConfig+0x478>)
 80090e2:	2201      	movs	r2, #1
 80090e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090e6:	f7fa f947 	bl	8003378 <HAL_GetTick>
 80090ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80090ec:	e008      	b.n	8009100 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090ee:	f7fa f943 	bl	8003378 <HAL_GetTick>
 80090f2:	4602      	mov	r2, r0
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	1ad3      	subs	r3, r2, r3
 80090f8:	2b02      	cmp	r3, #2
 80090fa:	d901      	bls.n	8009100 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e05c      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009100:	4b11      	ldr	r3, [pc, #68]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d0f0      	beq.n	80090ee <HAL_RCC_OscConfig+0x416>
 800910c:	e054      	b.n	80091b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800910e:	4b10      	ldr	r3, [pc, #64]	@ (8009150 <HAL_RCC_OscConfig+0x478>)
 8009110:	2200      	movs	r2, #0
 8009112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009114:	f7fa f930 	bl	8003378 <HAL_GetTick>
 8009118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800911a:	e008      	b.n	800912e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800911c:	f7fa f92c 	bl	8003378 <HAL_GetTick>
 8009120:	4602      	mov	r2, r0
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	1ad3      	subs	r3, r2, r3
 8009126:	2b02      	cmp	r3, #2
 8009128:	d901      	bls.n	800912e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800912a:	2303      	movs	r3, #3
 800912c:	e045      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800912e:	4b06      	ldr	r3, [pc, #24]	@ (8009148 <HAL_RCC_OscConfig+0x470>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009136:	2b00      	cmp	r3, #0
 8009138:	d1f0      	bne.n	800911c <HAL_RCC_OscConfig+0x444>
 800913a:	e03d      	b.n	80091b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	699b      	ldr	r3, [r3, #24]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d107      	bne.n	8009154 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009144:	2301      	movs	r3, #1
 8009146:	e038      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
 8009148:	40023800 	.word	0x40023800
 800914c:	40007000 	.word	0x40007000
 8009150:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009154:	4b1b      	ldr	r3, [pc, #108]	@ (80091c4 <HAL_RCC_OscConfig+0x4ec>)
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	699b      	ldr	r3, [r3, #24]
 800915e:	2b01      	cmp	r3, #1
 8009160:	d028      	beq.n	80091b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800916c:	429a      	cmp	r2, r3
 800916e:	d121      	bne.n	80091b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800917a:	429a      	cmp	r2, r3
 800917c:	d11a      	bne.n	80091b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009184:	4013      	ands	r3, r2
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800918a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800918c:	4293      	cmp	r3, r2
 800918e:	d111      	bne.n	80091b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800919a:	085b      	lsrs	r3, r3, #1
 800919c:	3b01      	subs	r3, #1
 800919e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d107      	bne.n	80091b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d001      	beq.n	80091b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e000      	b.n	80091ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3718      	adds	r7, #24
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	40023800 	.word	0x40023800

080091c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	e0cc      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091dc:	4b68      	ldr	r3, [pc, #416]	@ (8009380 <HAL_RCC_ClockConfig+0x1b8>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0307 	and.w	r3, r3, #7
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d90c      	bls.n	8009204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ea:	4b65      	ldr	r3, [pc, #404]	@ (8009380 <HAL_RCC_ClockConfig+0x1b8>)
 80091ec:	683a      	ldr	r2, [r7, #0]
 80091ee:	b2d2      	uxtb	r2, r2
 80091f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091f2:	4b63      	ldr	r3, [pc, #396]	@ (8009380 <HAL_RCC_ClockConfig+0x1b8>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 0307 	and.w	r3, r3, #7
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d001      	beq.n	8009204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009200:	2301      	movs	r3, #1
 8009202:	e0b8      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 0302 	and.w	r3, r3, #2
 800920c:	2b00      	cmp	r3, #0
 800920e:	d020      	beq.n	8009252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 0304 	and.w	r3, r3, #4
 8009218:	2b00      	cmp	r3, #0
 800921a:	d005      	beq.n	8009228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800921c:	4b59      	ldr	r3, [pc, #356]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	4a58      	ldr	r2, [pc, #352]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009222:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009226:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 0308 	and.w	r3, r3, #8
 8009230:	2b00      	cmp	r3, #0
 8009232:	d005      	beq.n	8009240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009234:	4b53      	ldr	r3, [pc, #332]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	4a52      	ldr	r2, [pc, #328]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800923a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800923e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009240:	4b50      	ldr	r3, [pc, #320]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	494d      	ldr	r1, [pc, #308]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800924e:	4313      	orrs	r3, r2
 8009250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	2b00      	cmp	r3, #0
 800925c:	d044      	beq.n	80092e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d107      	bne.n	8009276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009266:	4b47      	ldr	r3, [pc, #284]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800926e:	2b00      	cmp	r3, #0
 8009270:	d119      	bne.n	80092a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e07f      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	2b02      	cmp	r3, #2
 800927c:	d003      	beq.n	8009286 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009282:	2b03      	cmp	r3, #3
 8009284:	d107      	bne.n	8009296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009286:	4b3f      	ldr	r3, [pc, #252]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d109      	bne.n	80092a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e06f      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009296:	4b3b      	ldr	r3, [pc, #236]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d101      	bne.n	80092a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e067      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80092a6:	4b37      	ldr	r3, [pc, #220]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f023 0203 	bic.w	r2, r3, #3
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	4934      	ldr	r1, [pc, #208]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 80092b4:	4313      	orrs	r3, r2
 80092b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80092b8:	f7fa f85e 	bl	8003378 <HAL_GetTick>
 80092bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092be:	e00a      	b.n	80092d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092c0:	f7fa f85a 	bl	8003378 <HAL_GetTick>
 80092c4:	4602      	mov	r2, r0
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d901      	bls.n	80092d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	e04f      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092d6:	4b2b      	ldr	r3, [pc, #172]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f003 020c 	and.w	r2, r3, #12
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d1eb      	bne.n	80092c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80092e8:	4b25      	ldr	r3, [pc, #148]	@ (8009380 <HAL_RCC_ClockConfig+0x1b8>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 0307 	and.w	r3, r3, #7
 80092f0:	683a      	ldr	r2, [r7, #0]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d20c      	bcs.n	8009310 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092f6:	4b22      	ldr	r3, [pc, #136]	@ (8009380 <HAL_RCC_ClockConfig+0x1b8>)
 80092f8:	683a      	ldr	r2, [r7, #0]
 80092fa:	b2d2      	uxtb	r2, r2
 80092fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80092fe:	4b20      	ldr	r3, [pc, #128]	@ (8009380 <HAL_RCC_ClockConfig+0x1b8>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f003 0307 	and.w	r3, r3, #7
 8009306:	683a      	ldr	r2, [r7, #0]
 8009308:	429a      	cmp	r2, r3
 800930a:	d001      	beq.n	8009310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	e032      	b.n	8009376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f003 0304 	and.w	r3, r3, #4
 8009318:	2b00      	cmp	r3, #0
 800931a:	d008      	beq.n	800932e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800931c:	4b19      	ldr	r3, [pc, #100]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	68db      	ldr	r3, [r3, #12]
 8009328:	4916      	ldr	r1, [pc, #88]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800932a:	4313      	orrs	r3, r2
 800932c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f003 0308 	and.w	r3, r3, #8
 8009336:	2b00      	cmp	r3, #0
 8009338:	d009      	beq.n	800934e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800933a:	4b12      	ldr	r3, [pc, #72]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	00db      	lsls	r3, r3, #3
 8009348:	490e      	ldr	r1, [pc, #56]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 800934a:	4313      	orrs	r3, r2
 800934c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800934e:	f000 f821 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 8009352:	4602      	mov	r2, r0
 8009354:	4b0b      	ldr	r3, [pc, #44]	@ (8009384 <HAL_RCC_ClockConfig+0x1bc>)
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	091b      	lsrs	r3, r3, #4
 800935a:	f003 030f 	and.w	r3, r3, #15
 800935e:	490a      	ldr	r1, [pc, #40]	@ (8009388 <HAL_RCC_ClockConfig+0x1c0>)
 8009360:	5ccb      	ldrb	r3, [r1, r3]
 8009362:	fa22 f303 	lsr.w	r3, r2, r3
 8009366:	4a09      	ldr	r2, [pc, #36]	@ (800938c <HAL_RCC_ClockConfig+0x1c4>)
 8009368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800936a:	4b09      	ldr	r3, [pc, #36]	@ (8009390 <HAL_RCC_ClockConfig+0x1c8>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4618      	mov	r0, r3
 8009370:	f7f9 ffbe 	bl	80032f0 <HAL_InitTick>

  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	40023c00 	.word	0x40023c00
 8009384:	40023800 	.word	0x40023800
 8009388:	0800f0e8 	.word	0x0800f0e8
 800938c:	20000030 	.word	0x20000030
 8009390:	20000034 	.word	0x20000034

08009394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009398:	b090      	sub	sp, #64	@ 0x40
 800939a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800939c:	2300      	movs	r3, #0
 800939e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80093a0:	2300      	movs	r3, #0
 80093a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80093a4:	2300      	movs	r3, #0
 80093a6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093ac:	4b59      	ldr	r3, [pc, #356]	@ (8009514 <HAL_RCC_GetSysClockFreq+0x180>)
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	f003 030c 	and.w	r3, r3, #12
 80093b4:	2b08      	cmp	r3, #8
 80093b6:	d00d      	beq.n	80093d4 <HAL_RCC_GetSysClockFreq+0x40>
 80093b8:	2b08      	cmp	r3, #8
 80093ba:	f200 80a1 	bhi.w	8009500 <HAL_RCC_GetSysClockFreq+0x16c>
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d002      	beq.n	80093c8 <HAL_RCC_GetSysClockFreq+0x34>
 80093c2:	2b04      	cmp	r3, #4
 80093c4:	d003      	beq.n	80093ce <HAL_RCC_GetSysClockFreq+0x3a>
 80093c6:	e09b      	b.n	8009500 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80093c8:	4b53      	ldr	r3, [pc, #332]	@ (8009518 <HAL_RCC_GetSysClockFreq+0x184>)
 80093ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80093cc:	e09b      	b.n	8009506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80093ce:	4b53      	ldr	r3, [pc, #332]	@ (800951c <HAL_RCC_GetSysClockFreq+0x188>)
 80093d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80093d2:	e098      	b.n	8009506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80093d4:	4b4f      	ldr	r3, [pc, #316]	@ (8009514 <HAL_RCC_GetSysClockFreq+0x180>)
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80093de:	4b4d      	ldr	r3, [pc, #308]	@ (8009514 <HAL_RCC_GetSysClockFreq+0x180>)
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d028      	beq.n	800943c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80093ea:	4b4a      	ldr	r3, [pc, #296]	@ (8009514 <HAL_RCC_GetSysClockFreq+0x180>)
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	099b      	lsrs	r3, r3, #6
 80093f0:	2200      	movs	r2, #0
 80093f2:	623b      	str	r3, [r7, #32]
 80093f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80093f6:	6a3b      	ldr	r3, [r7, #32]
 80093f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80093fc:	2100      	movs	r1, #0
 80093fe:	4b47      	ldr	r3, [pc, #284]	@ (800951c <HAL_RCC_GetSysClockFreq+0x188>)
 8009400:	fb03 f201 	mul.w	r2, r3, r1
 8009404:	2300      	movs	r3, #0
 8009406:	fb00 f303 	mul.w	r3, r0, r3
 800940a:	4413      	add	r3, r2
 800940c:	4a43      	ldr	r2, [pc, #268]	@ (800951c <HAL_RCC_GetSysClockFreq+0x188>)
 800940e:	fba0 1202 	umull	r1, r2, r0, r2
 8009412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009414:	460a      	mov	r2, r1
 8009416:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009418:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800941a:	4413      	add	r3, r2
 800941c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800941e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009420:	2200      	movs	r2, #0
 8009422:	61bb      	str	r3, [r7, #24]
 8009424:	61fa      	str	r2, [r7, #28]
 8009426:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800942a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800942e:	f7f7 fb1d 	bl	8000a6c <__aeabi_uldivmod>
 8009432:	4602      	mov	r2, r0
 8009434:	460b      	mov	r3, r1
 8009436:	4613      	mov	r3, r2
 8009438:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800943a:	e053      	b.n	80094e4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800943c:	4b35      	ldr	r3, [pc, #212]	@ (8009514 <HAL_RCC_GetSysClockFreq+0x180>)
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	099b      	lsrs	r3, r3, #6
 8009442:	2200      	movs	r2, #0
 8009444:	613b      	str	r3, [r7, #16]
 8009446:	617a      	str	r2, [r7, #20]
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800944e:	f04f 0b00 	mov.w	fp, #0
 8009452:	4652      	mov	r2, sl
 8009454:	465b      	mov	r3, fp
 8009456:	f04f 0000 	mov.w	r0, #0
 800945a:	f04f 0100 	mov.w	r1, #0
 800945e:	0159      	lsls	r1, r3, #5
 8009460:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009464:	0150      	lsls	r0, r2, #5
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	ebb2 080a 	subs.w	r8, r2, sl
 800946e:	eb63 090b 	sbc.w	r9, r3, fp
 8009472:	f04f 0200 	mov.w	r2, #0
 8009476:	f04f 0300 	mov.w	r3, #0
 800947a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800947e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009482:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009486:	ebb2 0408 	subs.w	r4, r2, r8
 800948a:	eb63 0509 	sbc.w	r5, r3, r9
 800948e:	f04f 0200 	mov.w	r2, #0
 8009492:	f04f 0300 	mov.w	r3, #0
 8009496:	00eb      	lsls	r3, r5, #3
 8009498:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800949c:	00e2      	lsls	r2, r4, #3
 800949e:	4614      	mov	r4, r2
 80094a0:	461d      	mov	r5, r3
 80094a2:	eb14 030a 	adds.w	r3, r4, sl
 80094a6:	603b      	str	r3, [r7, #0]
 80094a8:	eb45 030b 	adc.w	r3, r5, fp
 80094ac:	607b      	str	r3, [r7, #4]
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	f04f 0300 	mov.w	r3, #0
 80094b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80094ba:	4629      	mov	r1, r5
 80094bc:	028b      	lsls	r3, r1, #10
 80094be:	4621      	mov	r1, r4
 80094c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80094c4:	4621      	mov	r1, r4
 80094c6:	028a      	lsls	r2, r1, #10
 80094c8:	4610      	mov	r0, r2
 80094ca:	4619      	mov	r1, r3
 80094cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ce:	2200      	movs	r2, #0
 80094d0:	60bb      	str	r3, [r7, #8]
 80094d2:	60fa      	str	r2, [r7, #12]
 80094d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094d8:	f7f7 fac8 	bl	8000a6c <__aeabi_uldivmod>
 80094dc:	4602      	mov	r2, r0
 80094de:	460b      	mov	r3, r1
 80094e0:	4613      	mov	r3, r2
 80094e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80094e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009514 <HAL_RCC_GetSysClockFreq+0x180>)
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	0c1b      	lsrs	r3, r3, #16
 80094ea:	f003 0303 	and.w	r3, r3, #3
 80094ee:	3301      	adds	r3, #1
 80094f0:	005b      	lsls	r3, r3, #1
 80094f2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80094f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80094f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80094fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80094fe:	e002      	b.n	8009506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009500:	4b05      	ldr	r3, [pc, #20]	@ (8009518 <HAL_RCC_GetSysClockFreq+0x184>)
 8009502:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009504:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009508:	4618      	mov	r0, r3
 800950a:	3740      	adds	r7, #64	@ 0x40
 800950c:	46bd      	mov	sp, r7
 800950e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009512:	bf00      	nop
 8009514:	40023800 	.word	0x40023800
 8009518:	00f42400 	.word	0x00f42400
 800951c:	017d7840 	.word	0x017d7840

08009520 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009520:	b480      	push	{r7}
 8009522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009524:	4b03      	ldr	r3, [pc, #12]	@ (8009534 <HAL_RCC_GetHCLKFreq+0x14>)
 8009526:	681b      	ldr	r3, [r3, #0]
}
 8009528:	4618      	mov	r0, r3
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop
 8009534:	20000030 	.word	0x20000030

08009538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800953c:	f7ff fff0 	bl	8009520 <HAL_RCC_GetHCLKFreq>
 8009540:	4602      	mov	r2, r0
 8009542:	4b05      	ldr	r3, [pc, #20]	@ (8009558 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	0a9b      	lsrs	r3, r3, #10
 8009548:	f003 0307 	and.w	r3, r3, #7
 800954c:	4903      	ldr	r1, [pc, #12]	@ (800955c <HAL_RCC_GetPCLK1Freq+0x24>)
 800954e:	5ccb      	ldrb	r3, [r1, r3]
 8009550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009554:	4618      	mov	r0, r3
 8009556:	bd80      	pop	{r7, pc}
 8009558:	40023800 	.word	0x40023800
 800955c:	0800f0f8 	.word	0x0800f0f8

08009560 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d101      	bne.n	8009572 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	e041      	b.n	80095f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2b00      	cmp	r3, #0
 800957c:	d106      	bne.n	800958c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f7f9 fa9a 	bl	8002ac0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2202      	movs	r2, #2
 8009590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	3304      	adds	r3, #4
 800959c:	4619      	mov	r1, r3
 800959e:	4610      	mov	r0, r2
 80095a0:	f000 fab2 	bl	8009b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2201      	movs	r2, #1
 80095d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2201      	movs	r2, #1
 80095e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2201      	movs	r2, #1
 80095f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3708      	adds	r7, #8
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
	...

08009600 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b01      	cmp	r3, #1
 8009612:	d001      	beq.n	8009618 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009614:	2301      	movs	r3, #1
 8009616:	e044      	b.n	80096a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2202      	movs	r2, #2
 800961c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68da      	ldr	r2, [r3, #12]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f042 0201 	orr.w	r2, r2, #1
 800962e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a1e      	ldr	r2, [pc, #120]	@ (80096b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d018      	beq.n	800966c <HAL_TIM_Base_Start_IT+0x6c>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009642:	d013      	beq.n	800966c <HAL_TIM_Base_Start_IT+0x6c>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a1a      	ldr	r2, [pc, #104]	@ (80096b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d00e      	beq.n	800966c <HAL_TIM_Base_Start_IT+0x6c>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	4a19      	ldr	r2, [pc, #100]	@ (80096b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8009654:	4293      	cmp	r3, r2
 8009656:	d009      	beq.n	800966c <HAL_TIM_Base_Start_IT+0x6c>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a17      	ldr	r2, [pc, #92]	@ (80096bc <HAL_TIM_Base_Start_IT+0xbc>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d004      	beq.n	800966c <HAL_TIM_Base_Start_IT+0x6c>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a16      	ldr	r2, [pc, #88]	@ (80096c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d111      	bne.n	8009690 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	f003 0307 	and.w	r3, r3, #7
 8009676:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2b06      	cmp	r3, #6
 800967c:	d010      	beq.n	80096a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	681a      	ldr	r2, [r3, #0]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f042 0201 	orr.w	r2, r2, #1
 800968c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800968e:	e007      	b.n	80096a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f042 0201 	orr.w	r2, r2, #1
 800969e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	40010000 	.word	0x40010000
 80096b4:	40000400 	.word	0x40000400
 80096b8:	40000800 	.word	0x40000800
 80096bc:	40000c00 	.word	0x40000c00
 80096c0:	40014000 	.word	0x40014000

080096c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f003 0302 	and.w	r3, r3, #2
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d020      	beq.n	8009728 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f003 0302 	and.w	r3, r3, #2
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d01b      	beq.n	8009728 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f06f 0202 	mvn.w	r2, #2
 80096f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2201      	movs	r2, #1
 80096fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	699b      	ldr	r3, [r3, #24]
 8009706:	f003 0303 	and.w	r3, r3, #3
 800970a:	2b00      	cmp	r3, #0
 800970c:	d003      	beq.n	8009716 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f9db 	bl	8009aca <HAL_TIM_IC_CaptureCallback>
 8009714:	e005      	b.n	8009722 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f9cd 	bl	8009ab6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 f9de 	bl	8009ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	f003 0304 	and.w	r3, r3, #4
 800972e:	2b00      	cmp	r3, #0
 8009730:	d020      	beq.n	8009774 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f003 0304 	and.w	r3, r3, #4
 8009738:	2b00      	cmp	r3, #0
 800973a:	d01b      	beq.n	8009774 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f06f 0204 	mvn.w	r2, #4
 8009744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2202      	movs	r2, #2
 800974a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	699b      	ldr	r3, [r3, #24]
 8009752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009756:	2b00      	cmp	r3, #0
 8009758:	d003      	beq.n	8009762 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 f9b5 	bl	8009aca <HAL_TIM_IC_CaptureCallback>
 8009760:	e005      	b.n	800976e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 f9a7 	bl	8009ab6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 f9b8 	bl	8009ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	f003 0308 	and.w	r3, r3, #8
 800977a:	2b00      	cmp	r3, #0
 800977c:	d020      	beq.n	80097c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f003 0308 	and.w	r3, r3, #8
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01b      	beq.n	80097c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f06f 0208 	mvn.w	r2, #8
 8009790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2204      	movs	r2, #4
 8009796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	69db      	ldr	r3, [r3, #28]
 800979e:	f003 0303 	and.w	r3, r3, #3
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d003      	beq.n	80097ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f98f 	bl	8009aca <HAL_TIM_IC_CaptureCallback>
 80097ac:	e005      	b.n	80097ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f981 	bl	8009ab6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 f992 	bl	8009ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	f003 0310 	and.w	r3, r3, #16
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d020      	beq.n	800980c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f003 0310 	and.w	r3, r3, #16
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d01b      	beq.n	800980c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f06f 0210 	mvn.w	r2, #16
 80097dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2208      	movs	r2, #8
 80097e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	69db      	ldr	r3, [r3, #28]
 80097ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d003      	beq.n	80097fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 f969 	bl	8009aca <HAL_TIM_IC_CaptureCallback>
 80097f8:	e005      	b.n	8009806 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 f95b 	bl	8009ab6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 f96c 	bl	8009ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	f003 0301 	and.w	r3, r3, #1
 8009812:	2b00      	cmp	r3, #0
 8009814:	d00c      	beq.n	8009830 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f003 0301 	and.w	r3, r3, #1
 800981c:	2b00      	cmp	r3, #0
 800981e:	d007      	beq.n	8009830 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f06f 0201 	mvn.w	r2, #1
 8009828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f7f7 faf4 	bl	8000e18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00c      	beq.n	8009854 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009840:	2b00      	cmp	r3, #0
 8009842:	d007      	beq.n	8009854 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800984c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 fb84 	bl	8009f5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800985a:	2b00      	cmp	r3, #0
 800985c:	d00c      	beq.n	8009878 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009864:	2b00      	cmp	r3, #0
 8009866:	d007      	beq.n	8009878 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f000 f93d 	bl	8009af2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	f003 0320 	and.w	r3, r3, #32
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00c      	beq.n	800989c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f003 0320 	and.w	r3, r3, #32
 8009888:	2b00      	cmp	r3, #0
 800988a:	d007      	beq.n	800989c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f06f 0220 	mvn.w	r2, #32
 8009894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f000 fb56 	bl	8009f48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800989c:	bf00      	nop
 800989e:	3710      	adds	r7, #16
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d101      	bne.n	80098c0 <HAL_TIM_ConfigClockSource+0x1c>
 80098bc:	2302      	movs	r3, #2
 80098be:	e0b4      	b.n	8009a2a <HAL_TIM_ConfigClockSource+0x186>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2202      	movs	r2, #2
 80098cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80098de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80098e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68ba      	ldr	r2, [r7, #8]
 80098ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098f8:	d03e      	beq.n	8009978 <HAL_TIM_ConfigClockSource+0xd4>
 80098fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098fe:	f200 8087 	bhi.w	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009906:	f000 8086 	beq.w	8009a16 <HAL_TIM_ConfigClockSource+0x172>
 800990a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800990e:	d87f      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009910:	2b70      	cmp	r3, #112	@ 0x70
 8009912:	d01a      	beq.n	800994a <HAL_TIM_ConfigClockSource+0xa6>
 8009914:	2b70      	cmp	r3, #112	@ 0x70
 8009916:	d87b      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009918:	2b60      	cmp	r3, #96	@ 0x60
 800991a:	d050      	beq.n	80099be <HAL_TIM_ConfigClockSource+0x11a>
 800991c:	2b60      	cmp	r3, #96	@ 0x60
 800991e:	d877      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009920:	2b50      	cmp	r3, #80	@ 0x50
 8009922:	d03c      	beq.n	800999e <HAL_TIM_ConfigClockSource+0xfa>
 8009924:	2b50      	cmp	r3, #80	@ 0x50
 8009926:	d873      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009928:	2b40      	cmp	r3, #64	@ 0x40
 800992a:	d058      	beq.n	80099de <HAL_TIM_ConfigClockSource+0x13a>
 800992c:	2b40      	cmp	r3, #64	@ 0x40
 800992e:	d86f      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009930:	2b30      	cmp	r3, #48	@ 0x30
 8009932:	d064      	beq.n	80099fe <HAL_TIM_ConfigClockSource+0x15a>
 8009934:	2b30      	cmp	r3, #48	@ 0x30
 8009936:	d86b      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009938:	2b20      	cmp	r3, #32
 800993a:	d060      	beq.n	80099fe <HAL_TIM_ConfigClockSource+0x15a>
 800993c:	2b20      	cmp	r3, #32
 800993e:	d867      	bhi.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
 8009940:	2b00      	cmp	r3, #0
 8009942:	d05c      	beq.n	80099fe <HAL_TIM_ConfigClockSource+0x15a>
 8009944:	2b10      	cmp	r3, #16
 8009946:	d05a      	beq.n	80099fe <HAL_TIM_ConfigClockSource+0x15a>
 8009948:	e062      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800995a:	f000 fa66 	bl	8009e2a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800996c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	609a      	str	r2, [r3, #8]
      break;
 8009976:	e04f      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009988:	f000 fa4f 	bl	8009e2a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	689a      	ldr	r2, [r3, #8]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800999a:	609a      	str	r2, [r3, #8]
      break;
 800999c:	e03c      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099aa:	461a      	mov	r2, r3
 80099ac:	f000 f9c3 	bl	8009d36 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2150      	movs	r1, #80	@ 0x50
 80099b6:	4618      	mov	r0, r3
 80099b8:	f000 fa1c 	bl	8009df4 <TIM_ITRx_SetConfig>
      break;
 80099bc:	e02c      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80099ca:	461a      	mov	r2, r3
 80099cc:	f000 f9e2 	bl	8009d94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2160      	movs	r1, #96	@ 0x60
 80099d6:	4618      	mov	r0, r3
 80099d8:	f000 fa0c 	bl	8009df4 <TIM_ITRx_SetConfig>
      break;
 80099dc:	e01c      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099ea:	461a      	mov	r2, r3
 80099ec:	f000 f9a3 	bl	8009d36 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2140      	movs	r1, #64	@ 0x40
 80099f6:	4618      	mov	r0, r3
 80099f8:	f000 f9fc 	bl	8009df4 <TIM_ITRx_SetConfig>
      break;
 80099fc:	e00c      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681a      	ldr	r2, [r3, #0]
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4619      	mov	r1, r3
 8009a08:	4610      	mov	r0, r2
 8009a0a:	f000 f9f3 	bl	8009df4 <TIM_ITRx_SetConfig>
      break;
 8009a0e:	e003      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	73fb      	strb	r3, [r7, #15]
      break;
 8009a14:	e000      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009a16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3710      	adds	r7, #16
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b082      	sub	sp, #8
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d101      	bne.n	8009a4a <HAL_TIM_SlaveConfigSynchro+0x18>
 8009a46:	2302      	movs	r3, #2
 8009a48:	e031      	b.n	8009aae <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2202      	movs	r2, #2
 8009a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009a5a:	6839      	ldr	r1, [r7, #0]
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 f8d9 	bl	8009c14 <TIM_SlaveTimer_SetConfig>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d009      	beq.n	8009a7c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e018      	b.n	8009aae <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68da      	ldr	r2, [r3, #12]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a8a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68da      	ldr	r2, [r3, #12]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009a9a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3708      	adds	r7, #8
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}

08009ab6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ab6:	b480      	push	{r7}
 8009ab8:	b083      	sub	sp, #12
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009abe:	bf00      	nop
 8009ac0:	370c      	adds	r7, #12
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009aca:	b480      	push	{r7}
 8009acc:	b083      	sub	sp, #12
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009ad2:	bf00      	nop
 8009ad4:	370c      	adds	r7, #12
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ade:	b480      	push	{r7}
 8009ae0:	b083      	sub	sp, #12
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ae6:	bf00      	nop
 8009ae8:	370c      	adds	r7, #12
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr

08009af2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009af2:	b480      	push	{r7}
 8009af4:	b083      	sub	sp, #12
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009afa:	bf00      	nop
 8009afc:	370c      	adds	r7, #12
 8009afe:	46bd      	mov	sp, r7
 8009b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b04:	4770      	bx	lr
	...

08009b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4a37      	ldr	r2, [pc, #220]	@ (8009bf8 <TIM_Base_SetConfig+0xf0>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d00f      	beq.n	8009b40 <TIM_Base_SetConfig+0x38>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b26:	d00b      	beq.n	8009b40 <TIM_Base_SetConfig+0x38>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a34      	ldr	r2, [pc, #208]	@ (8009bfc <TIM_Base_SetConfig+0xf4>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d007      	beq.n	8009b40 <TIM_Base_SetConfig+0x38>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	4a33      	ldr	r2, [pc, #204]	@ (8009c00 <TIM_Base_SetConfig+0xf8>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d003      	beq.n	8009b40 <TIM_Base_SetConfig+0x38>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	4a32      	ldr	r2, [pc, #200]	@ (8009c04 <TIM_Base_SetConfig+0xfc>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d108      	bne.n	8009b52 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	68fa      	ldr	r2, [r7, #12]
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4a28      	ldr	r2, [pc, #160]	@ (8009bf8 <TIM_Base_SetConfig+0xf0>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d01b      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b60:	d017      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	4a25      	ldr	r2, [pc, #148]	@ (8009bfc <TIM_Base_SetConfig+0xf4>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d013      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	4a24      	ldr	r2, [pc, #144]	@ (8009c00 <TIM_Base_SetConfig+0xf8>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d00f      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4a23      	ldr	r2, [pc, #140]	@ (8009c04 <TIM_Base_SetConfig+0xfc>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d00b      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	4a22      	ldr	r2, [pc, #136]	@ (8009c08 <TIM_Base_SetConfig+0x100>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d007      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	4a21      	ldr	r2, [pc, #132]	@ (8009c0c <TIM_Base_SetConfig+0x104>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d003      	beq.n	8009b92 <TIM_Base_SetConfig+0x8a>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	4a20      	ldr	r2, [pc, #128]	@ (8009c10 <TIM_Base_SetConfig+0x108>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d108      	bne.n	8009ba4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	68db      	ldr	r3, [r3, #12]
 8009b9e:	68fa      	ldr	r2, [r7, #12]
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	695b      	ldr	r3, [r3, #20]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	689a      	ldr	r2, [r3, #8]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8009bf8 <TIM_Base_SetConfig+0xf0>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d103      	bne.n	8009bd2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	691a      	ldr	r2, [r3, #16]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f043 0204 	orr.w	r2, r3, #4
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2201      	movs	r2, #1
 8009be2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	68fa      	ldr	r2, [r7, #12]
 8009be8:	601a      	str	r2, [r3, #0]
}
 8009bea:	bf00      	nop
 8009bec:	3714      	adds	r7, #20
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	40010000 	.word	0x40010000
 8009bfc:	40000400 	.word	0x40000400
 8009c00:	40000800 	.word	0x40000800
 8009c04:	40000c00 	.word	0x40000c00
 8009c08:	40014000 	.word	0x40014000
 8009c0c:	40014400 	.word	0x40014400
 8009c10:	40014800 	.word	0x40014800

08009c14 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b086      	sub	sp, #24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c30:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	693a      	ldr	r2, [r7, #16]
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	f023 0307 	bic.w	r3, r3, #7
 8009c42:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	693a      	ldr	r2, [r7, #16]
 8009c54:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	2b70      	cmp	r3, #112	@ 0x70
 8009c5c:	d01a      	beq.n	8009c94 <TIM_SlaveTimer_SetConfig+0x80>
 8009c5e:	2b70      	cmp	r3, #112	@ 0x70
 8009c60:	d860      	bhi.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
 8009c62:	2b60      	cmp	r3, #96	@ 0x60
 8009c64:	d054      	beq.n	8009d10 <TIM_SlaveTimer_SetConfig+0xfc>
 8009c66:	2b60      	cmp	r3, #96	@ 0x60
 8009c68:	d85c      	bhi.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
 8009c6a:	2b50      	cmp	r3, #80	@ 0x50
 8009c6c:	d046      	beq.n	8009cfc <TIM_SlaveTimer_SetConfig+0xe8>
 8009c6e:	2b50      	cmp	r3, #80	@ 0x50
 8009c70:	d858      	bhi.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
 8009c72:	2b40      	cmp	r3, #64	@ 0x40
 8009c74:	d019      	beq.n	8009caa <TIM_SlaveTimer_SetConfig+0x96>
 8009c76:	2b40      	cmp	r3, #64	@ 0x40
 8009c78:	d854      	bhi.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
 8009c7a:	2b30      	cmp	r3, #48	@ 0x30
 8009c7c:	d055      	beq.n	8009d2a <TIM_SlaveTimer_SetConfig+0x116>
 8009c7e:	2b30      	cmp	r3, #48	@ 0x30
 8009c80:	d850      	bhi.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
 8009c82:	2b20      	cmp	r3, #32
 8009c84:	d051      	beq.n	8009d2a <TIM_SlaveTimer_SetConfig+0x116>
 8009c86:	2b20      	cmp	r3, #32
 8009c88:	d84c      	bhi.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d04d      	beq.n	8009d2a <TIM_SlaveTimer_SetConfig+0x116>
 8009c8e:	2b10      	cmp	r3, #16
 8009c90:	d04b      	beq.n	8009d2a <TIM_SlaveTimer_SetConfig+0x116>
 8009c92:	e047      	b.n	8009d24 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009ca4:	f000 f8c1 	bl	8009e2a <TIM_ETR_SetConfig>
      break;
 8009ca8:	e040      	b.n	8009d2c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	2b05      	cmp	r3, #5
 8009cb0:	d101      	bne.n	8009cb6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	e03b      	b.n	8009d2e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6a1b      	ldr	r3, [r3, #32]
 8009cbc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	6a1a      	ldr	r2, [r3, #32]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f022 0201 	bic.w	r2, r2, #1
 8009ccc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	699b      	ldr	r3, [r3, #24]
 8009cd4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009cdc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	691b      	ldr	r3, [r3, #16]
 8009ce2:	011b      	lsls	r3, r3, #4
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	621a      	str	r2, [r3, #32]
      break;
 8009cfa:	e017      	b.n	8009d2c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d08:	461a      	mov	r2, r3
 8009d0a:	f000 f814 	bl	8009d36 <TIM_TI1_ConfigInputStage>
      break;
 8009d0e:	e00d      	b.n	8009d2c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d1c:	461a      	mov	r2, r3
 8009d1e:	f000 f839 	bl	8009d94 <TIM_TI2_ConfigInputStage>
      break;
 8009d22:	e003      	b.n	8009d2c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	75fb      	strb	r3, [r7, #23]
      break;
 8009d28:	e000      	b.n	8009d2c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009d2a:	bf00      	nop
  }

  return status;
 8009d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3718      	adds	r7, #24
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d36:	b480      	push	{r7}
 8009d38:	b087      	sub	sp, #28
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	60f8      	str	r0, [r7, #12]
 8009d3e:	60b9      	str	r1, [r7, #8]
 8009d40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6a1b      	ldr	r3, [r3, #32]
 8009d46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6a1b      	ldr	r3, [r3, #32]
 8009d4c:	f023 0201 	bic.w	r2, r3, #1
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	699b      	ldr	r3, [r3, #24]
 8009d58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	011b      	lsls	r3, r3, #4
 8009d66:	693a      	ldr	r2, [r7, #16]
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	f023 030a 	bic.w	r3, r3, #10
 8009d72:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d74:	697a      	ldr	r2, [r7, #20]
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	693a      	ldr	r2, [r7, #16]
 8009d80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	621a      	str	r2, [r3, #32]
}
 8009d88:	bf00      	nop
 8009d8a:	371c      	adds	r7, #28
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b087      	sub	sp, #28
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	60f8      	str	r0, [r7, #12]
 8009d9c:	60b9      	str	r1, [r7, #8]
 8009d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6a1b      	ldr	r3, [r3, #32]
 8009da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6a1b      	ldr	r3, [r3, #32]
 8009daa:	f023 0210 	bic.w	r2, r3, #16
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	699b      	ldr	r3, [r3, #24]
 8009db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	031b      	lsls	r3, r3, #12
 8009dc4:	693a      	ldr	r2, [r7, #16]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	011b      	lsls	r3, r3, #4
 8009dd6:	697a      	ldr	r2, [r7, #20]
 8009dd8:	4313      	orrs	r3, r2
 8009dda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	697a      	ldr	r2, [r7, #20]
 8009de6:	621a      	str	r2, [r3, #32]
}
 8009de8:	bf00      	nop
 8009dea:	371c      	adds	r7, #28
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e0a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e0c:	683a      	ldr	r2, [r7, #0]
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	4313      	orrs	r3, r2
 8009e12:	f043 0307 	orr.w	r3, r3, #7
 8009e16:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	68fa      	ldr	r2, [r7, #12]
 8009e1c:	609a      	str	r2, [r3, #8]
}
 8009e1e:	bf00      	nop
 8009e20:	3714      	adds	r7, #20
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr

08009e2a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e2a:	b480      	push	{r7}
 8009e2c:	b087      	sub	sp, #28
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	60f8      	str	r0, [r7, #12]
 8009e32:	60b9      	str	r1, [r7, #8]
 8009e34:	607a      	str	r2, [r7, #4]
 8009e36:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e44:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	021a      	lsls	r2, r3, #8
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	431a      	orrs	r2, r3
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	4313      	orrs	r3, r2
 8009e52:	697a      	ldr	r2, [r7, #20]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	697a      	ldr	r2, [r7, #20]
 8009e5c:	609a      	str	r2, [r3, #8]
}
 8009e5e:	bf00      	nop
 8009e60:	371c      	adds	r7, #28
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
	...

08009e6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b085      	sub	sp, #20
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d101      	bne.n	8009e84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e80:	2302      	movs	r3, #2
 8009e82:	e050      	b.n	8009f26 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2202      	movs	r2, #2
 8009e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68fa      	ldr	r2, [r7, #12]
 8009ebc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a1c      	ldr	r2, [pc, #112]	@ (8009f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d018      	beq.n	8009efa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ed0:	d013      	beq.n	8009efa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4a18      	ldr	r2, [pc, #96]	@ (8009f38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d00e      	beq.n	8009efa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a16      	ldr	r2, [pc, #88]	@ (8009f3c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d009      	beq.n	8009efa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a15      	ldr	r2, [pc, #84]	@ (8009f40 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d004      	beq.n	8009efa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a13      	ldr	r2, [pc, #76]	@ (8009f44 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d10c      	bne.n	8009f14 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	68ba      	ldr	r2, [r7, #8]
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	68ba      	ldr	r2, [r7, #8]
 8009f12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3714      	adds	r7, #20
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr
 8009f32:	bf00      	nop
 8009f34:	40010000 	.word	0x40010000
 8009f38:	40000400 	.word	0x40000400
 8009f3c:	40000800 	.word	0x40000800
 8009f40:	40000c00 	.word	0x40000c00
 8009f44:	40014000 	.word	0x40014000

08009f48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f50:	bf00      	nop
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f70:	b084      	sub	sp, #16
 8009f72:	b580      	push	{r7, lr}
 8009f74:	b084      	sub	sp, #16
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
 8009f7a:	f107 001c 	add.w	r0, r7, #28
 8009f7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d123      	bne.n	8009fd2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	68db      	ldr	r3, [r3, #12]
 8009f9a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009f9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	68db      	ldr	r3, [r3, #12]
 8009faa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009fb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d105      	bne.n	8009fc6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	68db      	ldr	r3, [r3, #12]
 8009fbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f001 fae8 	bl	800b59c <USB_CoreReset>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	73fb      	strb	r3, [r7, #15]
 8009fd0:	e01b      	b.n	800a00a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f001 fadc 	bl	800b59c <USB_CoreReset>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009fe8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d106      	bne.n	8009ffe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	639a      	str	r2, [r3, #56]	@ 0x38
 8009ffc:	e005      	b.n	800a00a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a002:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a00a:	7fbb      	ldrb	r3, [r7, #30]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d10b      	bne.n	800a028 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f043 0206 	orr.w	r2, r3, #6
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	f043 0220 	orr.w	r2, r3, #32
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a028:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a034:	b004      	add	sp, #16
 800a036:	4770      	bx	lr

0800a038 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a038:	b480      	push	{r7}
 800a03a:	b087      	sub	sp, #28
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	60b9      	str	r1, [r7, #8]
 800a042:	4613      	mov	r3, r2
 800a044:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a046:	79fb      	ldrb	r3, [r7, #7]
 800a048:	2b02      	cmp	r3, #2
 800a04a:	d165      	bne.n	800a118 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	4a41      	ldr	r2, [pc, #260]	@ (800a154 <USB_SetTurnaroundTime+0x11c>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d906      	bls.n	800a062 <USB_SetTurnaroundTime+0x2a>
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	4a40      	ldr	r2, [pc, #256]	@ (800a158 <USB_SetTurnaroundTime+0x120>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d202      	bcs.n	800a062 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a05c:	230f      	movs	r3, #15
 800a05e:	617b      	str	r3, [r7, #20]
 800a060:	e062      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	4a3c      	ldr	r2, [pc, #240]	@ (800a158 <USB_SetTurnaroundTime+0x120>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d306      	bcc.n	800a078 <USB_SetTurnaroundTime+0x40>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	4a3b      	ldr	r2, [pc, #236]	@ (800a15c <USB_SetTurnaroundTime+0x124>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d202      	bcs.n	800a078 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a072:	230e      	movs	r3, #14
 800a074:	617b      	str	r3, [r7, #20]
 800a076:	e057      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	4a38      	ldr	r2, [pc, #224]	@ (800a15c <USB_SetTurnaroundTime+0x124>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d306      	bcc.n	800a08e <USB_SetTurnaroundTime+0x56>
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	4a37      	ldr	r2, [pc, #220]	@ (800a160 <USB_SetTurnaroundTime+0x128>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d202      	bcs.n	800a08e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a088:	230d      	movs	r3, #13
 800a08a:	617b      	str	r3, [r7, #20]
 800a08c:	e04c      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	4a33      	ldr	r2, [pc, #204]	@ (800a160 <USB_SetTurnaroundTime+0x128>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d306      	bcc.n	800a0a4 <USB_SetTurnaroundTime+0x6c>
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	4a32      	ldr	r2, [pc, #200]	@ (800a164 <USB_SetTurnaroundTime+0x12c>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d802      	bhi.n	800a0a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a09e:	230c      	movs	r3, #12
 800a0a0:	617b      	str	r3, [r7, #20]
 800a0a2:	e041      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	4a2f      	ldr	r2, [pc, #188]	@ (800a164 <USB_SetTurnaroundTime+0x12c>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d906      	bls.n	800a0ba <USB_SetTurnaroundTime+0x82>
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	4a2e      	ldr	r2, [pc, #184]	@ (800a168 <USB_SetTurnaroundTime+0x130>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d802      	bhi.n	800a0ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a0b4:	230b      	movs	r3, #11
 800a0b6:	617b      	str	r3, [r7, #20]
 800a0b8:	e036      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	4a2a      	ldr	r2, [pc, #168]	@ (800a168 <USB_SetTurnaroundTime+0x130>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d906      	bls.n	800a0d0 <USB_SetTurnaroundTime+0x98>
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	4a29      	ldr	r2, [pc, #164]	@ (800a16c <USB_SetTurnaroundTime+0x134>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d802      	bhi.n	800a0d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a0ca:	230a      	movs	r3, #10
 800a0cc:	617b      	str	r3, [r7, #20]
 800a0ce:	e02b      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	4a26      	ldr	r2, [pc, #152]	@ (800a16c <USB_SetTurnaroundTime+0x134>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d906      	bls.n	800a0e6 <USB_SetTurnaroundTime+0xae>
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	4a25      	ldr	r2, [pc, #148]	@ (800a170 <USB_SetTurnaroundTime+0x138>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d202      	bcs.n	800a0e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a0e0:	2309      	movs	r3, #9
 800a0e2:	617b      	str	r3, [r7, #20]
 800a0e4:	e020      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	4a21      	ldr	r2, [pc, #132]	@ (800a170 <USB_SetTurnaroundTime+0x138>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d306      	bcc.n	800a0fc <USB_SetTurnaroundTime+0xc4>
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	4a20      	ldr	r2, [pc, #128]	@ (800a174 <USB_SetTurnaroundTime+0x13c>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d802      	bhi.n	800a0fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a0f6:	2308      	movs	r3, #8
 800a0f8:	617b      	str	r3, [r7, #20]
 800a0fa:	e015      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	4a1d      	ldr	r2, [pc, #116]	@ (800a174 <USB_SetTurnaroundTime+0x13c>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d906      	bls.n	800a112 <USB_SetTurnaroundTime+0xda>
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	4a1c      	ldr	r2, [pc, #112]	@ (800a178 <USB_SetTurnaroundTime+0x140>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d202      	bcs.n	800a112 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a10c:	2307      	movs	r3, #7
 800a10e:	617b      	str	r3, [r7, #20]
 800a110:	e00a      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a112:	2306      	movs	r3, #6
 800a114:	617b      	str	r3, [r7, #20]
 800a116:	e007      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a118:	79fb      	ldrb	r3, [r7, #7]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d102      	bne.n	800a124 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a11e:	2309      	movs	r3, #9
 800a120:	617b      	str	r3, [r7, #20]
 800a122:	e001      	b.n	800a128 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a124:	2309      	movs	r3, #9
 800a126:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	68da      	ldr	r2, [r3, #12]
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	029b      	lsls	r3, r3, #10
 800a13c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a140:	431a      	orrs	r2, r3
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a146:	2300      	movs	r3, #0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	371c      	adds	r7, #28
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr
 800a154:	00d8acbf 	.word	0x00d8acbf
 800a158:	00e4e1c0 	.word	0x00e4e1c0
 800a15c:	00f42400 	.word	0x00f42400
 800a160:	01067380 	.word	0x01067380
 800a164:	011a499f 	.word	0x011a499f
 800a168:	01312cff 	.word	0x01312cff
 800a16c:	014ca43f 	.word	0x014ca43f
 800a170:	016e3600 	.word	0x016e3600
 800a174:	01a6ab1f 	.word	0x01a6ab1f
 800a178:	01e84800 	.word	0x01e84800

0800a17c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b083      	sub	sp, #12
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	f043 0201 	orr.w	r2, r3, #1
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	370c      	adds	r7, #12
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr

0800a19e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a19e:	b480      	push	{r7}
 800a1a0:	b083      	sub	sp, #12
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	689b      	ldr	r3, [r3, #8]
 800a1aa:	f023 0201 	bic.w	r2, r3, #1
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	370c      	adds	r7, #12
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr

0800a1c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	460b      	mov	r3, r1
 800a1ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a1dc:	78fb      	ldrb	r3, [r7, #3]
 800a1de:	2b01      	cmp	r3, #1
 800a1e0:	d115      	bne.n	800a20e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a1ee:	200a      	movs	r0, #10
 800a1f0:	f7f9 f8ce 	bl	8003390 <HAL_Delay>
      ms += 10U;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	330a      	adds	r3, #10
 800a1f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f001 f93f 	bl	800b47e <USB_GetMode>
 800a200:	4603      	mov	r3, r0
 800a202:	2b01      	cmp	r3, #1
 800a204:	d01e      	beq.n	800a244 <USB_SetCurrentMode+0x84>
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2bc7      	cmp	r3, #199	@ 0xc7
 800a20a:	d9f0      	bls.n	800a1ee <USB_SetCurrentMode+0x2e>
 800a20c:	e01a      	b.n	800a244 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a20e:	78fb      	ldrb	r3, [r7, #3]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d115      	bne.n	800a240 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a220:	200a      	movs	r0, #10
 800a222:	f7f9 f8b5 	bl	8003390 <HAL_Delay>
      ms += 10U;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	330a      	adds	r3, #10
 800a22a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f001 f926 	bl	800b47e <USB_GetMode>
 800a232:	4603      	mov	r3, r0
 800a234:	2b00      	cmp	r3, #0
 800a236:	d005      	beq.n	800a244 <USB_SetCurrentMode+0x84>
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a23c:	d9f0      	bls.n	800a220 <USB_SetCurrentMode+0x60>
 800a23e:	e001      	b.n	800a244 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a240:	2301      	movs	r3, #1
 800a242:	e005      	b.n	800a250 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2bc8      	cmp	r3, #200	@ 0xc8
 800a248:	d101      	bne.n	800a24e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e000      	b.n	800a250 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a258:	b084      	sub	sp, #16
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b086      	sub	sp, #24
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
 800a262:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a266:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a26a:	2300      	movs	r3, #0
 800a26c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a272:	2300      	movs	r3, #0
 800a274:	613b      	str	r3, [r7, #16]
 800a276:	e009      	b.n	800a28c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	3340      	adds	r3, #64	@ 0x40
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	4413      	add	r3, r2
 800a282:	2200      	movs	r2, #0
 800a284:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	3301      	adds	r3, #1
 800a28a:	613b      	str	r3, [r7, #16]
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	2b0e      	cmp	r3, #14
 800a290:	d9f2      	bls.n	800a278 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a292:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a296:	2b00      	cmp	r3, #0
 800a298:	d11c      	bne.n	800a2d4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2a8:	f043 0302 	orr.w	r3, r3, #2
 800a2ac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	639a      	str	r2, [r3, #56]	@ 0x38
 800a2d2:	e00b      	b.n	800a2ec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2e4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a2f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d10d      	bne.n	800a31c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a304:	2b00      	cmp	r3, #0
 800a306:	d104      	bne.n	800a312 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a308:	2100      	movs	r1, #0
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 f968 	bl	800a5e0 <USB_SetDevSpeed>
 800a310:	e008      	b.n	800a324 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a312:	2101      	movs	r1, #1
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 f963 	bl	800a5e0 <USB_SetDevSpeed>
 800a31a:	e003      	b.n	800a324 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a31c:	2103      	movs	r1, #3
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 f95e 	bl	800a5e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a324:	2110      	movs	r1, #16
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 f8fa 	bl	800a520 <USB_FlushTxFifo>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d001      	beq.n	800a336 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a332:	2301      	movs	r3, #1
 800a334:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 f924 	bl	800a584 <USB_FlushRxFifo>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d001      	beq.n	800a346 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a34c:	461a      	mov	r2, r3
 800a34e:	2300      	movs	r3, #0
 800a350:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a358:	461a      	mov	r2, r3
 800a35a:	2300      	movs	r3, #0
 800a35c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a364:	461a      	mov	r2, r3
 800a366:	2300      	movs	r3, #0
 800a368:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a36a:	2300      	movs	r3, #0
 800a36c:	613b      	str	r3, [r7, #16]
 800a36e:	e043      	b.n	800a3f8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	015a      	lsls	r2, r3, #5
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	4413      	add	r3, r2
 800a378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a382:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a386:	d118      	bne.n	800a3ba <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d10a      	bne.n	800a3a4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	015a      	lsls	r2, r3, #5
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	4413      	add	r3, r2
 800a396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a39a:	461a      	mov	r2, r3
 800a39c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	e013      	b.n	800a3cc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	015a      	lsls	r2, r3, #5
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	4413      	add	r3, r2
 800a3ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a3b6:	6013      	str	r3, [r2, #0]
 800a3b8:	e008      	b.n	800a3cc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	015a      	lsls	r2, r3, #5
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3d8:	461a      	mov	r2, r3
 800a3da:	2300      	movs	r3, #0
 800a3dc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	015a      	lsls	r2, r3, #5
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a3f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	613b      	str	r3, [r7, #16]
 800a3f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	4293      	cmp	r3, r2
 800a402:	d3b5      	bcc.n	800a370 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a404:	2300      	movs	r3, #0
 800a406:	613b      	str	r3, [r7, #16]
 800a408:	e043      	b.n	800a492 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	015a      	lsls	r2, r3, #5
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	4413      	add	r3, r2
 800a412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a41c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a420:	d118      	bne.n	800a454 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d10a      	bne.n	800a43e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	015a      	lsls	r2, r3, #5
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	4413      	add	r3, r2
 800a430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a434:	461a      	mov	r2, r3
 800a436:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a43a:	6013      	str	r3, [r2, #0]
 800a43c:	e013      	b.n	800a466 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	015a      	lsls	r2, r3, #5
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	4413      	add	r3, r2
 800a446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a44a:	461a      	mov	r2, r3
 800a44c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a450:	6013      	str	r3, [r2, #0]
 800a452:	e008      	b.n	800a466 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a460:	461a      	mov	r2, r3
 800a462:	2300      	movs	r3, #0
 800a464:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	015a      	lsls	r2, r3, #5
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	4413      	add	r3, r2
 800a46e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a472:	461a      	mov	r2, r3
 800a474:	2300      	movs	r3, #0
 800a476:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	015a      	lsls	r2, r3, #5
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	4413      	add	r3, r2
 800a480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a484:	461a      	mov	r2, r3
 800a486:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a48a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	3301      	adds	r3, #1
 800a490:	613b      	str	r3, [r7, #16]
 800a492:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a496:	461a      	mov	r2, r3
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d3b5      	bcc.n	800a40a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4a4:	691b      	ldr	r3, [r3, #16]
 800a4a6:	68fa      	ldr	r2, [r7, #12]
 800a4a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a4ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4b0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a4be:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a4c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d105      	bne.n	800a4d4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	699b      	ldr	r3, [r3, #24]
 800a4cc:	f043 0210 	orr.w	r2, r3, #16
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	699a      	ldr	r2, [r3, #24]
 800a4d8:	4b10      	ldr	r3, [pc, #64]	@ (800a51c <USB_DevInit+0x2c4>)
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a4e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d005      	beq.n	800a4f4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	f043 0208 	orr.w	r2, r3, #8
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a4f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d107      	bne.n	800a50c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	699b      	ldr	r3, [r3, #24]
 800a500:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a504:	f043 0304 	orr.w	r3, r3, #4
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a50c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3718      	adds	r7, #24
 800a512:	46bd      	mov	sp, r7
 800a514:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a518:	b004      	add	sp, #16
 800a51a:	4770      	bx	lr
 800a51c:	803c3800 	.word	0x803c3800

0800a520 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a520:	b480      	push	{r7}
 800a522:	b085      	sub	sp, #20
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a52a:	2300      	movs	r3, #0
 800a52c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	3301      	adds	r3, #1
 800a532:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a53a:	d901      	bls.n	800a540 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a53c:	2303      	movs	r3, #3
 800a53e:	e01b      	b.n	800a578 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	691b      	ldr	r3, [r3, #16]
 800a544:	2b00      	cmp	r3, #0
 800a546:	daf2      	bge.n	800a52e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a548:	2300      	movs	r3, #0
 800a54a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	019b      	lsls	r3, r3, #6
 800a550:	f043 0220 	orr.w	r2, r3, #32
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	3301      	adds	r3, #1
 800a55c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a564:	d901      	bls.n	800a56a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e006      	b.n	800a578 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	691b      	ldr	r3, [r3, #16]
 800a56e:	f003 0320 	and.w	r3, r3, #32
 800a572:	2b20      	cmp	r3, #32
 800a574:	d0f0      	beq.n	800a558 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a576:	2300      	movs	r3, #0
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a584:	b480      	push	{r7}
 800a586:	b085      	sub	sp, #20
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a58c:	2300      	movs	r3, #0
 800a58e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	3301      	adds	r3, #1
 800a594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a59c:	d901      	bls.n	800a5a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e018      	b.n	800a5d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	daf2      	bge.n	800a590 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2210      	movs	r2, #16
 800a5b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5c0:	d901      	bls.n	800a5c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a5c2:	2303      	movs	r3, #3
 800a5c4:	e006      	b.n	800a5d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	f003 0310 	and.w	r3, r3, #16
 800a5ce:	2b10      	cmp	r3, #16
 800a5d0:	d0f0      	beq.n	800a5b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a5d2:	2300      	movs	r3, #0
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3714      	adds	r7, #20
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr

0800a5e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5f6:	681a      	ldr	r2, [r3, #0]
 800a5f8:	78fb      	ldrb	r3, [r7, #3]
 800a5fa:	68f9      	ldr	r1, [r7, #12]
 800a5fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a600:	4313      	orrs	r3, r2
 800a602:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a604:	2300      	movs	r3, #0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3714      	adds	r7, #20
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr

0800a612 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a612:	b480      	push	{r7}
 800a614:	b087      	sub	sp, #28
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a624:	689b      	ldr	r3, [r3, #8]
 800a626:	f003 0306 	and.w	r3, r3, #6
 800a62a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d102      	bne.n	800a638 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a632:	2300      	movs	r3, #0
 800a634:	75fb      	strb	r3, [r7, #23]
 800a636:	e00a      	b.n	800a64e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2b02      	cmp	r3, #2
 800a63c:	d002      	beq.n	800a644 <USB_GetDevSpeed+0x32>
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2b06      	cmp	r3, #6
 800a642:	d102      	bne.n	800a64a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a644:	2302      	movs	r3, #2
 800a646:	75fb      	strb	r3, [r7, #23]
 800a648:	e001      	b.n	800a64e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a64a:	230f      	movs	r3, #15
 800a64c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a64e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a650:	4618      	mov	r0, r3
 800a652:	371c      	adds	r7, #28
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	785b      	ldrb	r3, [r3, #1]
 800a674:	2b01      	cmp	r3, #1
 800a676:	d13a      	bne.n	800a6ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a67e:	69da      	ldr	r2, [r3, #28]
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	f003 030f 	and.w	r3, r3, #15
 800a688:	2101      	movs	r1, #1
 800a68a:	fa01 f303 	lsl.w	r3, r1, r3
 800a68e:	b29b      	uxth	r3, r3
 800a690:	68f9      	ldr	r1, [r7, #12]
 800a692:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a696:	4313      	orrs	r3, r2
 800a698:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	015a      	lsls	r2, r3, #5
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d155      	bne.n	800a75c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	015a      	lsls	r2, r3, #5
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	791b      	ldrb	r3, [r3, #4]
 800a6ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a6cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	059b      	lsls	r3, r3, #22
 800a6d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	68ba      	ldr	r2, [r7, #8]
 800a6d8:	0151      	lsls	r1, r2, #5
 800a6da:	68fa      	ldr	r2, [r7, #12]
 800a6dc:	440a      	add	r2, r1
 800a6de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6ea:	6013      	str	r3, [r2, #0]
 800a6ec:	e036      	b.n	800a75c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6f4:	69da      	ldr	r2, [r3, #28]
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	f003 030f 	and.w	r3, r3, #15
 800a6fe:	2101      	movs	r1, #1
 800a700:	fa01 f303 	lsl.w	r3, r1, r3
 800a704:	041b      	lsls	r3, r3, #16
 800a706:	68f9      	ldr	r1, [r7, #12]
 800a708:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a70c:	4313      	orrs	r3, r2
 800a70e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	015a      	lsls	r2, r3, #5
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	4413      	add	r3, r2
 800a718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a722:	2b00      	cmp	r3, #0
 800a724:	d11a      	bne.n	800a75c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	015a      	lsls	r2, r3, #5
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	4413      	add	r3, r2
 800a72e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a732:	681a      	ldr	r2, [r3, #0]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	791b      	ldrb	r3, [r3, #4]
 800a740:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a742:	430b      	orrs	r3, r1
 800a744:	4313      	orrs	r3, r2
 800a746:	68ba      	ldr	r2, [r7, #8]
 800a748:	0151      	lsls	r1, r2, #5
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	440a      	add	r2, r1
 800a74e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a75a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3714      	adds	r7, #20
 800a762:	46bd      	mov	sp, r7
 800a764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a768:	4770      	bx	lr
	...

0800a76c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b085      	sub	sp, #20
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	785b      	ldrb	r3, [r3, #1]
 800a784:	2b01      	cmp	r3, #1
 800a786:	d161      	bne.n	800a84c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	015a      	lsls	r2, r3, #5
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	4413      	add	r3, r2
 800a790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a79a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a79e:	d11f      	bne.n	800a7e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	015a      	lsls	r2, r3, #5
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	68ba      	ldr	r2, [r7, #8]
 800a7b0:	0151      	lsls	r1, r2, #5
 800a7b2:	68fa      	ldr	r2, [r7, #12]
 800a7b4:	440a      	add	r2, r1
 800a7b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a7be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	015a      	lsls	r2, r3, #5
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	68ba      	ldr	r2, [r7, #8]
 800a7d0:	0151      	lsls	r1, r2, #5
 800a7d2:	68fa      	ldr	r2, [r7, #12]
 800a7d4:	440a      	add	r2, r1
 800a7d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a7de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	f003 030f 	and.w	r3, r3, #15
 800a7f0:	2101      	movs	r1, #1
 800a7f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	43db      	mvns	r3, r3
 800a7fa:	68f9      	ldr	r1, [r7, #12]
 800a7fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a800:	4013      	ands	r3, r2
 800a802:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a80a:	69da      	ldr	r2, [r3, #28]
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	f003 030f 	and.w	r3, r3, #15
 800a814:	2101      	movs	r1, #1
 800a816:	fa01 f303 	lsl.w	r3, r1, r3
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	43db      	mvns	r3, r3
 800a81e:	68f9      	ldr	r1, [r7, #12]
 800a820:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a824:	4013      	ands	r3, r2
 800a826:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	015a      	lsls	r2, r3, #5
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	4413      	add	r3, r2
 800a830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	0159      	lsls	r1, r3, #5
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	440b      	add	r3, r1
 800a83e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a842:	4619      	mov	r1, r3
 800a844:	4b35      	ldr	r3, [pc, #212]	@ (800a91c <USB_DeactivateEndpoint+0x1b0>)
 800a846:	4013      	ands	r3, r2
 800a848:	600b      	str	r3, [r1, #0]
 800a84a:	e060      	b.n	800a90e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	015a      	lsls	r2, r3, #5
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	4413      	add	r3, r2
 800a854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a85e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a862:	d11f      	bne.n	800a8a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	015a      	lsls	r2, r3, #5
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	4413      	add	r3, r2
 800a86c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	68ba      	ldr	r2, [r7, #8]
 800a874:	0151      	lsls	r1, r2, #5
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	440a      	add	r2, r1
 800a87a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a87e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a882:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	015a      	lsls	r2, r3, #5
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	4413      	add	r3, r2
 800a88c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	68ba      	ldr	r2, [r7, #8]
 800a894:	0151      	lsls	r1, r2, #5
 800a896:	68fa      	ldr	r2, [r7, #12]
 800a898:	440a      	add	r2, r1
 800a89a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a89e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a8a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	f003 030f 	and.w	r3, r3, #15
 800a8b4:	2101      	movs	r1, #1
 800a8b6:	fa01 f303 	lsl.w	r3, r1, r3
 800a8ba:	041b      	lsls	r3, r3, #16
 800a8bc:	43db      	mvns	r3, r3
 800a8be:	68f9      	ldr	r1, [r7, #12]
 800a8c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8c4:	4013      	ands	r3, r2
 800a8c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8ce:	69da      	ldr	r2, [r3, #28]
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	f003 030f 	and.w	r3, r3, #15
 800a8d8:	2101      	movs	r1, #1
 800a8da:	fa01 f303 	lsl.w	r3, r1, r3
 800a8de:	041b      	lsls	r3, r3, #16
 800a8e0:	43db      	mvns	r3, r3
 800a8e2:	68f9      	ldr	r1, [r7, #12]
 800a8e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8e8:	4013      	ands	r3, r2
 800a8ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	015a      	lsls	r2, r3, #5
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	4413      	add	r3, r2
 800a8f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8f8:	681a      	ldr	r2, [r3, #0]
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	0159      	lsls	r1, r3, #5
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	440b      	add	r3, r1
 800a902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a906:	4619      	mov	r1, r3
 800a908:	4b05      	ldr	r3, [pc, #20]	@ (800a920 <USB_DeactivateEndpoint+0x1b4>)
 800a90a:	4013      	ands	r3, r2
 800a90c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3714      	adds	r7, #20
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr
 800a91c:	ec337800 	.word	0xec337800
 800a920:	eff37800 	.word	0xeff37800

0800a924 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b08a      	sub	sp, #40	@ 0x28
 800a928:	af02      	add	r7, sp, #8
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	4613      	mov	r3, r2
 800a930:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	785b      	ldrb	r3, [r3, #1]
 800a940:	2b01      	cmp	r3, #1
 800a942:	f040 817f 	bne.w	800ac44 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d132      	bne.n	800a9b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a94e:	69bb      	ldr	r3, [r7, #24]
 800a950:	015a      	lsls	r2, r3, #5
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	4413      	add	r3, r2
 800a956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	69ba      	ldr	r2, [r7, #24]
 800a95e:	0151      	lsls	r1, r2, #5
 800a960:	69fa      	ldr	r2, [r7, #28]
 800a962:	440a      	add	r2, r1
 800a964:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a968:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a96c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a970:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	015a      	lsls	r2, r3, #5
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	4413      	add	r3, r2
 800a97a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a97e:	691b      	ldr	r3, [r3, #16]
 800a980:	69ba      	ldr	r2, [r7, #24]
 800a982:	0151      	lsls	r1, r2, #5
 800a984:	69fa      	ldr	r2, [r7, #28]
 800a986:	440a      	add	r2, r1
 800a988:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a98c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a990:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	015a      	lsls	r2, r3, #5
 800a996:	69fb      	ldr	r3, [r7, #28]
 800a998:	4413      	add	r3, r2
 800a99a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a99e:	691b      	ldr	r3, [r3, #16]
 800a9a0:	69ba      	ldr	r2, [r7, #24]
 800a9a2:	0151      	lsls	r1, r2, #5
 800a9a4:	69fa      	ldr	r2, [r7, #28]
 800a9a6:	440a      	add	r2, r1
 800a9a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9ac:	0cdb      	lsrs	r3, r3, #19
 800a9ae:	04db      	lsls	r3, r3, #19
 800a9b0:	6113      	str	r3, [r2, #16]
 800a9b2:	e097      	b.n	800aae4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	015a      	lsls	r2, r3, #5
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	4413      	add	r3, r2
 800a9bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9c0:	691b      	ldr	r3, [r3, #16]
 800a9c2:	69ba      	ldr	r2, [r7, #24]
 800a9c4:	0151      	lsls	r1, r2, #5
 800a9c6:	69fa      	ldr	r2, [r7, #28]
 800a9c8:	440a      	add	r2, r1
 800a9ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9ce:	0cdb      	lsrs	r3, r3, #19
 800a9d0:	04db      	lsls	r3, r3, #19
 800a9d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	015a      	lsls	r2, r3, #5
 800a9d8:	69fb      	ldr	r3, [r7, #28]
 800a9da:	4413      	add	r3, r2
 800a9dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9e0:	691b      	ldr	r3, [r3, #16]
 800a9e2:	69ba      	ldr	r2, [r7, #24]
 800a9e4:	0151      	lsls	r1, r2, #5
 800a9e6:	69fa      	ldr	r2, [r7, #28]
 800a9e8:	440a      	add	r2, r1
 800a9ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a9f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a9f6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a9f8:	69bb      	ldr	r3, [r7, #24]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d11a      	bne.n	800aa34 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	691a      	ldr	r2, [r3, #16]
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d903      	bls.n	800aa12 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	689a      	ldr	r2, [r3, #8]
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	015a      	lsls	r2, r3, #5
 800aa16:	69fb      	ldr	r3, [r7, #28]
 800aa18:	4413      	add	r3, r2
 800aa1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa1e:	691b      	ldr	r3, [r3, #16]
 800aa20:	69ba      	ldr	r2, [r7, #24]
 800aa22:	0151      	lsls	r1, r2, #5
 800aa24:	69fa      	ldr	r2, [r7, #28]
 800aa26:	440a      	add	r2, r1
 800aa28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aa30:	6113      	str	r3, [r2, #16]
 800aa32:	e044      	b.n	800aabe <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	691a      	ldr	r2, [r3, #16]
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	689b      	ldr	r3, [r3, #8]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	1e5a      	subs	r2, r3, #1
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	689b      	ldr	r3, [r3, #8]
 800aa44:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa48:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800aa4a:	69bb      	ldr	r3, [r7, #24]
 800aa4c:	015a      	lsls	r2, r3, #5
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	4413      	add	r3, r2
 800aa52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa56:	691a      	ldr	r2, [r3, #16]
 800aa58:	8afb      	ldrh	r3, [r7, #22]
 800aa5a:	04d9      	lsls	r1, r3, #19
 800aa5c:	4ba4      	ldr	r3, [pc, #656]	@ (800acf0 <USB_EPStartXfer+0x3cc>)
 800aa5e:	400b      	ands	r3, r1
 800aa60:	69b9      	ldr	r1, [r7, #24]
 800aa62:	0148      	lsls	r0, r1, #5
 800aa64:	69f9      	ldr	r1, [r7, #28]
 800aa66:	4401      	add	r1, r0
 800aa68:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	791b      	ldrb	r3, [r3, #4]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d122      	bne.n	800aabe <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	015a      	lsls	r2, r3, #5
 800aa7c:	69fb      	ldr	r3, [r7, #28]
 800aa7e:	4413      	add	r3, r2
 800aa80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	69ba      	ldr	r2, [r7, #24]
 800aa88:	0151      	lsls	r1, r2, #5
 800aa8a:	69fa      	ldr	r2, [r7, #28]
 800aa8c:	440a      	add	r2, r1
 800aa8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa92:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800aa96:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	015a      	lsls	r2, r3, #5
 800aa9c:	69fb      	ldr	r3, [r7, #28]
 800aa9e:	4413      	add	r3, r2
 800aaa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaa4:	691a      	ldr	r2, [r3, #16]
 800aaa6:	8afb      	ldrh	r3, [r7, #22]
 800aaa8:	075b      	lsls	r3, r3, #29
 800aaaa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800aaae:	69b9      	ldr	r1, [r7, #24]
 800aab0:	0148      	lsls	r0, r1, #5
 800aab2:	69f9      	ldr	r1, [r7, #28]
 800aab4:	4401      	add	r1, r0
 800aab6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aaba:	4313      	orrs	r3, r2
 800aabc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800aabe:	69bb      	ldr	r3, [r7, #24]
 800aac0:	015a      	lsls	r2, r3, #5
 800aac2:	69fb      	ldr	r3, [r7, #28]
 800aac4:	4413      	add	r3, r2
 800aac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaca:	691a      	ldr	r2, [r3, #16]
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aad4:	69b9      	ldr	r1, [r7, #24]
 800aad6:	0148      	lsls	r0, r1, #5
 800aad8:	69f9      	ldr	r1, [r7, #28]
 800aada:	4401      	add	r1, r0
 800aadc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800aae0:	4313      	orrs	r3, r2
 800aae2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aae4:	79fb      	ldrb	r3, [r7, #7]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d14b      	bne.n	800ab82 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	69db      	ldr	r3, [r3, #28]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d009      	beq.n	800ab06 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aaf2:	69bb      	ldr	r3, [r7, #24]
 800aaf4:	015a      	lsls	r2, r3, #5
 800aaf6:	69fb      	ldr	r3, [r7, #28]
 800aaf8:	4413      	add	r3, r2
 800aafa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aafe:	461a      	mov	r2, r3
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	69db      	ldr	r3, [r3, #28]
 800ab04:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	791b      	ldrb	r3, [r3, #4]
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d128      	bne.n	800ab60 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab14:	689b      	ldr	r3, [r3, #8]
 800ab16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d110      	bne.n	800ab40 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	015a      	lsls	r2, r3, #5
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	4413      	add	r3, r2
 800ab26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	69ba      	ldr	r2, [r7, #24]
 800ab2e:	0151      	lsls	r1, r2, #5
 800ab30:	69fa      	ldr	r2, [r7, #28]
 800ab32:	440a      	add	r2, r1
 800ab34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab38:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ab3c:	6013      	str	r3, [r2, #0]
 800ab3e:	e00f      	b.n	800ab60 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ab40:	69bb      	ldr	r3, [r7, #24]
 800ab42:	015a      	lsls	r2, r3, #5
 800ab44:	69fb      	ldr	r3, [r7, #28]
 800ab46:	4413      	add	r3, r2
 800ab48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	69ba      	ldr	r2, [r7, #24]
 800ab50:	0151      	lsls	r1, r2, #5
 800ab52:	69fa      	ldr	r2, [r7, #28]
 800ab54:	440a      	add	r2, r1
 800ab56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab5e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab60:	69bb      	ldr	r3, [r7, #24]
 800ab62:	015a      	lsls	r2, r3, #5
 800ab64:	69fb      	ldr	r3, [r7, #28]
 800ab66:	4413      	add	r3, r2
 800ab68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	69ba      	ldr	r2, [r7, #24]
 800ab70:	0151      	lsls	r1, r2, #5
 800ab72:	69fa      	ldr	r2, [r7, #28]
 800ab74:	440a      	add	r2, r1
 800ab76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab7a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ab7e:	6013      	str	r3, [r2, #0]
 800ab80:	e166      	b.n	800ae50 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	015a      	lsls	r2, r3, #5
 800ab86:	69fb      	ldr	r3, [r7, #28]
 800ab88:	4413      	add	r3, r2
 800ab8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	69ba      	ldr	r2, [r7, #24]
 800ab92:	0151      	lsls	r1, r2, #5
 800ab94:	69fa      	ldr	r2, [r7, #28]
 800ab96:	440a      	add	r2, r1
 800ab98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab9c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aba0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	791b      	ldrb	r3, [r3, #4]
 800aba6:	2b01      	cmp	r3, #1
 800aba8:	d015      	beq.n	800abd6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	f000 814e 	beq.w	800ae50 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	f003 030f 	and.w	r3, r3, #15
 800abc4:	2101      	movs	r1, #1
 800abc6:	fa01 f303 	lsl.w	r3, r1, r3
 800abca:	69f9      	ldr	r1, [r7, #28]
 800abcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800abd0:	4313      	orrs	r3, r2
 800abd2:	634b      	str	r3, [r1, #52]	@ 0x34
 800abd4:	e13c      	b.n	800ae50 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d110      	bne.n	800ac08 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	015a      	lsls	r2, r3, #5
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	4413      	add	r3, r2
 800abee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	69ba      	ldr	r2, [r7, #24]
 800abf6:	0151      	lsls	r1, r2, #5
 800abf8:	69fa      	ldr	r2, [r7, #28]
 800abfa:	440a      	add	r2, r1
 800abfc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ac04:	6013      	str	r3, [r2, #0]
 800ac06:	e00f      	b.n	800ac28 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	69ba      	ldr	r2, [r7, #24]
 800ac18:	0151      	lsls	r1, r2, #5
 800ac1a:	69fa      	ldr	r2, [r7, #28]
 800ac1c:	440a      	add	r2, r1
 800ac1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac26:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	68d9      	ldr	r1, [r3, #12]
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	781a      	ldrb	r2, [r3, #0]
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	691b      	ldr	r3, [r3, #16]
 800ac34:	b298      	uxth	r0, r3
 800ac36:	79fb      	ldrb	r3, [r7, #7]
 800ac38:	9300      	str	r3, [sp, #0]
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	68f8      	ldr	r0, [r7, #12]
 800ac3e:	f000 f9b9 	bl	800afb4 <USB_WritePacket>
 800ac42:	e105      	b.n	800ae50 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	015a      	lsls	r2, r3, #5
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac50:	691b      	ldr	r3, [r3, #16]
 800ac52:	69ba      	ldr	r2, [r7, #24]
 800ac54:	0151      	lsls	r1, r2, #5
 800ac56:	69fa      	ldr	r2, [r7, #28]
 800ac58:	440a      	add	r2, r1
 800ac5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac5e:	0cdb      	lsrs	r3, r3, #19
 800ac60:	04db      	lsls	r3, r3, #19
 800ac62:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ac64:	69bb      	ldr	r3, [r7, #24]
 800ac66:	015a      	lsls	r2, r3, #5
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	4413      	add	r3, r2
 800ac6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac70:	691b      	ldr	r3, [r3, #16]
 800ac72:	69ba      	ldr	r2, [r7, #24]
 800ac74:	0151      	lsls	r1, r2, #5
 800ac76:	69fa      	ldr	r2, [r7, #28]
 800ac78:	440a      	add	r2, r1
 800ac7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ac82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ac86:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800ac88:	69bb      	ldr	r3, [r7, #24]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d132      	bne.n	800acf4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d003      	beq.n	800ac9e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	689a      	ldr	r2, [r3, #8]
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	689a      	ldr	r2, [r3, #8]
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800aca6:	69bb      	ldr	r3, [r7, #24]
 800aca8:	015a      	lsls	r2, r3, #5
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	4413      	add	r3, r2
 800acae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acb2:	691a      	ldr	r2, [r3, #16]
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	6a1b      	ldr	r3, [r3, #32]
 800acb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acbc:	69b9      	ldr	r1, [r7, #24]
 800acbe:	0148      	lsls	r0, r1, #5
 800acc0:	69f9      	ldr	r1, [r7, #28]
 800acc2:	4401      	add	r1, r0
 800acc4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800acc8:	4313      	orrs	r3, r2
 800acca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800accc:	69bb      	ldr	r3, [r7, #24]
 800acce:	015a      	lsls	r2, r3, #5
 800acd0:	69fb      	ldr	r3, [r7, #28]
 800acd2:	4413      	add	r3, r2
 800acd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acd8:	691b      	ldr	r3, [r3, #16]
 800acda:	69ba      	ldr	r2, [r7, #24]
 800acdc:	0151      	lsls	r1, r2, #5
 800acde:	69fa      	ldr	r2, [r7, #28]
 800ace0:	440a      	add	r2, r1
 800ace2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ace6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800acea:	6113      	str	r3, [r2, #16]
 800acec:	e062      	b.n	800adb4 <USB_EPStartXfer+0x490>
 800acee:	bf00      	nop
 800acf0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	691b      	ldr	r3, [r3, #16]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d123      	bne.n	800ad44 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	015a      	lsls	r2, r3, #5
 800ad00:	69fb      	ldr	r3, [r7, #28]
 800ad02:	4413      	add	r3, r2
 800ad04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad08:	691a      	ldr	r2, [r3, #16]
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	689b      	ldr	r3, [r3, #8]
 800ad0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad12:	69b9      	ldr	r1, [r7, #24]
 800ad14:	0148      	lsls	r0, r1, #5
 800ad16:	69f9      	ldr	r1, [r7, #28]
 800ad18:	4401      	add	r1, r0
 800ad1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	015a      	lsls	r2, r3, #5
 800ad26:	69fb      	ldr	r3, [r7, #28]
 800ad28:	4413      	add	r3, r2
 800ad2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad2e:	691b      	ldr	r3, [r3, #16]
 800ad30:	69ba      	ldr	r2, [r7, #24]
 800ad32:	0151      	lsls	r1, r2, #5
 800ad34:	69fa      	ldr	r2, [r7, #28]
 800ad36:	440a      	add	r2, r1
 800ad38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad3c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ad40:	6113      	str	r3, [r2, #16]
 800ad42:	e037      	b.n	800adb4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	691a      	ldr	r2, [r3, #16]
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	4413      	add	r3, r2
 800ad4e:	1e5a      	subs	r2, r3, #1
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	689b      	ldr	r3, [r3, #8]
 800ad54:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad58:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	8afa      	ldrh	r2, [r7, #22]
 800ad60:	fb03 f202 	mul.w	r2, r3, r2
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	015a      	lsls	r2, r3, #5
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	4413      	add	r3, r2
 800ad70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad74:	691a      	ldr	r2, [r3, #16]
 800ad76:	8afb      	ldrh	r3, [r7, #22]
 800ad78:	04d9      	lsls	r1, r3, #19
 800ad7a:	4b38      	ldr	r3, [pc, #224]	@ (800ae5c <USB_EPStartXfer+0x538>)
 800ad7c:	400b      	ands	r3, r1
 800ad7e:	69b9      	ldr	r1, [r7, #24]
 800ad80:	0148      	lsls	r0, r1, #5
 800ad82:	69f9      	ldr	r1, [r7, #28]
 800ad84:	4401      	add	r1, r0
 800ad86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	015a      	lsls	r2, r3, #5
 800ad92:	69fb      	ldr	r3, [r7, #28]
 800ad94:	4413      	add	r3, r2
 800ad96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad9a:	691a      	ldr	r2, [r3, #16]
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	6a1b      	ldr	r3, [r3, #32]
 800ada0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ada4:	69b9      	ldr	r1, [r7, #24]
 800ada6:	0148      	lsls	r0, r1, #5
 800ada8:	69f9      	ldr	r1, [r7, #28]
 800adaa:	4401      	add	r1, r0
 800adac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800adb0:	4313      	orrs	r3, r2
 800adb2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800adb4:	79fb      	ldrb	r3, [r7, #7]
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d10d      	bne.n	800add6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	68db      	ldr	r3, [r3, #12]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d009      	beq.n	800add6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	68d9      	ldr	r1, [r3, #12]
 800adc6:	69bb      	ldr	r3, [r7, #24]
 800adc8:	015a      	lsls	r2, r3, #5
 800adca:	69fb      	ldr	r3, [r7, #28]
 800adcc:	4413      	add	r3, r2
 800adce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800add2:	460a      	mov	r2, r1
 800add4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	791b      	ldrb	r3, [r3, #4]
 800adda:	2b01      	cmp	r3, #1
 800addc:	d128      	bne.n	800ae30 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800adde:	69fb      	ldr	r3, [r7, #28]
 800ade0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ade4:	689b      	ldr	r3, [r3, #8]
 800ade6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adea:	2b00      	cmp	r3, #0
 800adec:	d110      	bne.n	800ae10 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800adee:	69bb      	ldr	r3, [r7, #24]
 800adf0:	015a      	lsls	r2, r3, #5
 800adf2:	69fb      	ldr	r3, [r7, #28]
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	69ba      	ldr	r2, [r7, #24]
 800adfe:	0151      	lsls	r1, r2, #5
 800ae00:	69fa      	ldr	r2, [r7, #28]
 800ae02:	440a      	add	r2, r1
 800ae04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ae0c:	6013      	str	r3, [r2, #0]
 800ae0e:	e00f      	b.n	800ae30 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ae10:	69bb      	ldr	r3, [r7, #24]
 800ae12:	015a      	lsls	r2, r3, #5
 800ae14:	69fb      	ldr	r3, [r7, #28]
 800ae16:	4413      	add	r3, r2
 800ae18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	69ba      	ldr	r2, [r7, #24]
 800ae20:	0151      	lsls	r1, r2, #5
 800ae22:	69fa      	ldr	r2, [r7, #28]
 800ae24:	440a      	add	r2, r1
 800ae26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae2e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ae30:	69bb      	ldr	r3, [r7, #24]
 800ae32:	015a      	lsls	r2, r3, #5
 800ae34:	69fb      	ldr	r3, [r7, #28]
 800ae36:	4413      	add	r3, r2
 800ae38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	69ba      	ldr	r2, [r7, #24]
 800ae40:	0151      	lsls	r1, r2, #5
 800ae42:	69fa      	ldr	r2, [r7, #28]
 800ae44:	440a      	add	r2, r1
 800ae46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae4a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ae4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3720      	adds	r7, #32
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	1ff80000 	.word	0x1ff80000

0800ae60 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b087      	sub	sp, #28
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	785b      	ldrb	r3, [r3, #1]
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d14a      	bne.n	800af14 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	015a      	lsls	r2, r3, #5
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	4413      	add	r3, r2
 800ae88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae96:	f040 8086 	bne.w	800afa6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	015a      	lsls	r2, r3, #5
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	4413      	add	r3, r2
 800aea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	683a      	ldr	r2, [r7, #0]
 800aeac:	7812      	ldrb	r2, [r2, #0]
 800aeae:	0151      	lsls	r1, r2, #5
 800aeb0:	693a      	ldr	r2, [r7, #16]
 800aeb2:	440a      	add	r2, r1
 800aeb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aeb8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aebc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	015a      	lsls	r2, r3, #5
 800aec4:	693b      	ldr	r3, [r7, #16]
 800aec6:	4413      	add	r3, r2
 800aec8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	683a      	ldr	r2, [r7, #0]
 800aed0:	7812      	ldrb	r2, [r2, #0]
 800aed2:	0151      	lsls	r1, r2, #5
 800aed4:	693a      	ldr	r2, [r7, #16]
 800aed6:	440a      	add	r2, r1
 800aed8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aedc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aee0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	3301      	adds	r3, #1
 800aee6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f242 7210 	movw	r2, #10000	@ 0x2710
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d902      	bls.n	800aef8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800aef2:	2301      	movs	r3, #1
 800aef4:	75fb      	strb	r3, [r7, #23]
          break;
 800aef6:	e056      	b.n	800afa6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	781b      	ldrb	r3, [r3, #0]
 800aefc:	015a      	lsls	r2, r3, #5
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	4413      	add	r3, r2
 800af02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af10:	d0e7      	beq.n	800aee2 <USB_EPStopXfer+0x82>
 800af12:	e048      	b.n	800afa6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	781b      	ldrb	r3, [r3, #0]
 800af18:	015a      	lsls	r2, r3, #5
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	4413      	add	r3, r2
 800af1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af2c:	d13b      	bne.n	800afa6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	015a      	lsls	r2, r3, #5
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	4413      	add	r3, r2
 800af38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	683a      	ldr	r2, [r7, #0]
 800af40:	7812      	ldrb	r2, [r2, #0]
 800af42:	0151      	lsls	r1, r2, #5
 800af44:	693a      	ldr	r2, [r7, #16]
 800af46:	440a      	add	r2, r1
 800af48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800af50:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	015a      	lsls	r2, r3, #5
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	4413      	add	r3, r2
 800af5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	683a      	ldr	r2, [r7, #0]
 800af64:	7812      	ldrb	r2, [r2, #0]
 800af66:	0151      	lsls	r1, r2, #5
 800af68:	693a      	ldr	r2, [r7, #16]
 800af6a:	440a      	add	r2, r1
 800af6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	3301      	adds	r3, #1
 800af7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800af82:	4293      	cmp	r3, r2
 800af84:	d902      	bls.n	800af8c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800af86:	2301      	movs	r3, #1
 800af88:	75fb      	strb	r3, [r7, #23]
          break;
 800af8a:	e00c      	b.n	800afa6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	781b      	ldrb	r3, [r3, #0]
 800af90:	015a      	lsls	r2, r3, #5
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	4413      	add	r3, r2
 800af96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800afa0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800afa4:	d0e7      	beq.n	800af76 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800afa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	371c      	adds	r7, #28
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b089      	sub	sp, #36	@ 0x24
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	60b9      	str	r1, [r7, #8]
 800afbe:	4611      	mov	r1, r2
 800afc0:	461a      	mov	r2, r3
 800afc2:	460b      	mov	r3, r1
 800afc4:	71fb      	strb	r3, [r7, #7]
 800afc6:	4613      	mov	r3, r2
 800afc8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800afd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d123      	bne.n	800b022 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800afda:	88bb      	ldrh	r3, [r7, #4]
 800afdc:	3303      	adds	r3, #3
 800afde:	089b      	lsrs	r3, r3, #2
 800afe0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800afe2:	2300      	movs	r3, #0
 800afe4:	61bb      	str	r3, [r7, #24]
 800afe6:	e018      	b.n	800b01a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800afe8:	79fb      	ldrb	r3, [r7, #7]
 800afea:	031a      	lsls	r2, r3, #12
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	4413      	add	r3, r2
 800aff0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aff4:	461a      	mov	r2, r3
 800aff6:	69fb      	ldr	r3, [r7, #28]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	6013      	str	r3, [r2, #0]
      pSrc++;
 800affc:	69fb      	ldr	r3, [r7, #28]
 800affe:	3301      	adds	r3, #1
 800b000:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	3301      	adds	r3, #1
 800b006:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b008:	69fb      	ldr	r3, [r7, #28]
 800b00a:	3301      	adds	r3, #1
 800b00c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	3301      	adds	r3, #1
 800b012:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b014:	69bb      	ldr	r3, [r7, #24]
 800b016:	3301      	adds	r3, #1
 800b018:	61bb      	str	r3, [r7, #24]
 800b01a:	69ba      	ldr	r2, [r7, #24]
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	429a      	cmp	r2, r3
 800b020:	d3e2      	bcc.n	800afe8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b022:	2300      	movs	r3, #0
}
 800b024:	4618      	mov	r0, r3
 800b026:	3724      	adds	r7, #36	@ 0x24
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr

0800b030 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b030:	b480      	push	{r7}
 800b032:	b08b      	sub	sp, #44	@ 0x2c
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	4613      	mov	r3, r2
 800b03c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b046:	88fb      	ldrh	r3, [r7, #6]
 800b048:	089b      	lsrs	r3, r3, #2
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b04e:	88fb      	ldrh	r3, [r7, #6]
 800b050:	f003 0303 	and.w	r3, r3, #3
 800b054:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b056:	2300      	movs	r3, #0
 800b058:	623b      	str	r3, [r7, #32]
 800b05a:	e014      	b.n	800b086 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b05c:	69bb      	ldr	r3, [r7, #24]
 800b05e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b062:	681a      	ldr	r2, [r3, #0]
 800b064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b066:	601a      	str	r2, [r3, #0]
    pDest++;
 800b068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06a:	3301      	adds	r3, #1
 800b06c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b070:	3301      	adds	r3, #1
 800b072:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b076:	3301      	adds	r3, #1
 800b078:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b07c:	3301      	adds	r3, #1
 800b07e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b080:	6a3b      	ldr	r3, [r7, #32]
 800b082:	3301      	adds	r3, #1
 800b084:	623b      	str	r3, [r7, #32]
 800b086:	6a3a      	ldr	r2, [r7, #32]
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d3e6      	bcc.n	800b05c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b08e:	8bfb      	ldrh	r3, [r7, #30]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d01e      	beq.n	800b0d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b094:	2300      	movs	r3, #0
 800b096:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b09e:	461a      	mov	r2, r3
 800b0a0:	f107 0310 	add.w	r3, r7, #16
 800b0a4:	6812      	ldr	r2, [r2, #0]
 800b0a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b0a8:	693a      	ldr	r2, [r7, #16]
 800b0aa:	6a3b      	ldr	r3, [r7, #32]
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	00db      	lsls	r3, r3, #3
 800b0b0:	fa22 f303 	lsr.w	r3, r2, r3
 800b0b4:	b2da      	uxtb	r2, r3
 800b0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b8:	701a      	strb	r2, [r3, #0]
      i++;
 800b0ba:	6a3b      	ldr	r3, [r7, #32]
 800b0bc:	3301      	adds	r3, #1
 800b0be:	623b      	str	r3, [r7, #32]
      pDest++;
 800b0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b0c6:	8bfb      	ldrh	r3, [r7, #30]
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b0cc:	8bfb      	ldrh	r3, [r7, #30]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d1ea      	bne.n	800b0a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	372c      	adds	r7, #44	@ 0x2c
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr

0800b0e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b085      	sub	sp, #20
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
 800b0e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	785b      	ldrb	r3, [r3, #1]
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d12c      	bne.n	800b156 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	015a      	lsls	r2, r3, #5
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	4413      	add	r3, r2
 800b104:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	db12      	blt.n	800b134 <USB_EPSetStall+0x54>
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d00f      	beq.n	800b134 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	015a      	lsls	r2, r3, #5
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	4413      	add	r3, r2
 800b11c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	68ba      	ldr	r2, [r7, #8]
 800b124:	0151      	lsls	r1, r2, #5
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	440a      	add	r2, r1
 800b12a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b12e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b132:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	015a      	lsls	r2, r3, #5
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	4413      	add	r3, r2
 800b13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	68ba      	ldr	r2, [r7, #8]
 800b144:	0151      	lsls	r1, r2, #5
 800b146:	68fa      	ldr	r2, [r7, #12]
 800b148:	440a      	add	r2, r1
 800b14a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b14e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b152:	6013      	str	r3, [r2, #0]
 800b154:	e02b      	b.n	800b1ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	015a      	lsls	r2, r3, #5
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	4413      	add	r3, r2
 800b15e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	db12      	blt.n	800b18e <USB_EPSetStall+0xae>
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d00f      	beq.n	800b18e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	015a      	lsls	r2, r3, #5
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	4413      	add	r3, r2
 800b176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	0151      	lsls	r1, r2, #5
 800b180:	68fa      	ldr	r2, [r7, #12]
 800b182:	440a      	add	r2, r1
 800b184:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b188:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b18c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	015a      	lsls	r2, r3, #5
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	4413      	add	r3, r2
 800b196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	68ba      	ldr	r2, [r7, #8]
 800b19e:	0151      	lsls	r1, r2, #5
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	440a      	add	r2, r1
 800b1a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b1ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3714      	adds	r7, #20
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b085      	sub	sp, #20
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	785b      	ldrb	r3, [r3, #1]
 800b1d4:	2b01      	cmp	r3, #1
 800b1d6:	d128      	bne.n	800b22a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	015a      	lsls	r2, r3, #5
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	4413      	add	r3, r2
 800b1e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	68ba      	ldr	r2, [r7, #8]
 800b1e8:	0151      	lsls	r1, r2, #5
 800b1ea:	68fa      	ldr	r2, [r7, #12]
 800b1ec:	440a      	add	r2, r1
 800b1ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b1f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	791b      	ldrb	r3, [r3, #4]
 800b1fc:	2b03      	cmp	r3, #3
 800b1fe:	d003      	beq.n	800b208 <USB_EPClearStall+0x4c>
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	791b      	ldrb	r3, [r3, #4]
 800b204:	2b02      	cmp	r3, #2
 800b206:	d138      	bne.n	800b27a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	015a      	lsls	r2, r3, #5
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	4413      	add	r3, r2
 800b210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	68ba      	ldr	r2, [r7, #8]
 800b218:	0151      	lsls	r1, r2, #5
 800b21a:	68fa      	ldr	r2, [r7, #12]
 800b21c:	440a      	add	r2, r1
 800b21e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b226:	6013      	str	r3, [r2, #0]
 800b228:	e027      	b.n	800b27a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	015a      	lsls	r2, r3, #5
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	4413      	add	r3, r2
 800b232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	68ba      	ldr	r2, [r7, #8]
 800b23a:	0151      	lsls	r1, r2, #5
 800b23c:	68fa      	ldr	r2, [r7, #12]
 800b23e:	440a      	add	r2, r1
 800b240:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b244:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b248:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	791b      	ldrb	r3, [r3, #4]
 800b24e:	2b03      	cmp	r3, #3
 800b250:	d003      	beq.n	800b25a <USB_EPClearStall+0x9e>
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	791b      	ldrb	r3, [r3, #4]
 800b256:	2b02      	cmp	r3, #2
 800b258:	d10f      	bne.n	800b27a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	015a      	lsls	r2, r3, #5
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	4413      	add	r3, r2
 800b262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	0151      	lsls	r1, r2, #5
 800b26c:	68fa      	ldr	r2, [r7, #12]
 800b26e:	440a      	add	r2, r1
 800b270:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b278:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b27a:	2300      	movs	r3, #0
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3714      	adds	r7, #20
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	460b      	mov	r3, r1
 800b292:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b2a6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b2aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2b2:	681a      	ldr	r2, [r3, #0]
 800b2b4:	78fb      	ldrb	r3, [r7, #3]
 800b2b6:	011b      	lsls	r3, r3, #4
 800b2b8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b2bc:	68f9      	ldr	r1, [r7, #12]
 800b2be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b2c6:	2300      	movs	r3, #0
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	3714      	adds	r7, #20
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b2ee:	f023 0303 	bic.w	r3, r3, #3
 800b2f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	68fa      	ldr	r2, [r7, #12]
 800b2fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b302:	f023 0302 	bic.w	r3, r3, #2
 800b306:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3714      	adds	r7, #20
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr

0800b316 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b316:	b480      	push	{r7}
 800b318:	b085      	sub	sp, #20
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	68fa      	ldr	r2, [r7, #12]
 800b32c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b330:	f023 0303 	bic.w	r3, r3, #3
 800b334:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	68fa      	ldr	r2, [r7, #12]
 800b340:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b344:	f043 0302 	orr.w	r3, r3, #2
 800b348:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3714      	adds	r7, #20
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr

0800b358 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	695b      	ldr	r3, [r3, #20]
 800b364:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	699b      	ldr	r3, [r3, #24]
 800b36a:	68fa      	ldr	r2, [r7, #12]
 800b36c:	4013      	ands	r3, r2
 800b36e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b370:	68fb      	ldr	r3, [r7, #12]
}
 800b372:	4618      	mov	r0, r3
 800b374:	3714      	adds	r7, #20
 800b376:	46bd      	mov	sp, r7
 800b378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37c:	4770      	bx	lr

0800b37e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b37e:	b480      	push	{r7}
 800b380:	b085      	sub	sp, #20
 800b382:	af00      	add	r7, sp, #0
 800b384:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b390:	699b      	ldr	r3, [r3, #24]
 800b392:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b39a:	69db      	ldr	r3, [r3, #28]
 800b39c:	68ba      	ldr	r2, [r7, #8]
 800b39e:	4013      	ands	r3, r2
 800b3a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	0c1b      	lsrs	r3, r3, #16
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3714      	adds	r7, #20
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b3b2:	b480      	push	{r7}
 800b3b4:	b085      	sub	sp, #20
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3c4:	699b      	ldr	r3, [r3, #24]
 800b3c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3ce:	69db      	ldr	r3, [r3, #28]
 800b3d0:	68ba      	ldr	r2, [r7, #8]
 800b3d2:	4013      	ands	r3, r2
 800b3d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	b29b      	uxth	r3, r3
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3714      	adds	r7, #20
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e4:	4770      	bx	lr

0800b3e6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b3e6:	b480      	push	{r7}
 800b3e8:	b085      	sub	sp, #20
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
 800b3ee:	460b      	mov	r3, r1
 800b3f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b3f6:	78fb      	ldrb	r3, [r7, #3]
 800b3f8:	015a      	lsls	r2, r3, #5
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	4413      	add	r3, r2
 800b3fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b402:	689b      	ldr	r3, [r3, #8]
 800b404:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b40c:	695b      	ldr	r3, [r3, #20]
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	4013      	ands	r3, r2
 800b412:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b414:	68bb      	ldr	r3, [r7, #8]
}
 800b416:	4618      	mov	r0, r3
 800b418:	3714      	adds	r7, #20
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr

0800b422 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b422:	b480      	push	{r7}
 800b424:	b087      	sub	sp, #28
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
 800b42a:	460b      	mov	r3, r1
 800b42c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b438:	691b      	ldr	r3, [r3, #16]
 800b43a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b444:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b446:	78fb      	ldrb	r3, [r7, #3]
 800b448:	f003 030f 	and.w	r3, r3, #15
 800b44c:	68fa      	ldr	r2, [r7, #12]
 800b44e:	fa22 f303 	lsr.w	r3, r2, r3
 800b452:	01db      	lsls	r3, r3, #7
 800b454:	b2db      	uxtb	r3, r3
 800b456:	693a      	ldr	r2, [r7, #16]
 800b458:	4313      	orrs	r3, r2
 800b45a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b45c:	78fb      	ldrb	r3, [r7, #3]
 800b45e:	015a      	lsls	r2, r3, #5
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	4413      	add	r3, r2
 800b464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b468:	689b      	ldr	r3, [r3, #8]
 800b46a:	693a      	ldr	r2, [r7, #16]
 800b46c:	4013      	ands	r3, r2
 800b46e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b470:	68bb      	ldr	r3, [r7, #8]
}
 800b472:	4618      	mov	r0, r3
 800b474:	371c      	adds	r7, #28
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr

0800b47e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b47e:	b480      	push	{r7}
 800b480:	b083      	sub	sp, #12
 800b482:	af00      	add	r7, sp, #0
 800b484:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	695b      	ldr	r3, [r3, #20]
 800b48a:	f003 0301 	and.w	r3, r3, #1
}
 800b48e:	4618      	mov	r0, r3
 800b490:	370c      	adds	r7, #12
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr

0800b49a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b49a:	b480      	push	{r7}
 800b49c:	b085      	sub	sp, #20
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b4b8:	f023 0307 	bic.w	r3, r3, #7
 800b4bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	68fa      	ldr	r2, [r7, #12]
 800b4c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b4d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4d2:	2300      	movs	r3, #0
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3714      	adds	r7, #20
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	607a      	str	r2, [r7, #4]
 800b4ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	333c      	adds	r3, #60	@ 0x3c
 800b4f6:	3304      	adds	r3, #4
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	4a26      	ldr	r2, [pc, #152]	@ (800b598 <USB_EP0_OutStart+0xb8>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d90a      	bls.n	800b51a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b510:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b514:	d101      	bne.n	800b51a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b516:	2300      	movs	r3, #0
 800b518:	e037      	b.n	800b58a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b520:	461a      	mov	r2, r3
 800b522:	2300      	movs	r3, #0
 800b524:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b52c:	691b      	ldr	r3, [r3, #16]
 800b52e:	697a      	ldr	r2, [r7, #20]
 800b530:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b534:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b538:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b540:	691b      	ldr	r3, [r3, #16]
 800b542:	697a      	ldr	r2, [r7, #20]
 800b544:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b548:	f043 0318 	orr.w	r3, r3, #24
 800b54c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b554:	691b      	ldr	r3, [r3, #16]
 800b556:	697a      	ldr	r2, [r7, #20]
 800b558:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b55c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b560:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b562:	7afb      	ldrb	r3, [r7, #11]
 800b564:	2b01      	cmp	r3, #1
 800b566:	d10f      	bne.n	800b588 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b56e:	461a      	mov	r2, r3
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	697a      	ldr	r2, [r7, #20]
 800b57e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b582:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b586:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b588:	2300      	movs	r3, #0
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	371c      	adds	r7, #28
 800b58e:	46bd      	mov	sp, r7
 800b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b594:	4770      	bx	lr
 800b596:	bf00      	nop
 800b598:	4f54300a 	.word	0x4f54300a

0800b59c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b085      	sub	sp, #20
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b5b4:	d901      	bls.n	800b5ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b5b6:	2303      	movs	r3, #3
 800b5b8:	e022      	b.n	800b600 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	691b      	ldr	r3, [r3, #16]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	daf2      	bge.n	800b5a8 <USB_CoreReset+0xc>

  count = 10U;
 800b5c2:	230a      	movs	r3, #10
 800b5c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b5c6:	e002      	b.n	800b5ce <USB_CoreReset+0x32>
  {
    count--;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	3b01      	subs	r3, #1
 800b5cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d1f9      	bne.n	800b5c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	691b      	ldr	r3, [r3, #16]
 800b5d8:	f043 0201 	orr.w	r2, r3, #1
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b5ec:	d901      	bls.n	800b5f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b5ee:	2303      	movs	r3, #3
 800b5f0:	e006      	b.n	800b600 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	f003 0301 	and.w	r3, r3, #1
 800b5fa:	2b01      	cmp	r3, #1
 800b5fc:	d0f0      	beq.n	800b5e0 <USB_CoreReset+0x44>

  return HAL_OK;
 800b5fe:	2300      	movs	r3, #0
}
 800b600:	4618      	mov	r0, r3
 800b602:	3714      	adds	r7, #20
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr

0800b60c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b084      	sub	sp, #16
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
 800b614:	460b      	mov	r3, r1
 800b616:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b618:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b61c:	f002 fd1e 	bl	800e05c <USBD_static_malloc>
 800b620:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d109      	bne.n	800b63c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	32b0      	adds	r2, #176	@ 0xb0
 800b632:	2100      	movs	r1, #0
 800b634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b638:	2302      	movs	r3, #2
 800b63a:	e0d4      	b.n	800b7e6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b63c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b640:	2100      	movs	r1, #0
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f002 fd9e 	bl	800e184 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	32b0      	adds	r2, #176	@ 0xb0
 800b652:	68f9      	ldr	r1, [r7, #12]
 800b654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	32b0      	adds	r2, #176	@ 0xb0
 800b662:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	7c1b      	ldrb	r3, [r3, #16]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d138      	bne.n	800b6e6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b674:	4b5e      	ldr	r3, [pc, #376]	@ (800b7f0 <USBD_CDC_Init+0x1e4>)
 800b676:	7819      	ldrb	r1, [r3, #0]
 800b678:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b67c:	2202      	movs	r2, #2
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f002 fbc9 	bl	800de16 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b684:	4b5a      	ldr	r3, [pc, #360]	@ (800b7f0 <USBD_CDC_Init+0x1e4>)
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	f003 020f 	and.w	r2, r3, #15
 800b68c:	6879      	ldr	r1, [r7, #4]
 800b68e:	4613      	mov	r3, r2
 800b690:	009b      	lsls	r3, r3, #2
 800b692:	4413      	add	r3, r2
 800b694:	009b      	lsls	r3, r3, #2
 800b696:	440b      	add	r3, r1
 800b698:	3323      	adds	r3, #35	@ 0x23
 800b69a:	2201      	movs	r2, #1
 800b69c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b69e:	4b55      	ldr	r3, [pc, #340]	@ (800b7f4 <USBD_CDC_Init+0x1e8>)
 800b6a0:	7819      	ldrb	r1, [r3, #0]
 800b6a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b6a6:	2202      	movs	r2, #2
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f002 fbb4 	bl	800de16 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b6ae:	4b51      	ldr	r3, [pc, #324]	@ (800b7f4 <USBD_CDC_Init+0x1e8>)
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	f003 020f 	and.w	r2, r3, #15
 800b6b6:	6879      	ldr	r1, [r7, #4]
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	009b      	lsls	r3, r3, #2
 800b6bc:	4413      	add	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	440b      	add	r3, r1
 800b6c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b6ca:	4b4b      	ldr	r3, [pc, #300]	@ (800b7f8 <USBD_CDC_Init+0x1ec>)
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	f003 020f 	and.w	r2, r3, #15
 800b6d2:	6879      	ldr	r1, [r7, #4]
 800b6d4:	4613      	mov	r3, r2
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	4413      	add	r3, r2
 800b6da:	009b      	lsls	r3, r3, #2
 800b6dc:	440b      	add	r3, r1
 800b6de:	331c      	adds	r3, #28
 800b6e0:	2210      	movs	r2, #16
 800b6e2:	601a      	str	r2, [r3, #0]
 800b6e4:	e035      	b.n	800b752 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b6e6:	4b42      	ldr	r3, [pc, #264]	@ (800b7f0 <USBD_CDC_Init+0x1e4>)
 800b6e8:	7819      	ldrb	r1, [r3, #0]
 800b6ea:	2340      	movs	r3, #64	@ 0x40
 800b6ec:	2202      	movs	r2, #2
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f002 fb91 	bl	800de16 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b6f4:	4b3e      	ldr	r3, [pc, #248]	@ (800b7f0 <USBD_CDC_Init+0x1e4>)
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	f003 020f 	and.w	r2, r3, #15
 800b6fc:	6879      	ldr	r1, [r7, #4]
 800b6fe:	4613      	mov	r3, r2
 800b700:	009b      	lsls	r3, r3, #2
 800b702:	4413      	add	r3, r2
 800b704:	009b      	lsls	r3, r3, #2
 800b706:	440b      	add	r3, r1
 800b708:	3323      	adds	r3, #35	@ 0x23
 800b70a:	2201      	movs	r2, #1
 800b70c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b70e:	4b39      	ldr	r3, [pc, #228]	@ (800b7f4 <USBD_CDC_Init+0x1e8>)
 800b710:	7819      	ldrb	r1, [r3, #0]
 800b712:	2340      	movs	r3, #64	@ 0x40
 800b714:	2202      	movs	r2, #2
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f002 fb7d 	bl	800de16 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b71c:	4b35      	ldr	r3, [pc, #212]	@ (800b7f4 <USBD_CDC_Init+0x1e8>)
 800b71e:	781b      	ldrb	r3, [r3, #0]
 800b720:	f003 020f 	and.w	r2, r3, #15
 800b724:	6879      	ldr	r1, [r7, #4]
 800b726:	4613      	mov	r3, r2
 800b728:	009b      	lsls	r3, r3, #2
 800b72a:	4413      	add	r3, r2
 800b72c:	009b      	lsls	r3, r3, #2
 800b72e:	440b      	add	r3, r1
 800b730:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b734:	2201      	movs	r2, #1
 800b736:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b738:	4b2f      	ldr	r3, [pc, #188]	@ (800b7f8 <USBD_CDC_Init+0x1ec>)
 800b73a:	781b      	ldrb	r3, [r3, #0]
 800b73c:	f003 020f 	and.w	r2, r3, #15
 800b740:	6879      	ldr	r1, [r7, #4]
 800b742:	4613      	mov	r3, r2
 800b744:	009b      	lsls	r3, r3, #2
 800b746:	4413      	add	r3, r2
 800b748:	009b      	lsls	r3, r3, #2
 800b74a:	440b      	add	r3, r1
 800b74c:	331c      	adds	r3, #28
 800b74e:	2210      	movs	r2, #16
 800b750:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b752:	4b29      	ldr	r3, [pc, #164]	@ (800b7f8 <USBD_CDC_Init+0x1ec>)
 800b754:	7819      	ldrb	r1, [r3, #0]
 800b756:	2308      	movs	r3, #8
 800b758:	2203      	movs	r2, #3
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f002 fb5b 	bl	800de16 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b760:	4b25      	ldr	r3, [pc, #148]	@ (800b7f8 <USBD_CDC_Init+0x1ec>)
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	f003 020f 	and.w	r2, r3, #15
 800b768:	6879      	ldr	r1, [r7, #4]
 800b76a:	4613      	mov	r3, r2
 800b76c:	009b      	lsls	r3, r3, #2
 800b76e:	4413      	add	r3, r2
 800b770:	009b      	lsls	r3, r3, #2
 800b772:	440b      	add	r3, r1
 800b774:	3323      	adds	r3, #35	@ 0x23
 800b776:	2201      	movs	r2, #1
 800b778:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2200      	movs	r2, #0
 800b77e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	33b0      	adds	r3, #176	@ 0xb0
 800b78c:	009b      	lsls	r3, r3, #2
 800b78e:	4413      	add	r3, r2
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d101      	bne.n	800b7b4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	e018      	b.n	800b7e6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	7c1b      	ldrb	r3, [r3, #16]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10a      	bne.n	800b7d2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b7bc:	4b0d      	ldr	r3, [pc, #52]	@ (800b7f4 <USBD_CDC_Init+0x1e8>)
 800b7be:	7819      	ldrb	r1, [r3, #0]
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b7c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f002 fc12 	bl	800dff4 <USBD_LL_PrepareReceive>
 800b7d0:	e008      	b.n	800b7e4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b7d2:	4b08      	ldr	r3, [pc, #32]	@ (800b7f4 <USBD_CDC_Init+0x1e8>)
 800b7d4:	7819      	ldrb	r1, [r3, #0]
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b7dc:	2340      	movs	r3, #64	@ 0x40
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f002 fc08 	bl	800dff4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b7e4:	2300      	movs	r3, #0
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3710      	adds	r7, #16
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	200000c3 	.word	0x200000c3
 800b7f4:	200000c4 	.word	0x200000c4
 800b7f8:	200000c5 	.word	0x200000c5

0800b7fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b082      	sub	sp, #8
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	460b      	mov	r3, r1
 800b806:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b808:	4b3a      	ldr	r3, [pc, #232]	@ (800b8f4 <USBD_CDC_DeInit+0xf8>)
 800b80a:	781b      	ldrb	r3, [r3, #0]
 800b80c:	4619      	mov	r1, r3
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f002 fb27 	bl	800de62 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b814:	4b37      	ldr	r3, [pc, #220]	@ (800b8f4 <USBD_CDC_DeInit+0xf8>)
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	f003 020f 	and.w	r2, r3, #15
 800b81c:	6879      	ldr	r1, [r7, #4]
 800b81e:	4613      	mov	r3, r2
 800b820:	009b      	lsls	r3, r3, #2
 800b822:	4413      	add	r3, r2
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	440b      	add	r3, r1
 800b828:	3323      	adds	r3, #35	@ 0x23
 800b82a:	2200      	movs	r2, #0
 800b82c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b82e:	4b32      	ldr	r3, [pc, #200]	@ (800b8f8 <USBD_CDC_DeInit+0xfc>)
 800b830:	781b      	ldrb	r3, [r3, #0]
 800b832:	4619      	mov	r1, r3
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f002 fb14 	bl	800de62 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b83a:	4b2f      	ldr	r3, [pc, #188]	@ (800b8f8 <USBD_CDC_DeInit+0xfc>)
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	f003 020f 	and.w	r2, r3, #15
 800b842:	6879      	ldr	r1, [r7, #4]
 800b844:	4613      	mov	r3, r2
 800b846:	009b      	lsls	r3, r3, #2
 800b848:	4413      	add	r3, r2
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	440b      	add	r3, r1
 800b84e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b852:	2200      	movs	r2, #0
 800b854:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b856:	4b29      	ldr	r3, [pc, #164]	@ (800b8fc <USBD_CDC_DeInit+0x100>)
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	4619      	mov	r1, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f002 fb00 	bl	800de62 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b862:	4b26      	ldr	r3, [pc, #152]	@ (800b8fc <USBD_CDC_DeInit+0x100>)
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	f003 020f 	and.w	r2, r3, #15
 800b86a:	6879      	ldr	r1, [r7, #4]
 800b86c:	4613      	mov	r3, r2
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	4413      	add	r3, r2
 800b872:	009b      	lsls	r3, r3, #2
 800b874:	440b      	add	r3, r1
 800b876:	3323      	adds	r3, #35	@ 0x23
 800b878:	2200      	movs	r2, #0
 800b87a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b87c:	4b1f      	ldr	r3, [pc, #124]	@ (800b8fc <USBD_CDC_DeInit+0x100>)
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	f003 020f 	and.w	r2, r3, #15
 800b884:	6879      	ldr	r1, [r7, #4]
 800b886:	4613      	mov	r3, r2
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	4413      	add	r3, r2
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	440b      	add	r3, r1
 800b890:	331c      	adds	r3, #28
 800b892:	2200      	movs	r2, #0
 800b894:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	32b0      	adds	r2, #176	@ 0xb0
 800b8a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d01f      	beq.n	800b8e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	33b0      	adds	r3, #176	@ 0xb0
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	4413      	add	r3, r2
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	32b0      	adds	r2, #176	@ 0xb0
 800b8c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f002 fbd4 	bl	800e078 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	32b0      	adds	r2, #176	@ 0xb0
 800b8da:	2100      	movs	r1, #0
 800b8dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b8e8:	2300      	movs	r3, #0
}
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	3708      	adds	r7, #8
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	200000c3 	.word	0x200000c3
 800b8f8:	200000c4 	.word	0x200000c4
 800b8fc:	200000c5 	.word	0x200000c5

0800b900 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b086      	sub	sp, #24
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	32b0      	adds	r2, #176	@ 0xb0
 800b914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b918:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b91a:	2300      	movs	r3, #0
 800b91c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b91e:	2300      	movs	r3, #0
 800b920:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b922:	2300      	movs	r3, #0
 800b924:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d101      	bne.n	800b930 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b92c:	2303      	movs	r3, #3
 800b92e:	e0bf      	b.n	800bab0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	781b      	ldrb	r3, [r3, #0]
 800b934:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d050      	beq.n	800b9de <USBD_CDC_Setup+0xde>
 800b93c:	2b20      	cmp	r3, #32
 800b93e:	f040 80af 	bne.w	800baa0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	88db      	ldrh	r3, [r3, #6]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d03a      	beq.n	800b9c0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	781b      	ldrb	r3, [r3, #0]
 800b94e:	b25b      	sxtb	r3, r3
 800b950:	2b00      	cmp	r3, #0
 800b952:	da1b      	bge.n	800b98c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b95a:	687a      	ldr	r2, [r7, #4]
 800b95c:	33b0      	adds	r3, #176	@ 0xb0
 800b95e:	009b      	lsls	r3, r3, #2
 800b960:	4413      	add	r3, r2
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	689b      	ldr	r3, [r3, #8]
 800b966:	683a      	ldr	r2, [r7, #0]
 800b968:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b96a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b96c:	683a      	ldr	r2, [r7, #0]
 800b96e:	88d2      	ldrh	r2, [r2, #6]
 800b970:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	88db      	ldrh	r3, [r3, #6]
 800b976:	2b07      	cmp	r3, #7
 800b978:	bf28      	it	cs
 800b97a:	2307      	movcs	r3, #7
 800b97c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b97e:	693b      	ldr	r3, [r7, #16]
 800b980:	89fa      	ldrh	r2, [r7, #14]
 800b982:	4619      	mov	r1, r3
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f001 fda9 	bl	800d4dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b98a:	e090      	b.n	800baae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	785a      	ldrb	r2, [r3, #1]
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	88db      	ldrh	r3, [r3, #6]
 800b99a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b99c:	d803      	bhi.n	800b9a6 <USBD_CDC_Setup+0xa6>
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	88db      	ldrh	r3, [r3, #6]
 800b9a2:	b2da      	uxtb	r2, r3
 800b9a4:	e000      	b.n	800b9a8 <USBD_CDC_Setup+0xa8>
 800b9a6:	2240      	movs	r2, #64	@ 0x40
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b9ae:	6939      	ldr	r1, [r7, #16]
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f001 fdbe 	bl	800d53a <USBD_CtlPrepareRx>
      break;
 800b9be:	e076      	b.n	800baae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	33b0      	adds	r3, #176	@ 0xb0
 800b9ca:	009b      	lsls	r3, r3, #2
 800b9cc:	4413      	add	r3, r2
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	7850      	ldrb	r0, [r2, #1]
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	6839      	ldr	r1, [r7, #0]
 800b9da:	4798      	blx	r3
      break;
 800b9dc:	e067      	b.n	800baae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	785b      	ldrb	r3, [r3, #1]
 800b9e2:	2b0b      	cmp	r3, #11
 800b9e4:	d851      	bhi.n	800ba8a <USBD_CDC_Setup+0x18a>
 800b9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9ec <USBD_CDC_Setup+0xec>)
 800b9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9ec:	0800ba1d 	.word	0x0800ba1d
 800b9f0:	0800ba99 	.word	0x0800ba99
 800b9f4:	0800ba8b 	.word	0x0800ba8b
 800b9f8:	0800ba8b 	.word	0x0800ba8b
 800b9fc:	0800ba8b 	.word	0x0800ba8b
 800ba00:	0800ba8b 	.word	0x0800ba8b
 800ba04:	0800ba8b 	.word	0x0800ba8b
 800ba08:	0800ba8b 	.word	0x0800ba8b
 800ba0c:	0800ba8b 	.word	0x0800ba8b
 800ba10:	0800ba8b 	.word	0x0800ba8b
 800ba14:	0800ba47 	.word	0x0800ba47
 800ba18:	0800ba71 	.word	0x0800ba71
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba22:	b2db      	uxtb	r3, r3
 800ba24:	2b03      	cmp	r3, #3
 800ba26:	d107      	bne.n	800ba38 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ba28:	f107 030a 	add.w	r3, r7, #10
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	4619      	mov	r1, r3
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f001 fd53 	bl	800d4dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ba36:	e032      	b.n	800ba9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ba38:	6839      	ldr	r1, [r7, #0]
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f001 fcd1 	bl	800d3e2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ba40:	2303      	movs	r3, #3
 800ba42:	75fb      	strb	r3, [r7, #23]
          break;
 800ba44:	e02b      	b.n	800ba9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba4c:	b2db      	uxtb	r3, r3
 800ba4e:	2b03      	cmp	r3, #3
 800ba50:	d107      	bne.n	800ba62 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ba52:	f107 030d 	add.w	r3, r7, #13
 800ba56:	2201      	movs	r2, #1
 800ba58:	4619      	mov	r1, r3
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f001 fd3e 	bl	800d4dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ba60:	e01d      	b.n	800ba9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ba62:	6839      	ldr	r1, [r7, #0]
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f001 fcbc 	bl	800d3e2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ba6a:	2303      	movs	r3, #3
 800ba6c:	75fb      	strb	r3, [r7, #23]
          break;
 800ba6e:	e016      	b.n	800ba9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	2b03      	cmp	r3, #3
 800ba7a:	d00f      	beq.n	800ba9c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ba7c:	6839      	ldr	r1, [r7, #0]
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f001 fcaf 	bl	800d3e2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ba84:	2303      	movs	r3, #3
 800ba86:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ba88:	e008      	b.n	800ba9c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ba8a:	6839      	ldr	r1, [r7, #0]
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f001 fca8 	bl	800d3e2 <USBD_CtlError>
          ret = USBD_FAIL;
 800ba92:	2303      	movs	r3, #3
 800ba94:	75fb      	strb	r3, [r7, #23]
          break;
 800ba96:	e002      	b.n	800ba9e <USBD_CDC_Setup+0x19e>
          break;
 800ba98:	bf00      	nop
 800ba9a:	e008      	b.n	800baae <USBD_CDC_Setup+0x1ae>
          break;
 800ba9c:	bf00      	nop
      }
      break;
 800ba9e:	e006      	b.n	800baae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800baa0:	6839      	ldr	r1, [r7, #0]
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f001 fc9d 	bl	800d3e2 <USBD_CtlError>
      ret = USBD_FAIL;
 800baa8:	2303      	movs	r3, #3
 800baaa:	75fb      	strb	r3, [r7, #23]
      break;
 800baac:	bf00      	nop
  }

  return (uint8_t)ret;
 800baae:	7dfb      	ldrb	r3, [r7, #23]
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3718      	adds	r7, #24
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}

0800bab8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b084      	sub	sp, #16
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	460b      	mov	r3, r1
 800bac2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800baca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	32b0      	adds	r2, #176	@ 0xb0
 800bad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d101      	bne.n	800bae2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bade:	2303      	movs	r3, #3
 800bae0:	e065      	b.n	800bbae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	32b0      	adds	r2, #176	@ 0xb0
 800baec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baf0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800baf2:	78fb      	ldrb	r3, [r7, #3]
 800baf4:	f003 020f 	and.w	r2, r3, #15
 800baf8:	6879      	ldr	r1, [r7, #4]
 800bafa:	4613      	mov	r3, r2
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	4413      	add	r3, r2
 800bb00:	009b      	lsls	r3, r3, #2
 800bb02:	440b      	add	r3, r1
 800bb04:	3314      	adds	r3, #20
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d02f      	beq.n	800bb6c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bb0c:	78fb      	ldrb	r3, [r7, #3]
 800bb0e:	f003 020f 	and.w	r2, r3, #15
 800bb12:	6879      	ldr	r1, [r7, #4]
 800bb14:	4613      	mov	r3, r2
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	4413      	add	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	440b      	add	r3, r1
 800bb1e:	3314      	adds	r3, #20
 800bb20:	681a      	ldr	r2, [r3, #0]
 800bb22:	78fb      	ldrb	r3, [r7, #3]
 800bb24:	f003 010f 	and.w	r1, r3, #15
 800bb28:	68f8      	ldr	r0, [r7, #12]
 800bb2a:	460b      	mov	r3, r1
 800bb2c:	00db      	lsls	r3, r3, #3
 800bb2e:	440b      	add	r3, r1
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	4403      	add	r3, r0
 800bb34:	331c      	adds	r3, #28
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	fbb2 f1f3 	udiv	r1, r2, r3
 800bb3c:	fb01 f303 	mul.w	r3, r1, r3
 800bb40:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d112      	bne.n	800bb6c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800bb46:	78fb      	ldrb	r3, [r7, #3]
 800bb48:	f003 020f 	and.w	r2, r3, #15
 800bb4c:	6879      	ldr	r1, [r7, #4]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	009b      	lsls	r3, r3, #2
 800bb52:	4413      	add	r3, r2
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	440b      	add	r3, r1
 800bb58:	3314      	adds	r3, #20
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bb5e:	78f9      	ldrb	r1, [r7, #3]
 800bb60:	2300      	movs	r3, #0
 800bb62:	2200      	movs	r2, #0
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f002 fa24 	bl	800dfb2 <USBD_LL_Transmit>
 800bb6a:	e01f      	b.n	800bbac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	33b0      	adds	r3, #176	@ 0xb0
 800bb7e:	009b      	lsls	r3, r3, #2
 800bb80:	4413      	add	r3, r2
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	691b      	ldr	r3, [r3, #16]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d010      	beq.n	800bbac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	33b0      	adds	r3, #176	@ 0xb0
 800bb94:	009b      	lsls	r3, r3, #2
 800bb96:	4413      	add	r3, r2
 800bb98:	685b      	ldr	r3, [r3, #4]
 800bb9a:	691b      	ldr	r3, [r3, #16]
 800bb9c:	68ba      	ldr	r2, [r7, #8]
 800bb9e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bba2:	68ba      	ldr	r2, [r7, #8]
 800bba4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bba8:	78fa      	ldrb	r2, [r7, #3]
 800bbaa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bbac:	2300      	movs	r3, #0
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}

0800bbb6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bbb6:	b580      	push	{r7, lr}
 800bbb8:	b084      	sub	sp, #16
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	6078      	str	r0, [r7, #4]
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	32b0      	adds	r2, #176	@ 0xb0
 800bbcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	32b0      	adds	r2, #176	@ 0xb0
 800bbdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d101      	bne.n	800bbe8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800bbe4:	2303      	movs	r3, #3
 800bbe6:	e01a      	b.n	800bc1e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bbe8:	78fb      	ldrb	r3, [r7, #3]
 800bbea:	4619      	mov	r1, r3
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f002 fa22 	bl	800e036 <USBD_LL_GetRxDataSize>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	33b0      	adds	r3, #176	@ 0xb0
 800bc04:	009b      	lsls	r3, r3, #2
 800bc06:	4413      	add	r3, r2
 800bc08:	685b      	ldr	r3, [r3, #4]
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	68fa      	ldr	r2, [r7, #12]
 800bc0e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800bc12:	68fa      	ldr	r2, [r7, #12]
 800bc14:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800bc18:	4611      	mov	r1, r2
 800bc1a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bc1c:	2300      	movs	r3, #0
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}

0800bc26 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bc26:	b580      	push	{r7, lr}
 800bc28:	b084      	sub	sp, #16
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	32b0      	adds	r2, #176	@ 0xb0
 800bc38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d101      	bne.n	800bc48 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bc44:	2303      	movs	r3, #3
 800bc46:	e024      	b.n	800bc92 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	33b0      	adds	r3, #176	@ 0xb0
 800bc52:	009b      	lsls	r3, r3, #2
 800bc54:	4413      	add	r3, r2
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d019      	beq.n	800bc90 <USBD_CDC_EP0_RxReady+0x6a>
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800bc62:	2bff      	cmp	r3, #255	@ 0xff
 800bc64:	d014      	beq.n	800bc90 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	33b0      	adds	r3, #176	@ 0xb0
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	4413      	add	r3, r2
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	689b      	ldr	r3, [r3, #8]
 800bc78:	68fa      	ldr	r2, [r7, #12]
 800bc7a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800bc7e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800bc80:	68fa      	ldr	r2, [r7, #12]
 800bc82:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bc86:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	22ff      	movs	r2, #255	@ 0xff
 800bc8c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800bc90:	2300      	movs	r3, #0
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3710      	adds	r7, #16
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
	...

0800bc9c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b086      	sub	sp, #24
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bca4:	2182      	movs	r1, #130	@ 0x82
 800bca6:	4818      	ldr	r0, [pc, #96]	@ (800bd08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bca8:	f000 fd62 	bl	800c770 <USBD_GetEpDesc>
 800bcac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bcae:	2101      	movs	r1, #1
 800bcb0:	4815      	ldr	r0, [pc, #84]	@ (800bd08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bcb2:	f000 fd5d 	bl	800c770 <USBD_GetEpDesc>
 800bcb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bcb8:	2181      	movs	r1, #129	@ 0x81
 800bcba:	4813      	ldr	r0, [pc, #76]	@ (800bd08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bcbc:	f000 fd58 	bl	800c770 <USBD_GetEpDesc>
 800bcc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d002      	beq.n	800bcce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	2210      	movs	r2, #16
 800bccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bcce:	693b      	ldr	r3, [r7, #16]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d006      	beq.n	800bce2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bcdc:	711a      	strb	r2, [r3, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d006      	beq.n	800bcf6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2200      	movs	r2, #0
 800bcec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bcf0:	711a      	strb	r2, [r3, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2243      	movs	r2, #67	@ 0x43
 800bcfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bcfc:	4b02      	ldr	r3, [pc, #8]	@ (800bd08 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3718      	adds	r7, #24
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	20000080 	.word	0x20000080

0800bd0c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b086      	sub	sp, #24
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bd14:	2182      	movs	r1, #130	@ 0x82
 800bd16:	4818      	ldr	r0, [pc, #96]	@ (800bd78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bd18:	f000 fd2a 	bl	800c770 <USBD_GetEpDesc>
 800bd1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bd1e:	2101      	movs	r1, #1
 800bd20:	4815      	ldr	r0, [pc, #84]	@ (800bd78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bd22:	f000 fd25 	bl	800c770 <USBD_GetEpDesc>
 800bd26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bd28:	2181      	movs	r1, #129	@ 0x81
 800bd2a:	4813      	ldr	r0, [pc, #76]	@ (800bd78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bd2c:	f000 fd20 	bl	800c770 <USBD_GetEpDesc>
 800bd30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bd32:	697b      	ldr	r3, [r7, #20]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d002      	beq.n	800bd3e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	2210      	movs	r2, #16
 800bd3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d006      	beq.n	800bd52 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	2200      	movs	r2, #0
 800bd48:	711a      	strb	r2, [r3, #4]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f042 0202 	orr.w	r2, r2, #2
 800bd50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d006      	beq.n	800bd66 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	711a      	strb	r2, [r3, #4]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f042 0202 	orr.w	r2, r2, #2
 800bd64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2243      	movs	r2, #67	@ 0x43
 800bd6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bd6c:	4b02      	ldr	r3, [pc, #8]	@ (800bd78 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	3718      	adds	r7, #24
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	20000080 	.word	0x20000080

0800bd7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b086      	sub	sp, #24
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bd84:	2182      	movs	r1, #130	@ 0x82
 800bd86:	4818      	ldr	r0, [pc, #96]	@ (800bde8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bd88:	f000 fcf2 	bl	800c770 <USBD_GetEpDesc>
 800bd8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bd8e:	2101      	movs	r1, #1
 800bd90:	4815      	ldr	r0, [pc, #84]	@ (800bde8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bd92:	f000 fced 	bl	800c770 <USBD_GetEpDesc>
 800bd96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bd98:	2181      	movs	r1, #129	@ 0x81
 800bd9a:	4813      	ldr	r0, [pc, #76]	@ (800bde8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bd9c:	f000 fce8 	bl	800c770 <USBD_GetEpDesc>
 800bda0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d002      	beq.n	800bdae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	2210      	movs	r2, #16
 800bdac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d006      	beq.n	800bdc2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bdbc:	711a      	strb	r2, [r3, #4]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d006      	beq.n	800bdd6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bdd0:	711a      	strb	r2, [r3, #4]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2243      	movs	r2, #67	@ 0x43
 800bdda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bddc:	4b02      	ldr	r3, [pc, #8]	@ (800bde8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3718      	adds	r7, #24
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	20000080 	.word	0x20000080

0800bdec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	220a      	movs	r2, #10
 800bdf8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bdfa:	4b03      	ldr	r3, [pc, #12]	@ (800be08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	370c      	adds	r7, #12
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr
 800be08:	2000003c 	.word	0x2000003c

0800be0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d101      	bne.n	800be20 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800be1c:	2303      	movs	r3, #3
 800be1e:	e009      	b.n	800be34 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	33b0      	adds	r3, #176	@ 0xb0
 800be2a:	009b      	lsls	r3, r3, #2
 800be2c:	4413      	add	r3, r2
 800be2e:	683a      	ldr	r2, [r7, #0]
 800be30:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800be32:	2300      	movs	r3, #0
}
 800be34:	4618      	mov	r0, r3
 800be36:	370c      	adds	r7, #12
 800be38:	46bd      	mov	sp, r7
 800be3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3e:	4770      	bx	lr

0800be40 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800be40:	b480      	push	{r7}
 800be42:	b087      	sub	sp, #28
 800be44:	af00      	add	r7, sp, #0
 800be46:	60f8      	str	r0, [r7, #12]
 800be48:	60b9      	str	r1, [r7, #8]
 800be4a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	32b0      	adds	r2, #176	@ 0xb0
 800be56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be5a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d101      	bne.n	800be66 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800be62:	2303      	movs	r3, #3
 800be64:	e008      	b.n	800be78 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	68ba      	ldr	r2, [r7, #8]
 800be6a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	687a      	ldr	r2, [r7, #4]
 800be72:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800be76:	2300      	movs	r3, #0
}
 800be78:	4618      	mov	r0, r3
 800be7a:	371c      	adds	r7, #28
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
 800be8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	32b0      	adds	r2, #176	@ 0xb0
 800be98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d101      	bne.n	800bea8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800bea4:	2303      	movs	r3, #3
 800bea6:	e004      	b.n	800beb2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	683a      	ldr	r2, [r7, #0]
 800beac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800beb0:	2300      	movs	r3, #0
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3714      	adds	r7, #20
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr
	...

0800bec0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	32b0      	adds	r2, #176	@ 0xb0
 800bed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bed6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800bed8:	2301      	movs	r3, #1
 800beda:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d101      	bne.n	800bee6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e025      	b.n	800bf32 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800beec:	2b00      	cmp	r3, #0
 800beee:	d11f      	bne.n	800bf30 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800bef8:	4b10      	ldr	r3, [pc, #64]	@ (800bf3c <USBD_CDC_TransmitPacket+0x7c>)
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	f003 020f 	and.w	r2, r3, #15
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	4613      	mov	r3, r2
 800bf0a:	009b      	lsls	r3, r3, #2
 800bf0c:	4413      	add	r3, r2
 800bf0e:	009b      	lsls	r3, r3, #2
 800bf10:	4403      	add	r3, r0
 800bf12:	3314      	adds	r3, #20
 800bf14:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800bf16:	4b09      	ldr	r3, [pc, #36]	@ (800bf3c <USBD_CDC_TransmitPacket+0x7c>)
 800bf18:	7819      	ldrb	r1, [r3, #0]
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f002 f843 	bl	800dfb2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800bf30:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3710      	adds	r7, #16
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	bf00      	nop
 800bf3c:	200000c3 	.word	0x200000c3

0800bf40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	32b0      	adds	r2, #176	@ 0xb0
 800bf52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	32b0      	adds	r2, #176	@ 0xb0
 800bf62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d101      	bne.n	800bf6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800bf6a:	2303      	movs	r3, #3
 800bf6c:	e018      	b.n	800bfa0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	7c1b      	ldrb	r3, [r3, #16]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d10a      	bne.n	800bf8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bf76:	4b0c      	ldr	r3, [pc, #48]	@ (800bfa8 <USBD_CDC_ReceivePacket+0x68>)
 800bf78:	7819      	ldrb	r1, [r3, #0]
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bf80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f002 f835 	bl	800dff4 <USBD_LL_PrepareReceive>
 800bf8a:	e008      	b.n	800bf9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bf8c:	4b06      	ldr	r3, [pc, #24]	@ (800bfa8 <USBD_CDC_ReceivePacket+0x68>)
 800bf8e:	7819      	ldrb	r1, [r3, #0]
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bf96:	2340      	movs	r3, #64	@ 0x40
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f002 f82b 	bl	800dff4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bf9e:	2300      	movs	r3, #0
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3710      	adds	r7, #16
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}
 800bfa8:	200000c4 	.word	0x200000c4

0800bfac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b086      	sub	sp, #24
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	60f8      	str	r0, [r7, #12]
 800bfb4:	60b9      	str	r1, [r7, #8]
 800bfb6:	4613      	mov	r3, r2
 800bfb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d101      	bne.n	800bfc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800bfc0:	2303      	movs	r3, #3
 800bfc2:	e01f      	b.n	800c004 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d003      	beq.n	800bfea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	68ba      	ldr	r2, [r7, #8]
 800bfe6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2201      	movs	r2, #1
 800bfee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	79fa      	ldrb	r2, [r7, #7]
 800bff6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bff8:	68f8      	ldr	r0, [r7, #12]
 800bffa:	f001 fea5 	bl	800dd48 <USBD_LL_Init>
 800bffe:	4603      	mov	r3, r0
 800c000:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c002:	7dfb      	ldrb	r3, [r7, #23]
}
 800c004:	4618      	mov	r0, r3
 800c006:	3718      	adds	r7, #24
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c016:	2300      	movs	r3, #0
 800c018:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d101      	bne.n	800c024 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c020:	2303      	movs	r3, #3
 800c022:	e025      	b.n	800c070 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	683a      	ldr	r2, [r7, #0]
 800c028:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	32ae      	adds	r2, #174	@ 0xae
 800c036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c03a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d00f      	beq.n	800c060 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	32ae      	adds	r2, #174	@ 0xae
 800c04a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c04e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c050:	f107 020e 	add.w	r2, r7, #14
 800c054:	4610      	mov	r0, r2
 800c056:	4798      	blx	r3
 800c058:	4602      	mov	r2, r0
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c066:	1c5a      	adds	r2, r3, #1
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c06e:	2300      	movs	r3, #0
}
 800c070:	4618      	mov	r0, r3
 800c072:	3710      	adds	r7, #16
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f001 fead 	bl	800dde0 <USBD_LL_Start>
 800c086:	4603      	mov	r3, r0
}
 800c088:	4618      	mov	r0, r3
 800c08a:	3708      	adds	r7, #8
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c090:	b480      	push	{r7}
 800c092:	b083      	sub	sp, #12
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c098:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	370c      	adds	r7, #12
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr

0800c0a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c0a6:	b580      	push	{r7, lr}
 800c0a8:	b084      	sub	sp, #16
 800c0aa:	af00      	add	r7, sp, #0
 800c0ac:	6078      	str	r0, [r7, #4]
 800c0ae:	460b      	mov	r3, r1
 800c0b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d009      	beq.n	800c0d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	78fa      	ldrb	r2, [r7, #3]
 800c0ca:	4611      	mov	r1, r2
 800c0cc:	6878      	ldr	r0, [r7, #4]
 800c0ce:	4798      	blx	r3
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c0d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3710      	adds	r7, #16
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b084      	sub	sp, #16
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0f4:	685b      	ldr	r3, [r3, #4]
 800c0f6:	78fa      	ldrb	r2, [r7, #3]
 800c0f8:	4611      	mov	r1, r2
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	4798      	blx	r3
 800c0fe:	4603      	mov	r3, r0
 800c100:	2b00      	cmp	r3, #0
 800c102:	d001      	beq.n	800c108 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c104:	2303      	movs	r3, #3
 800c106:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c108:	7bfb      	ldrb	r3, [r7, #15]
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3710      	adds	r7, #16
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c112:	b580      	push	{r7, lr}
 800c114:	b084      	sub	sp, #16
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
 800c11a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c122:	6839      	ldr	r1, [r7, #0]
 800c124:	4618      	mov	r0, r3
 800c126:	f001 f922 	bl	800d36e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2201      	movs	r2, #1
 800c12e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c138:	461a      	mov	r2, r3
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c146:	f003 031f 	and.w	r3, r3, #31
 800c14a:	2b02      	cmp	r3, #2
 800c14c:	d01a      	beq.n	800c184 <USBD_LL_SetupStage+0x72>
 800c14e:	2b02      	cmp	r3, #2
 800c150:	d822      	bhi.n	800c198 <USBD_LL_SetupStage+0x86>
 800c152:	2b00      	cmp	r3, #0
 800c154:	d002      	beq.n	800c15c <USBD_LL_SetupStage+0x4a>
 800c156:	2b01      	cmp	r3, #1
 800c158:	d00a      	beq.n	800c170 <USBD_LL_SetupStage+0x5e>
 800c15a:	e01d      	b.n	800c198 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c162:	4619      	mov	r1, r3
 800c164:	6878      	ldr	r0, [r7, #4]
 800c166:	f000 fb77 	bl	800c858 <USBD_StdDevReq>
 800c16a:	4603      	mov	r3, r0
 800c16c:	73fb      	strb	r3, [r7, #15]
      break;
 800c16e:	e020      	b.n	800c1b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c176:	4619      	mov	r1, r3
 800c178:	6878      	ldr	r0, [r7, #4]
 800c17a:	f000 fbdf 	bl	800c93c <USBD_StdItfReq>
 800c17e:	4603      	mov	r3, r0
 800c180:	73fb      	strb	r3, [r7, #15]
      break;
 800c182:	e016      	b.n	800c1b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c18a:	4619      	mov	r1, r3
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f000 fc41 	bl	800ca14 <USBD_StdEPReq>
 800c192:	4603      	mov	r3, r0
 800c194:	73fb      	strb	r3, [r7, #15]
      break;
 800c196:	e00c      	b.n	800c1b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c19e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f001 fe7a 	bl	800dea0 <USBD_LL_StallEP>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	73fb      	strb	r3, [r7, #15]
      break;
 800c1b0:	bf00      	nop
  }

  return ret;
 800c1b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	3710      	adds	r7, #16
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bd80      	pop	{r7, pc}

0800c1bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b086      	sub	sp, #24
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	60f8      	str	r0, [r7, #12]
 800c1c4:	460b      	mov	r3, r1
 800c1c6:	607a      	str	r2, [r7, #4]
 800c1c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c1ce:	7afb      	ldrb	r3, [r7, #11]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d177      	bne.n	800c2c4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c1da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c1e2:	2b03      	cmp	r3, #3
 800c1e4:	f040 80a1 	bne.w	800c32a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800c1e8:	693b      	ldr	r3, [r7, #16]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	693a      	ldr	r2, [r7, #16]
 800c1ee:	8992      	ldrh	r2, [r2, #12]
 800c1f0:	4293      	cmp	r3, r2
 800c1f2:	d91c      	bls.n	800c22e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	685b      	ldr	r3, [r3, #4]
 800c1f8:	693a      	ldr	r2, [r7, #16]
 800c1fa:	8992      	ldrh	r2, [r2, #12]
 800c1fc:	1a9a      	subs	r2, r3, r2
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	691b      	ldr	r3, [r3, #16]
 800c206:	693a      	ldr	r2, [r7, #16]
 800c208:	8992      	ldrh	r2, [r2, #12]
 800c20a:	441a      	add	r2, r3
 800c20c:	693b      	ldr	r3, [r7, #16]
 800c20e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	6919      	ldr	r1, [r3, #16]
 800c214:	693b      	ldr	r3, [r7, #16]
 800c216:	899b      	ldrh	r3, [r3, #12]
 800c218:	461a      	mov	r2, r3
 800c21a:	693b      	ldr	r3, [r7, #16]
 800c21c:	685b      	ldr	r3, [r3, #4]
 800c21e:	4293      	cmp	r3, r2
 800c220:	bf38      	it	cc
 800c222:	4613      	movcc	r3, r2
 800c224:	461a      	mov	r2, r3
 800c226:	68f8      	ldr	r0, [r7, #12]
 800c228:	f001 f9a8 	bl	800d57c <USBD_CtlContinueRx>
 800c22c:	e07d      	b.n	800c32a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c234:	f003 031f 	and.w	r3, r3, #31
 800c238:	2b02      	cmp	r3, #2
 800c23a:	d014      	beq.n	800c266 <USBD_LL_DataOutStage+0xaa>
 800c23c:	2b02      	cmp	r3, #2
 800c23e:	d81d      	bhi.n	800c27c <USBD_LL_DataOutStage+0xc0>
 800c240:	2b00      	cmp	r3, #0
 800c242:	d002      	beq.n	800c24a <USBD_LL_DataOutStage+0x8e>
 800c244:	2b01      	cmp	r3, #1
 800c246:	d003      	beq.n	800c250 <USBD_LL_DataOutStage+0x94>
 800c248:	e018      	b.n	800c27c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c24a:	2300      	movs	r3, #0
 800c24c:	75bb      	strb	r3, [r7, #22]
            break;
 800c24e:	e018      	b.n	800c282 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c256:	b2db      	uxtb	r3, r3
 800c258:	4619      	mov	r1, r3
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f000 fa6e 	bl	800c73c <USBD_CoreFindIF>
 800c260:	4603      	mov	r3, r0
 800c262:	75bb      	strb	r3, [r7, #22]
            break;
 800c264:	e00d      	b.n	800c282 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	4619      	mov	r1, r3
 800c270:	68f8      	ldr	r0, [r7, #12]
 800c272:	f000 fa70 	bl	800c756 <USBD_CoreFindEP>
 800c276:	4603      	mov	r3, r0
 800c278:	75bb      	strb	r3, [r7, #22]
            break;
 800c27a:	e002      	b.n	800c282 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c27c:	2300      	movs	r3, #0
 800c27e:	75bb      	strb	r3, [r7, #22]
            break;
 800c280:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c282:	7dbb      	ldrb	r3, [r7, #22]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d119      	bne.n	800c2bc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	2b03      	cmp	r3, #3
 800c292:	d113      	bne.n	800c2bc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c294:	7dba      	ldrb	r2, [r7, #22]
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	32ae      	adds	r2, #174	@ 0xae
 800c29a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c29e:	691b      	ldr	r3, [r3, #16]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d00b      	beq.n	800c2bc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800c2a4:	7dba      	ldrb	r2, [r7, #22]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c2ac:	7dba      	ldrb	r2, [r7, #22]
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	32ae      	adds	r2, #174	@ 0xae
 800c2b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2b6:	691b      	ldr	r3, [r3, #16]
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c2bc:	68f8      	ldr	r0, [r7, #12]
 800c2be:	f001 f96e 	bl	800d59e <USBD_CtlSendStatus>
 800c2c2:	e032      	b.n	800c32a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c2c4:	7afb      	ldrb	r3, [r7, #11]
 800c2c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2ca:	b2db      	uxtb	r3, r3
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	68f8      	ldr	r0, [r7, #12]
 800c2d0:	f000 fa41 	bl	800c756 <USBD_CoreFindEP>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c2d8:	7dbb      	ldrb	r3, [r7, #22]
 800c2da:	2bff      	cmp	r3, #255	@ 0xff
 800c2dc:	d025      	beq.n	800c32a <USBD_LL_DataOutStage+0x16e>
 800c2de:	7dbb      	ldrb	r3, [r7, #22]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d122      	bne.n	800c32a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2ea:	b2db      	uxtb	r3, r3
 800c2ec:	2b03      	cmp	r3, #3
 800c2ee:	d117      	bne.n	800c320 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c2f0:	7dba      	ldrb	r2, [r7, #22]
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	32ae      	adds	r2, #174	@ 0xae
 800c2f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2fa:	699b      	ldr	r3, [r3, #24]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00f      	beq.n	800c320 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800c300:	7dba      	ldrb	r2, [r7, #22]
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c308:	7dba      	ldrb	r2, [r7, #22]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	32ae      	adds	r2, #174	@ 0xae
 800c30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c312:	699b      	ldr	r3, [r3, #24]
 800c314:	7afa      	ldrb	r2, [r7, #11]
 800c316:	4611      	mov	r1, r2
 800c318:	68f8      	ldr	r0, [r7, #12]
 800c31a:	4798      	blx	r3
 800c31c:	4603      	mov	r3, r0
 800c31e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c320:	7dfb      	ldrb	r3, [r7, #23]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d001      	beq.n	800c32a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800c326:	7dfb      	ldrb	r3, [r7, #23]
 800c328:	e000      	b.n	800c32c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800c32a:	2300      	movs	r3, #0
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	3718      	adds	r7, #24
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}

0800c334 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b086      	sub	sp, #24
 800c338:	af00      	add	r7, sp, #0
 800c33a:	60f8      	str	r0, [r7, #12]
 800c33c:	460b      	mov	r3, r1
 800c33e:	607a      	str	r2, [r7, #4]
 800c340:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c342:	7afb      	ldrb	r3, [r7, #11]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d178      	bne.n	800c43a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	3314      	adds	r3, #20
 800c34c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c354:	2b02      	cmp	r3, #2
 800c356:	d163      	bne.n	800c420 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	685b      	ldr	r3, [r3, #4]
 800c35c:	693a      	ldr	r2, [r7, #16]
 800c35e:	8992      	ldrh	r2, [r2, #12]
 800c360:	4293      	cmp	r3, r2
 800c362:	d91c      	bls.n	800c39e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800c364:	693b      	ldr	r3, [r7, #16]
 800c366:	685b      	ldr	r3, [r3, #4]
 800c368:	693a      	ldr	r2, [r7, #16]
 800c36a:	8992      	ldrh	r2, [r2, #12]
 800c36c:	1a9a      	subs	r2, r3, r2
 800c36e:	693b      	ldr	r3, [r7, #16]
 800c370:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	691b      	ldr	r3, [r3, #16]
 800c376:	693a      	ldr	r2, [r7, #16]
 800c378:	8992      	ldrh	r2, [r2, #12]
 800c37a:	441a      	add	r2, r3
 800c37c:	693b      	ldr	r3, [r7, #16]
 800c37e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	6919      	ldr	r1, [r3, #16]
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	685b      	ldr	r3, [r3, #4]
 800c388:	461a      	mov	r2, r3
 800c38a:	68f8      	ldr	r0, [r7, #12]
 800c38c:	f001 f8c4 	bl	800d518 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c390:	2300      	movs	r3, #0
 800c392:	2200      	movs	r2, #0
 800c394:	2100      	movs	r1, #0
 800c396:	68f8      	ldr	r0, [r7, #12]
 800c398:	f001 fe2c 	bl	800dff4 <USBD_LL_PrepareReceive>
 800c39c:	e040      	b.n	800c420 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	899b      	ldrh	r3, [r3, #12]
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	685b      	ldr	r3, [r3, #4]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d11c      	bne.n	800c3e6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	693a      	ldr	r2, [r7, #16]
 800c3b2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d316      	bcc.n	800c3e6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d20f      	bcs.n	800c3e6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	68f8      	ldr	r0, [r7, #12]
 800c3cc:	f001 f8a4 	bl	800d518 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3d8:	2300      	movs	r3, #0
 800c3da:	2200      	movs	r2, #0
 800c3dc:	2100      	movs	r1, #0
 800c3de:	68f8      	ldr	r0, [r7, #12]
 800c3e0:	f001 fe08 	bl	800dff4 <USBD_LL_PrepareReceive>
 800c3e4:	e01c      	b.n	800c420 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3ec:	b2db      	uxtb	r3, r3
 800c3ee:	2b03      	cmp	r3, #3
 800c3f0:	d10f      	bne.n	800c412 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d009      	beq.n	800c412 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2200      	movs	r2, #0
 800c402:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c40c:	68db      	ldr	r3, [r3, #12]
 800c40e:	68f8      	ldr	r0, [r7, #12]
 800c410:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c412:	2180      	movs	r1, #128	@ 0x80
 800c414:	68f8      	ldr	r0, [r7, #12]
 800c416:	f001 fd43 	bl	800dea0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c41a:	68f8      	ldr	r0, [r7, #12]
 800c41c:	f001 f8d2 	bl	800d5c4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d03a      	beq.n	800c4a0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800c42a:	68f8      	ldr	r0, [r7, #12]
 800c42c:	f7ff fe30 	bl	800c090 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2200      	movs	r2, #0
 800c434:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c438:	e032      	b.n	800c4a0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c43a:	7afb      	ldrb	r3, [r7, #11]
 800c43c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c440:	b2db      	uxtb	r3, r3
 800c442:	4619      	mov	r1, r3
 800c444:	68f8      	ldr	r0, [r7, #12]
 800c446:	f000 f986 	bl	800c756 <USBD_CoreFindEP>
 800c44a:	4603      	mov	r3, r0
 800c44c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c44e:	7dfb      	ldrb	r3, [r7, #23]
 800c450:	2bff      	cmp	r3, #255	@ 0xff
 800c452:	d025      	beq.n	800c4a0 <USBD_LL_DataInStage+0x16c>
 800c454:	7dfb      	ldrb	r3, [r7, #23]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d122      	bne.n	800c4a0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c460:	b2db      	uxtb	r3, r3
 800c462:	2b03      	cmp	r3, #3
 800c464:	d11c      	bne.n	800c4a0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c466:	7dfa      	ldrb	r2, [r7, #23]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	32ae      	adds	r2, #174	@ 0xae
 800c46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c470:	695b      	ldr	r3, [r3, #20]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d014      	beq.n	800c4a0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800c476:	7dfa      	ldrb	r2, [r7, #23]
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c47e:	7dfa      	ldrb	r2, [r7, #23]
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	32ae      	adds	r2, #174	@ 0xae
 800c484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c488:	695b      	ldr	r3, [r3, #20]
 800c48a:	7afa      	ldrb	r2, [r7, #11]
 800c48c:	4611      	mov	r1, r2
 800c48e:	68f8      	ldr	r0, [r7, #12]
 800c490:	4798      	blx	r3
 800c492:	4603      	mov	r3, r0
 800c494:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c496:	7dbb      	ldrb	r3, [r7, #22]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d001      	beq.n	800c4a0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800c49c:	7dbb      	ldrb	r3, [r7, #22]
 800c49e:	e000      	b.n	800c4a2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800c4a0:	2300      	movs	r3, #0
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3718      	adds	r7, #24
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}

0800c4aa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c4aa:	b580      	push	{r7, lr}
 800c4ac:	b084      	sub	sp, #16
 800c4ae:	af00      	add	r7, sp, #0
 800c4b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2201      	movs	r2, #1
 800c4ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d014      	beq.n	800c510 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4ec:	685b      	ldr	r3, [r3, #4]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d00e      	beq.n	800c510 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	6852      	ldr	r2, [r2, #4]
 800c4fe:	b2d2      	uxtb	r2, r2
 800c500:	4611      	mov	r1, r2
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	4798      	blx	r3
 800c506:	4603      	mov	r3, r0
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d001      	beq.n	800c510 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c50c:	2303      	movs	r3, #3
 800c50e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c510:	2340      	movs	r3, #64	@ 0x40
 800c512:	2200      	movs	r2, #0
 800c514:	2100      	movs	r1, #0
 800c516:	6878      	ldr	r0, [r7, #4]
 800c518:	f001 fc7d 	bl	800de16 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2201      	movs	r2, #1
 800c520:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2240      	movs	r2, #64	@ 0x40
 800c528:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c52c:	2340      	movs	r3, #64	@ 0x40
 800c52e:	2200      	movs	r2, #0
 800c530:	2180      	movs	r1, #128	@ 0x80
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f001 fc6f 	bl	800de16 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2201      	movs	r2, #1
 800c53c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2240      	movs	r2, #64	@ 0x40
 800c544:	841a      	strh	r2, [r3, #32]

  return ret;
 800c546:	7bfb      	ldrb	r3, [r7, #15]
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3710      	adds	r7, #16
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
 800c558:	460b      	mov	r3, r1
 800c55a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	78fa      	ldrb	r2, [r7, #3]
 800c560:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	370c      	adds	r7, #12
 800c568:	46bd      	mov	sp, r7
 800c56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56e:	4770      	bx	lr

0800c570 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c570:	b480      	push	{r7}
 800c572:	b083      	sub	sp, #12
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	2b04      	cmp	r3, #4
 800c582:	d006      	beq.n	800c592 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c58a:	b2da      	uxtb	r2, r3
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2204      	movs	r2, #4
 800c596:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c59a:	2300      	movs	r3, #0
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	370c      	adds	r7, #12
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr

0800c5a8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5b6:	b2db      	uxtb	r3, r3
 800c5b8:	2b04      	cmp	r3, #4
 800c5ba:	d106      	bne.n	800c5ca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c5c2:	b2da      	uxtb	r2, r3
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c5ca:	2300      	movs	r3, #0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	370c      	adds	r7, #12
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr

0800c5d8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5e6:	b2db      	uxtb	r3, r3
 800c5e8:	2b03      	cmp	r3, #3
 800c5ea:	d110      	bne.n	800c60e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d00b      	beq.n	800c60e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5fc:	69db      	ldr	r3, [r3, #28]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d005      	beq.n	800c60e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c608:	69db      	ldr	r3, [r3, #28]
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c60e:	2300      	movs	r3, #0
}
 800c610:	4618      	mov	r0, r3
 800c612:	3708      	adds	r7, #8
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}

0800c618 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b082      	sub	sp, #8
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
 800c620:	460b      	mov	r3, r1
 800c622:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	32ae      	adds	r2, #174	@ 0xae
 800c62e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d101      	bne.n	800c63a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c636:	2303      	movs	r3, #3
 800c638:	e01c      	b.n	800c674 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c640:	b2db      	uxtb	r3, r3
 800c642:	2b03      	cmp	r3, #3
 800c644:	d115      	bne.n	800c672 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	32ae      	adds	r2, #174	@ 0xae
 800c650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c654:	6a1b      	ldr	r3, [r3, #32]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d00b      	beq.n	800c672 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	32ae      	adds	r2, #174	@ 0xae
 800c664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c668:	6a1b      	ldr	r3, [r3, #32]
 800c66a:	78fa      	ldrb	r2, [r7, #3]
 800c66c:	4611      	mov	r1, r2
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c672:	2300      	movs	r3, #0
}
 800c674:	4618      	mov	r0, r3
 800c676:	3708      	adds	r7, #8
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}

0800c67c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b082      	sub	sp, #8
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	460b      	mov	r3, r1
 800c686:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	32ae      	adds	r2, #174	@ 0xae
 800c692:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d101      	bne.n	800c69e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c69a:	2303      	movs	r3, #3
 800c69c:	e01c      	b.n	800c6d8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6a4:	b2db      	uxtb	r3, r3
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	d115      	bne.n	800c6d6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	32ae      	adds	r2, #174	@ 0xae
 800c6b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d00b      	beq.n	800c6d6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	32ae      	adds	r2, #174	@ 0xae
 800c6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ce:	78fa      	ldrb	r2, [r7, #3]
 800c6d0:	4611      	mov	r1, r2
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c6d6:	2300      	movs	r3, #0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3708      	adds	r7, #8
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c6e0:	b480      	push	{r7}
 800c6e2:	b083      	sub	sp, #12
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c6e8:	2300      	movs	r3, #0
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	370c      	adds	r7, #12
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f4:	4770      	bx	lr

0800c6f6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c6f6:	b580      	push	{r7, lr}
 800c6f8:	b084      	sub	sp, #16
 800c6fa:	af00      	add	r7, sp, #0
 800c6fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c6fe:	2300      	movs	r3, #0
 800c700:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2201      	movs	r2, #1
 800c706:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c710:	2b00      	cmp	r3, #0
 800c712:	d00e      	beq.n	800c732 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c71a:	685b      	ldr	r3, [r3, #4]
 800c71c:	687a      	ldr	r2, [r7, #4]
 800c71e:	6852      	ldr	r2, [r2, #4]
 800c720:	b2d2      	uxtb	r2, r2
 800c722:	4611      	mov	r1, r2
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	4798      	blx	r3
 800c728:	4603      	mov	r3, r0
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d001      	beq.n	800c732 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c72e:	2303      	movs	r3, #3
 800c730:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c732:	7bfb      	ldrb	r3, [r7, #15]
}
 800c734:	4618      	mov	r0, r3
 800c736:	3710      	adds	r7, #16
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}

0800c73c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b083      	sub	sp, #12
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	460b      	mov	r3, r1
 800c746:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c748:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	370c      	adds	r7, #12
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr

0800c756 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c756:	b480      	push	{r7}
 800c758:	b083      	sub	sp, #12
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	460b      	mov	r3, r1
 800c760:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c762:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c764:	4618      	mov	r0, r3
 800c766:	370c      	adds	r7, #12
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b086      	sub	sp, #24
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	460b      	mov	r3, r1
 800c77a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c784:	2300      	movs	r3, #0
 800c786:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	885b      	ldrh	r3, [r3, #2]
 800c78c:	b29b      	uxth	r3, r3
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	7812      	ldrb	r2, [r2, #0]
 800c792:	4293      	cmp	r3, r2
 800c794:	d91f      	bls.n	800c7d6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c79c:	e013      	b.n	800c7c6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c79e:	f107 030a 	add.w	r3, r7, #10
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	6978      	ldr	r0, [r7, #20]
 800c7a6:	f000 f81b 	bl	800c7e0 <USBD_GetNextDesc>
 800c7aa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	785b      	ldrb	r3, [r3, #1]
 800c7b0:	2b05      	cmp	r3, #5
 800c7b2:	d108      	bne.n	800c7c6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	789b      	ldrb	r3, [r3, #2]
 800c7bc:	78fa      	ldrb	r2, [r7, #3]
 800c7be:	429a      	cmp	r2, r3
 800c7c0:	d008      	beq.n	800c7d4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	885b      	ldrh	r3, [r3, #2]
 800c7ca:	b29a      	uxth	r2, r3
 800c7cc:	897b      	ldrh	r3, [r7, #10]
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d8e5      	bhi.n	800c79e <USBD_GetEpDesc+0x2e>
 800c7d2:	e000      	b.n	800c7d6 <USBD_GetEpDesc+0x66>
          break;
 800c7d4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c7d6:	693b      	ldr	r3, [r7, #16]
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3718      	adds	r7, #24
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b085      	sub	sp, #20
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	881b      	ldrh	r3, [r3, #0]
 800c7f2:	68fa      	ldr	r2, [r7, #12]
 800c7f4:	7812      	ldrb	r2, [r2, #0]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	b29a      	uxth	r2, r3
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	461a      	mov	r2, r3
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	4413      	add	r3, r2
 800c808:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c80a:	68fb      	ldr	r3, [r7, #12]
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3714      	adds	r7, #20
 800c810:	46bd      	mov	sp, r7
 800c812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c816:	4770      	bx	lr

0800c818 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c818:	b480      	push	{r7}
 800c81a:	b087      	sub	sp, #28
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c82a:	697b      	ldr	r3, [r7, #20]
 800c82c:	3301      	adds	r3, #1
 800c82e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	781b      	ldrb	r3, [r3, #0]
 800c834:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c836:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c83a:	021b      	lsls	r3, r3, #8
 800c83c:	b21a      	sxth	r2, r3
 800c83e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c842:	4313      	orrs	r3, r2
 800c844:	b21b      	sxth	r3, r3
 800c846:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c848:	89fb      	ldrh	r3, [r7, #14]
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	371c      	adds	r7, #28
 800c84e:	46bd      	mov	sp, r7
 800c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c854:	4770      	bx	lr
	...

0800c858 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b084      	sub	sp, #16
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
 800c860:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c862:	2300      	movs	r3, #0
 800c864:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c86e:	2b40      	cmp	r3, #64	@ 0x40
 800c870:	d005      	beq.n	800c87e <USBD_StdDevReq+0x26>
 800c872:	2b40      	cmp	r3, #64	@ 0x40
 800c874:	d857      	bhi.n	800c926 <USBD_StdDevReq+0xce>
 800c876:	2b00      	cmp	r3, #0
 800c878:	d00f      	beq.n	800c89a <USBD_StdDevReq+0x42>
 800c87a:	2b20      	cmp	r3, #32
 800c87c:	d153      	bne.n	800c926 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	32ae      	adds	r2, #174	@ 0xae
 800c888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	6839      	ldr	r1, [r7, #0]
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	4798      	blx	r3
 800c894:	4603      	mov	r3, r0
 800c896:	73fb      	strb	r3, [r7, #15]
      break;
 800c898:	e04a      	b.n	800c930 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	785b      	ldrb	r3, [r3, #1]
 800c89e:	2b09      	cmp	r3, #9
 800c8a0:	d83b      	bhi.n	800c91a <USBD_StdDevReq+0xc2>
 800c8a2:	a201      	add	r2, pc, #4	@ (adr r2, 800c8a8 <USBD_StdDevReq+0x50>)
 800c8a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8a8:	0800c8fd 	.word	0x0800c8fd
 800c8ac:	0800c911 	.word	0x0800c911
 800c8b0:	0800c91b 	.word	0x0800c91b
 800c8b4:	0800c907 	.word	0x0800c907
 800c8b8:	0800c91b 	.word	0x0800c91b
 800c8bc:	0800c8db 	.word	0x0800c8db
 800c8c0:	0800c8d1 	.word	0x0800c8d1
 800c8c4:	0800c91b 	.word	0x0800c91b
 800c8c8:	0800c8f3 	.word	0x0800c8f3
 800c8cc:	0800c8e5 	.word	0x0800c8e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c8d0:	6839      	ldr	r1, [r7, #0]
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f000 fa3e 	bl	800cd54 <USBD_GetDescriptor>
          break;
 800c8d8:	e024      	b.n	800c924 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c8da:	6839      	ldr	r1, [r7, #0]
 800c8dc:	6878      	ldr	r0, [r7, #4]
 800c8de:	f000 fba3 	bl	800d028 <USBD_SetAddress>
          break;
 800c8e2:	e01f      	b.n	800c924 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c8e4:	6839      	ldr	r1, [r7, #0]
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f000 fbe2 	bl	800d0b0 <USBD_SetConfig>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	73fb      	strb	r3, [r7, #15]
          break;
 800c8f0:	e018      	b.n	800c924 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c8f2:	6839      	ldr	r1, [r7, #0]
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 fc85 	bl	800d204 <USBD_GetConfig>
          break;
 800c8fa:	e013      	b.n	800c924 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c8fc:	6839      	ldr	r1, [r7, #0]
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f000 fcb6 	bl	800d270 <USBD_GetStatus>
          break;
 800c904:	e00e      	b.n	800c924 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c906:	6839      	ldr	r1, [r7, #0]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 fce5 	bl	800d2d8 <USBD_SetFeature>
          break;
 800c90e:	e009      	b.n	800c924 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c910:	6839      	ldr	r1, [r7, #0]
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fd09 	bl	800d32a <USBD_ClrFeature>
          break;
 800c918:	e004      	b.n	800c924 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c91a:	6839      	ldr	r1, [r7, #0]
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f000 fd60 	bl	800d3e2 <USBD_CtlError>
          break;
 800c922:	bf00      	nop
      }
      break;
 800c924:	e004      	b.n	800c930 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c926:	6839      	ldr	r1, [r7, #0]
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f000 fd5a 	bl	800d3e2 <USBD_CtlError>
      break;
 800c92e:	bf00      	nop
  }

  return ret;
 800c930:	7bfb      	ldrb	r3, [r7, #15]
}
 800c932:	4618      	mov	r0, r3
 800c934:	3710      	adds	r7, #16
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop

0800c93c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b084      	sub	sp, #16
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
 800c944:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c946:	2300      	movs	r3, #0
 800c948:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c952:	2b40      	cmp	r3, #64	@ 0x40
 800c954:	d005      	beq.n	800c962 <USBD_StdItfReq+0x26>
 800c956:	2b40      	cmp	r3, #64	@ 0x40
 800c958:	d852      	bhi.n	800ca00 <USBD_StdItfReq+0xc4>
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d001      	beq.n	800c962 <USBD_StdItfReq+0x26>
 800c95e:	2b20      	cmp	r3, #32
 800c960:	d14e      	bne.n	800ca00 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c968:	b2db      	uxtb	r3, r3
 800c96a:	3b01      	subs	r3, #1
 800c96c:	2b02      	cmp	r3, #2
 800c96e:	d840      	bhi.n	800c9f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	889b      	ldrh	r3, [r3, #4]
 800c974:	b2db      	uxtb	r3, r3
 800c976:	2b01      	cmp	r3, #1
 800c978:	d836      	bhi.n	800c9e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	889b      	ldrh	r3, [r3, #4]
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	4619      	mov	r1, r3
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f7ff feda 	bl	800c73c <USBD_CoreFindIF>
 800c988:	4603      	mov	r3, r0
 800c98a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c98c:	7bbb      	ldrb	r3, [r7, #14]
 800c98e:	2bff      	cmp	r3, #255	@ 0xff
 800c990:	d01d      	beq.n	800c9ce <USBD_StdItfReq+0x92>
 800c992:	7bbb      	ldrb	r3, [r7, #14]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d11a      	bne.n	800c9ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c998:	7bba      	ldrb	r2, [r7, #14]
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	32ae      	adds	r2, #174	@ 0xae
 800c99e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9a2:	689b      	ldr	r3, [r3, #8]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d00f      	beq.n	800c9c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c9a8:	7bba      	ldrb	r2, [r7, #14]
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c9b0:	7bba      	ldrb	r2, [r7, #14]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	32ae      	adds	r2, #174	@ 0xae
 800c9b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9ba:	689b      	ldr	r3, [r3, #8]
 800c9bc:	6839      	ldr	r1, [r7, #0]
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	4798      	blx	r3
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c9c6:	e004      	b.n	800c9d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c9cc:	e001      	b.n	800c9d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c9ce:	2303      	movs	r3, #3
 800c9d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	88db      	ldrh	r3, [r3, #6]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d110      	bne.n	800c9fc <USBD_StdItfReq+0xc0>
 800c9da:	7bfb      	ldrb	r3, [r7, #15]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d10d      	bne.n	800c9fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f000 fddc 	bl	800d59e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c9e6:	e009      	b.n	800c9fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c9e8:	6839      	ldr	r1, [r7, #0]
 800c9ea:	6878      	ldr	r0, [r7, #4]
 800c9ec:	f000 fcf9 	bl	800d3e2 <USBD_CtlError>
          break;
 800c9f0:	e004      	b.n	800c9fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c9f2:	6839      	ldr	r1, [r7, #0]
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 fcf4 	bl	800d3e2 <USBD_CtlError>
          break;
 800c9fa:	e000      	b.n	800c9fe <USBD_StdItfReq+0xc2>
          break;
 800c9fc:	bf00      	nop
      }
      break;
 800c9fe:	e004      	b.n	800ca0a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ca00:	6839      	ldr	r1, [r7, #0]
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f000 fced 	bl	800d3e2 <USBD_CtlError>
      break;
 800ca08:	bf00      	nop
  }

  return ret;
 800ca0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	3710      	adds	r7, #16
 800ca10:	46bd      	mov	sp, r7
 800ca12:	bd80      	pop	{r7, pc}

0800ca14 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	889b      	ldrh	r3, [r3, #4]
 800ca26:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ca30:	2b40      	cmp	r3, #64	@ 0x40
 800ca32:	d007      	beq.n	800ca44 <USBD_StdEPReq+0x30>
 800ca34:	2b40      	cmp	r3, #64	@ 0x40
 800ca36:	f200 8181 	bhi.w	800cd3c <USBD_StdEPReq+0x328>
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d02a      	beq.n	800ca94 <USBD_StdEPReq+0x80>
 800ca3e:	2b20      	cmp	r3, #32
 800ca40:	f040 817c 	bne.w	800cd3c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ca44:	7bbb      	ldrb	r3, [r7, #14]
 800ca46:	4619      	mov	r1, r3
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f7ff fe84 	bl	800c756 <USBD_CoreFindEP>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ca52:	7b7b      	ldrb	r3, [r7, #13]
 800ca54:	2bff      	cmp	r3, #255	@ 0xff
 800ca56:	f000 8176 	beq.w	800cd46 <USBD_StdEPReq+0x332>
 800ca5a:	7b7b      	ldrb	r3, [r7, #13]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	f040 8172 	bne.w	800cd46 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800ca62:	7b7a      	ldrb	r2, [r7, #13]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ca6a:	7b7a      	ldrb	r2, [r7, #13]
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	32ae      	adds	r2, #174	@ 0xae
 800ca70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca74:	689b      	ldr	r3, [r3, #8]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f000 8165 	beq.w	800cd46 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ca7c:	7b7a      	ldrb	r2, [r7, #13]
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	32ae      	adds	r2, #174	@ 0xae
 800ca82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca86:	689b      	ldr	r3, [r3, #8]
 800ca88:	6839      	ldr	r1, [r7, #0]
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	4798      	blx	r3
 800ca8e:	4603      	mov	r3, r0
 800ca90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ca92:	e158      	b.n	800cd46 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	785b      	ldrb	r3, [r3, #1]
 800ca98:	2b03      	cmp	r3, #3
 800ca9a:	d008      	beq.n	800caae <USBD_StdEPReq+0x9a>
 800ca9c:	2b03      	cmp	r3, #3
 800ca9e:	f300 8147 	bgt.w	800cd30 <USBD_StdEPReq+0x31c>
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	f000 809b 	beq.w	800cbde <USBD_StdEPReq+0x1ca>
 800caa8:	2b01      	cmp	r3, #1
 800caaa:	d03c      	beq.n	800cb26 <USBD_StdEPReq+0x112>
 800caac:	e140      	b.n	800cd30 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cab4:	b2db      	uxtb	r3, r3
 800cab6:	2b02      	cmp	r3, #2
 800cab8:	d002      	beq.n	800cac0 <USBD_StdEPReq+0xac>
 800caba:	2b03      	cmp	r3, #3
 800cabc:	d016      	beq.n	800caec <USBD_StdEPReq+0xd8>
 800cabe:	e02c      	b.n	800cb1a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cac0:	7bbb      	ldrb	r3, [r7, #14]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d00d      	beq.n	800cae2 <USBD_StdEPReq+0xce>
 800cac6:	7bbb      	ldrb	r3, [r7, #14]
 800cac8:	2b80      	cmp	r3, #128	@ 0x80
 800caca:	d00a      	beq.n	800cae2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cacc:	7bbb      	ldrb	r3, [r7, #14]
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f001 f9e5 	bl	800dea0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cad6:	2180      	movs	r1, #128	@ 0x80
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f001 f9e1 	bl	800dea0 <USBD_LL_StallEP>
 800cade:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cae0:	e020      	b.n	800cb24 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cae2:	6839      	ldr	r1, [r7, #0]
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f000 fc7c 	bl	800d3e2 <USBD_CtlError>
              break;
 800caea:	e01b      	b.n	800cb24 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	885b      	ldrh	r3, [r3, #2]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d10e      	bne.n	800cb12 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800caf4:	7bbb      	ldrb	r3, [r7, #14]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d00b      	beq.n	800cb12 <USBD_StdEPReq+0xfe>
 800cafa:	7bbb      	ldrb	r3, [r7, #14]
 800cafc:	2b80      	cmp	r3, #128	@ 0x80
 800cafe:	d008      	beq.n	800cb12 <USBD_StdEPReq+0xfe>
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	88db      	ldrh	r3, [r3, #6]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d104      	bne.n	800cb12 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cb08:	7bbb      	ldrb	r3, [r7, #14]
 800cb0a:	4619      	mov	r1, r3
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f001 f9c7 	bl	800dea0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cb12:	6878      	ldr	r0, [r7, #4]
 800cb14:	f000 fd43 	bl	800d59e <USBD_CtlSendStatus>

              break;
 800cb18:	e004      	b.n	800cb24 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cb1a:	6839      	ldr	r1, [r7, #0]
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f000 fc60 	bl	800d3e2 <USBD_CtlError>
              break;
 800cb22:	bf00      	nop
          }
          break;
 800cb24:	e109      	b.n	800cd3a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb2c:	b2db      	uxtb	r3, r3
 800cb2e:	2b02      	cmp	r3, #2
 800cb30:	d002      	beq.n	800cb38 <USBD_StdEPReq+0x124>
 800cb32:	2b03      	cmp	r3, #3
 800cb34:	d016      	beq.n	800cb64 <USBD_StdEPReq+0x150>
 800cb36:	e04b      	b.n	800cbd0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cb38:	7bbb      	ldrb	r3, [r7, #14]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d00d      	beq.n	800cb5a <USBD_StdEPReq+0x146>
 800cb3e:	7bbb      	ldrb	r3, [r7, #14]
 800cb40:	2b80      	cmp	r3, #128	@ 0x80
 800cb42:	d00a      	beq.n	800cb5a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cb44:	7bbb      	ldrb	r3, [r7, #14]
 800cb46:	4619      	mov	r1, r3
 800cb48:	6878      	ldr	r0, [r7, #4]
 800cb4a:	f001 f9a9 	bl	800dea0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cb4e:	2180      	movs	r1, #128	@ 0x80
 800cb50:	6878      	ldr	r0, [r7, #4]
 800cb52:	f001 f9a5 	bl	800dea0 <USBD_LL_StallEP>
 800cb56:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cb58:	e040      	b.n	800cbdc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cb5a:	6839      	ldr	r1, [r7, #0]
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f000 fc40 	bl	800d3e2 <USBD_CtlError>
              break;
 800cb62:	e03b      	b.n	800cbdc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	885b      	ldrh	r3, [r3, #2]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d136      	bne.n	800cbda <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cb6c:	7bbb      	ldrb	r3, [r7, #14]
 800cb6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d004      	beq.n	800cb80 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cb76:	7bbb      	ldrb	r3, [r7, #14]
 800cb78:	4619      	mov	r1, r3
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f001 f9af 	bl	800dede <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 fd0c 	bl	800d59e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cb86:	7bbb      	ldrb	r3, [r7, #14]
 800cb88:	4619      	mov	r1, r3
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f7ff fde3 	bl	800c756 <USBD_CoreFindEP>
 800cb90:	4603      	mov	r3, r0
 800cb92:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cb94:	7b7b      	ldrb	r3, [r7, #13]
 800cb96:	2bff      	cmp	r3, #255	@ 0xff
 800cb98:	d01f      	beq.n	800cbda <USBD_StdEPReq+0x1c6>
 800cb9a:	7b7b      	ldrb	r3, [r7, #13]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d11c      	bne.n	800cbda <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cba0:	7b7a      	ldrb	r2, [r7, #13]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cba8:	7b7a      	ldrb	r2, [r7, #13]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	32ae      	adds	r2, #174	@ 0xae
 800cbae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbb2:	689b      	ldr	r3, [r3, #8]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d010      	beq.n	800cbda <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cbb8:	7b7a      	ldrb	r2, [r7, #13]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	32ae      	adds	r2, #174	@ 0xae
 800cbbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbc2:	689b      	ldr	r3, [r3, #8]
 800cbc4:	6839      	ldr	r1, [r7, #0]
 800cbc6:	6878      	ldr	r0, [r7, #4]
 800cbc8:	4798      	blx	r3
 800cbca:	4603      	mov	r3, r0
 800cbcc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800cbce:	e004      	b.n	800cbda <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800cbd0:	6839      	ldr	r1, [r7, #0]
 800cbd2:	6878      	ldr	r0, [r7, #4]
 800cbd4:	f000 fc05 	bl	800d3e2 <USBD_CtlError>
              break;
 800cbd8:	e000      	b.n	800cbdc <USBD_StdEPReq+0x1c8>
              break;
 800cbda:	bf00      	nop
          }
          break;
 800cbdc:	e0ad      	b.n	800cd3a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	2b02      	cmp	r3, #2
 800cbe8:	d002      	beq.n	800cbf0 <USBD_StdEPReq+0x1dc>
 800cbea:	2b03      	cmp	r3, #3
 800cbec:	d033      	beq.n	800cc56 <USBD_StdEPReq+0x242>
 800cbee:	e099      	b.n	800cd24 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cbf0:	7bbb      	ldrb	r3, [r7, #14]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d007      	beq.n	800cc06 <USBD_StdEPReq+0x1f2>
 800cbf6:	7bbb      	ldrb	r3, [r7, #14]
 800cbf8:	2b80      	cmp	r3, #128	@ 0x80
 800cbfa:	d004      	beq.n	800cc06 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800cbfc:	6839      	ldr	r1, [r7, #0]
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 fbef 	bl	800d3e2 <USBD_CtlError>
                break;
 800cc04:	e093      	b.n	800cd2e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cc06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	da0b      	bge.n	800cc26 <USBD_StdEPReq+0x212>
 800cc0e:	7bbb      	ldrb	r3, [r7, #14]
 800cc10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cc14:	4613      	mov	r3, r2
 800cc16:	009b      	lsls	r3, r3, #2
 800cc18:	4413      	add	r3, r2
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	3310      	adds	r3, #16
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	4413      	add	r3, r2
 800cc22:	3304      	adds	r3, #4
 800cc24:	e00b      	b.n	800cc3e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cc26:	7bbb      	ldrb	r3, [r7, #14]
 800cc28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cc2c:	4613      	mov	r3, r2
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	4413      	add	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	3304      	adds	r3, #4
 800cc3e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	2200      	movs	r2, #0
 800cc44:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	330e      	adds	r3, #14
 800cc4a:	2202      	movs	r2, #2
 800cc4c:	4619      	mov	r1, r3
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 fc44 	bl	800d4dc <USBD_CtlSendData>
              break;
 800cc54:	e06b      	b.n	800cd2e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cc56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	da11      	bge.n	800cc82 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cc5e:	7bbb      	ldrb	r3, [r7, #14]
 800cc60:	f003 020f 	and.w	r2, r3, #15
 800cc64:	6879      	ldr	r1, [r7, #4]
 800cc66:	4613      	mov	r3, r2
 800cc68:	009b      	lsls	r3, r3, #2
 800cc6a:	4413      	add	r3, r2
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	440b      	add	r3, r1
 800cc70:	3323      	adds	r3, #35	@ 0x23
 800cc72:	781b      	ldrb	r3, [r3, #0]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d117      	bne.n	800cca8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800cc78:	6839      	ldr	r1, [r7, #0]
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f000 fbb1 	bl	800d3e2 <USBD_CtlError>
                  break;
 800cc80:	e055      	b.n	800cd2e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cc82:	7bbb      	ldrb	r3, [r7, #14]
 800cc84:	f003 020f 	and.w	r2, r3, #15
 800cc88:	6879      	ldr	r1, [r7, #4]
 800cc8a:	4613      	mov	r3, r2
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	4413      	add	r3, r2
 800cc90:	009b      	lsls	r3, r3, #2
 800cc92:	440b      	add	r3, r1
 800cc94:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800cc98:	781b      	ldrb	r3, [r3, #0]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d104      	bne.n	800cca8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800cc9e:	6839      	ldr	r1, [r7, #0]
 800cca0:	6878      	ldr	r0, [r7, #4]
 800cca2:	f000 fb9e 	bl	800d3e2 <USBD_CtlError>
                  break;
 800cca6:	e042      	b.n	800cd2e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cca8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	da0b      	bge.n	800ccc8 <USBD_StdEPReq+0x2b4>
 800ccb0:	7bbb      	ldrb	r3, [r7, #14]
 800ccb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ccb6:	4613      	mov	r3, r2
 800ccb8:	009b      	lsls	r3, r3, #2
 800ccba:	4413      	add	r3, r2
 800ccbc:	009b      	lsls	r3, r3, #2
 800ccbe:	3310      	adds	r3, #16
 800ccc0:	687a      	ldr	r2, [r7, #4]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	3304      	adds	r3, #4
 800ccc6:	e00b      	b.n	800cce0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ccc8:	7bbb      	ldrb	r3, [r7, #14]
 800ccca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ccce:	4613      	mov	r3, r2
 800ccd0:	009b      	lsls	r3, r3, #2
 800ccd2:	4413      	add	r3, r2
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ccda:	687a      	ldr	r2, [r7, #4]
 800ccdc:	4413      	add	r3, r2
 800ccde:	3304      	adds	r3, #4
 800cce0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cce2:	7bbb      	ldrb	r3, [r7, #14]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d002      	beq.n	800ccee <USBD_StdEPReq+0x2da>
 800cce8:	7bbb      	ldrb	r3, [r7, #14]
 800ccea:	2b80      	cmp	r3, #128	@ 0x80
 800ccec:	d103      	bne.n	800ccf6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	739a      	strb	r2, [r3, #14]
 800ccf4:	e00e      	b.n	800cd14 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ccf6:	7bbb      	ldrb	r3, [r7, #14]
 800ccf8:	4619      	mov	r1, r3
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f001 f90e 	bl	800df1c <USBD_LL_IsStallEP>
 800cd00:	4603      	mov	r3, r0
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d003      	beq.n	800cd0e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	2201      	movs	r2, #1
 800cd0a:	739a      	strb	r2, [r3, #14]
 800cd0c:	e002      	b.n	800cd14 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	2200      	movs	r2, #0
 800cd12:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	330e      	adds	r3, #14
 800cd18:	2202      	movs	r2, #2
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f000 fbdd 	bl	800d4dc <USBD_CtlSendData>
              break;
 800cd22:	e004      	b.n	800cd2e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800cd24:	6839      	ldr	r1, [r7, #0]
 800cd26:	6878      	ldr	r0, [r7, #4]
 800cd28:	f000 fb5b 	bl	800d3e2 <USBD_CtlError>
              break;
 800cd2c:	bf00      	nop
          }
          break;
 800cd2e:	e004      	b.n	800cd3a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800cd30:	6839      	ldr	r1, [r7, #0]
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 fb55 	bl	800d3e2 <USBD_CtlError>
          break;
 800cd38:	bf00      	nop
      }
      break;
 800cd3a:	e005      	b.n	800cd48 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800cd3c:	6839      	ldr	r1, [r7, #0]
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 fb4f 	bl	800d3e2 <USBD_CtlError>
      break;
 800cd44:	e000      	b.n	800cd48 <USBD_StdEPReq+0x334>
      break;
 800cd46:	bf00      	nop
  }

  return ret;
 800cd48:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	3710      	adds	r7, #16
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}
	...

0800cd54 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
 800cd5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cd62:	2300      	movs	r3, #0
 800cd64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cd66:	2300      	movs	r3, #0
 800cd68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	885b      	ldrh	r3, [r3, #2]
 800cd6e:	0a1b      	lsrs	r3, r3, #8
 800cd70:	b29b      	uxth	r3, r3
 800cd72:	3b01      	subs	r3, #1
 800cd74:	2b06      	cmp	r3, #6
 800cd76:	f200 8128 	bhi.w	800cfca <USBD_GetDescriptor+0x276>
 800cd7a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd80 <USBD_GetDescriptor+0x2c>)
 800cd7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd80:	0800cd9d 	.word	0x0800cd9d
 800cd84:	0800cdb5 	.word	0x0800cdb5
 800cd88:	0800cdf5 	.word	0x0800cdf5
 800cd8c:	0800cfcb 	.word	0x0800cfcb
 800cd90:	0800cfcb 	.word	0x0800cfcb
 800cd94:	0800cf6b 	.word	0x0800cf6b
 800cd98:	0800cf97 	.word	0x0800cf97
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	7c12      	ldrb	r2, [r2, #16]
 800cda8:	f107 0108 	add.w	r1, r7, #8
 800cdac:	4610      	mov	r0, r2
 800cdae:	4798      	blx	r3
 800cdb0:	60f8      	str	r0, [r7, #12]
      break;
 800cdb2:	e112      	b.n	800cfda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	7c1b      	ldrb	r3, [r3, #16]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d10d      	bne.n	800cdd8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdc4:	f107 0208 	add.w	r2, r7, #8
 800cdc8:	4610      	mov	r0, r2
 800cdca:	4798      	blx	r3
 800cdcc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	3301      	adds	r3, #1
 800cdd2:	2202      	movs	r2, #2
 800cdd4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cdd6:	e100      	b.n	800cfda <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cde0:	f107 0208 	add.w	r2, r7, #8
 800cde4:	4610      	mov	r0, r2
 800cde6:	4798      	blx	r3
 800cde8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	3301      	adds	r3, #1
 800cdee:	2202      	movs	r2, #2
 800cdf0:	701a      	strb	r2, [r3, #0]
      break;
 800cdf2:	e0f2      	b.n	800cfda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	885b      	ldrh	r3, [r3, #2]
 800cdf8:	b2db      	uxtb	r3, r3
 800cdfa:	2b05      	cmp	r3, #5
 800cdfc:	f200 80ac 	bhi.w	800cf58 <USBD_GetDescriptor+0x204>
 800ce00:	a201      	add	r2, pc, #4	@ (adr r2, 800ce08 <USBD_GetDescriptor+0xb4>)
 800ce02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce06:	bf00      	nop
 800ce08:	0800ce21 	.word	0x0800ce21
 800ce0c:	0800ce55 	.word	0x0800ce55
 800ce10:	0800ce89 	.word	0x0800ce89
 800ce14:	0800cebd 	.word	0x0800cebd
 800ce18:	0800cef1 	.word	0x0800cef1
 800ce1c:	0800cf25 	.word	0x0800cf25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce26:	685b      	ldr	r3, [r3, #4]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d00b      	beq.n	800ce44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce32:	685b      	ldr	r3, [r3, #4]
 800ce34:	687a      	ldr	r2, [r7, #4]
 800ce36:	7c12      	ldrb	r2, [r2, #16]
 800ce38:	f107 0108 	add.w	r1, r7, #8
 800ce3c:	4610      	mov	r0, r2
 800ce3e:	4798      	blx	r3
 800ce40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ce42:	e091      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ce44:	6839      	ldr	r1, [r7, #0]
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f000 facb 	bl	800d3e2 <USBD_CtlError>
            err++;
 800ce4c:	7afb      	ldrb	r3, [r7, #11]
 800ce4e:	3301      	adds	r3, #1
 800ce50:	72fb      	strb	r3, [r7, #11]
          break;
 800ce52:	e089      	b.n	800cf68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce5a:	689b      	ldr	r3, [r3, #8]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d00b      	beq.n	800ce78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce66:	689b      	ldr	r3, [r3, #8]
 800ce68:	687a      	ldr	r2, [r7, #4]
 800ce6a:	7c12      	ldrb	r2, [r2, #16]
 800ce6c:	f107 0108 	add.w	r1, r7, #8
 800ce70:	4610      	mov	r0, r2
 800ce72:	4798      	blx	r3
 800ce74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ce76:	e077      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ce78:	6839      	ldr	r1, [r7, #0]
 800ce7a:	6878      	ldr	r0, [r7, #4]
 800ce7c:	f000 fab1 	bl	800d3e2 <USBD_CtlError>
            err++;
 800ce80:	7afb      	ldrb	r3, [r7, #11]
 800ce82:	3301      	adds	r3, #1
 800ce84:	72fb      	strb	r3, [r7, #11]
          break;
 800ce86:	e06f      	b.n	800cf68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce8e:	68db      	ldr	r3, [r3, #12]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d00b      	beq.n	800ceac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ce9a:	68db      	ldr	r3, [r3, #12]
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	7c12      	ldrb	r2, [r2, #16]
 800cea0:	f107 0108 	add.w	r1, r7, #8
 800cea4:	4610      	mov	r0, r2
 800cea6:	4798      	blx	r3
 800cea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ceaa:	e05d      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ceac:	6839      	ldr	r1, [r7, #0]
 800ceae:	6878      	ldr	r0, [r7, #4]
 800ceb0:	f000 fa97 	bl	800d3e2 <USBD_CtlError>
            err++;
 800ceb4:	7afb      	ldrb	r3, [r7, #11]
 800ceb6:	3301      	adds	r3, #1
 800ceb8:	72fb      	strb	r3, [r7, #11]
          break;
 800ceba:	e055      	b.n	800cf68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cec2:	691b      	ldr	r3, [r3, #16]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d00b      	beq.n	800cee0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cece:	691b      	ldr	r3, [r3, #16]
 800ced0:	687a      	ldr	r2, [r7, #4]
 800ced2:	7c12      	ldrb	r2, [r2, #16]
 800ced4:	f107 0108 	add.w	r1, r7, #8
 800ced8:	4610      	mov	r0, r2
 800ceda:	4798      	blx	r3
 800cedc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cede:	e043      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cee0:	6839      	ldr	r1, [r7, #0]
 800cee2:	6878      	ldr	r0, [r7, #4]
 800cee4:	f000 fa7d 	bl	800d3e2 <USBD_CtlError>
            err++;
 800cee8:	7afb      	ldrb	r3, [r7, #11]
 800ceea:	3301      	adds	r3, #1
 800ceec:	72fb      	strb	r3, [r7, #11]
          break;
 800ceee:	e03b      	b.n	800cf68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cef6:	695b      	ldr	r3, [r3, #20]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d00b      	beq.n	800cf14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf02:	695b      	ldr	r3, [r3, #20]
 800cf04:	687a      	ldr	r2, [r7, #4]
 800cf06:	7c12      	ldrb	r2, [r2, #16]
 800cf08:	f107 0108 	add.w	r1, r7, #8
 800cf0c:	4610      	mov	r0, r2
 800cf0e:	4798      	blx	r3
 800cf10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf12:	e029      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cf14:	6839      	ldr	r1, [r7, #0]
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f000 fa63 	bl	800d3e2 <USBD_CtlError>
            err++;
 800cf1c:	7afb      	ldrb	r3, [r7, #11]
 800cf1e:	3301      	adds	r3, #1
 800cf20:	72fb      	strb	r3, [r7, #11]
          break;
 800cf22:	e021      	b.n	800cf68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf2a:	699b      	ldr	r3, [r3, #24]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d00b      	beq.n	800cf48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cf36:	699b      	ldr	r3, [r3, #24]
 800cf38:	687a      	ldr	r2, [r7, #4]
 800cf3a:	7c12      	ldrb	r2, [r2, #16]
 800cf3c:	f107 0108 	add.w	r1, r7, #8
 800cf40:	4610      	mov	r0, r2
 800cf42:	4798      	blx	r3
 800cf44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf46:	e00f      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cf48:	6839      	ldr	r1, [r7, #0]
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 fa49 	bl	800d3e2 <USBD_CtlError>
            err++;
 800cf50:	7afb      	ldrb	r3, [r7, #11]
 800cf52:	3301      	adds	r3, #1
 800cf54:	72fb      	strb	r3, [r7, #11]
          break;
 800cf56:	e007      	b.n	800cf68 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cf58:	6839      	ldr	r1, [r7, #0]
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f000 fa41 	bl	800d3e2 <USBD_CtlError>
          err++;
 800cf60:	7afb      	ldrb	r3, [r7, #11]
 800cf62:	3301      	adds	r3, #1
 800cf64:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800cf66:	bf00      	nop
      }
      break;
 800cf68:	e037      	b.n	800cfda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	7c1b      	ldrb	r3, [r3, #16]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d109      	bne.n	800cf86 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf7a:	f107 0208 	add.w	r2, r7, #8
 800cf7e:	4610      	mov	r0, r2
 800cf80:	4798      	blx	r3
 800cf82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cf84:	e029      	b.n	800cfda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cf86:	6839      	ldr	r1, [r7, #0]
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f000 fa2a 	bl	800d3e2 <USBD_CtlError>
        err++;
 800cf8e:	7afb      	ldrb	r3, [r7, #11]
 800cf90:	3301      	adds	r3, #1
 800cf92:	72fb      	strb	r3, [r7, #11]
      break;
 800cf94:	e021      	b.n	800cfda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	7c1b      	ldrb	r3, [r3, #16]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d10d      	bne.n	800cfba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfa6:	f107 0208 	add.w	r2, r7, #8
 800cfaa:	4610      	mov	r0, r2
 800cfac:	4798      	blx	r3
 800cfae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	3301      	adds	r3, #1
 800cfb4:	2207      	movs	r2, #7
 800cfb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cfb8:	e00f      	b.n	800cfda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cfba:	6839      	ldr	r1, [r7, #0]
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 fa10 	bl	800d3e2 <USBD_CtlError>
        err++;
 800cfc2:	7afb      	ldrb	r3, [r7, #11]
 800cfc4:	3301      	adds	r3, #1
 800cfc6:	72fb      	strb	r3, [r7, #11]
      break;
 800cfc8:	e007      	b.n	800cfda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cfca:	6839      	ldr	r1, [r7, #0]
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 fa08 	bl	800d3e2 <USBD_CtlError>
      err++;
 800cfd2:	7afb      	ldrb	r3, [r7, #11]
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	72fb      	strb	r3, [r7, #11]
      break;
 800cfd8:	bf00      	nop
  }

  if (err != 0U)
 800cfda:	7afb      	ldrb	r3, [r7, #11]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d11e      	bne.n	800d01e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	88db      	ldrh	r3, [r3, #6]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d016      	beq.n	800d016 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800cfe8:	893b      	ldrh	r3, [r7, #8]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d00e      	beq.n	800d00c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	88da      	ldrh	r2, [r3, #6]
 800cff2:	893b      	ldrh	r3, [r7, #8]
 800cff4:	4293      	cmp	r3, r2
 800cff6:	bf28      	it	cs
 800cff8:	4613      	movcs	r3, r2
 800cffa:	b29b      	uxth	r3, r3
 800cffc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cffe:	893b      	ldrh	r3, [r7, #8]
 800d000:	461a      	mov	r2, r3
 800d002:	68f9      	ldr	r1, [r7, #12]
 800d004:	6878      	ldr	r0, [r7, #4]
 800d006:	f000 fa69 	bl	800d4dc <USBD_CtlSendData>
 800d00a:	e009      	b.n	800d020 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d00c:	6839      	ldr	r1, [r7, #0]
 800d00e:	6878      	ldr	r0, [r7, #4]
 800d010:	f000 f9e7 	bl	800d3e2 <USBD_CtlError>
 800d014:	e004      	b.n	800d020 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d016:	6878      	ldr	r0, [r7, #4]
 800d018:	f000 fac1 	bl	800d59e <USBD_CtlSendStatus>
 800d01c:	e000      	b.n	800d020 <USBD_GetDescriptor+0x2cc>
    return;
 800d01e:	bf00      	nop
  }
}
 800d020:	3710      	adds	r7, #16
 800d022:	46bd      	mov	sp, r7
 800d024:	bd80      	pop	{r7, pc}
 800d026:	bf00      	nop

0800d028 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	889b      	ldrh	r3, [r3, #4]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d131      	bne.n	800d09e <USBD_SetAddress+0x76>
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	88db      	ldrh	r3, [r3, #6]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d12d      	bne.n	800d09e <USBD_SetAddress+0x76>
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	885b      	ldrh	r3, [r3, #2]
 800d046:	2b7f      	cmp	r3, #127	@ 0x7f
 800d048:	d829      	bhi.n	800d09e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	885b      	ldrh	r3, [r3, #2]
 800d04e:	b2db      	uxtb	r3, r3
 800d050:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d054:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d05c:	b2db      	uxtb	r3, r3
 800d05e:	2b03      	cmp	r3, #3
 800d060:	d104      	bne.n	800d06c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d062:	6839      	ldr	r1, [r7, #0]
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f000 f9bc 	bl	800d3e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d06a:	e01d      	b.n	800d0a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	7bfa      	ldrb	r2, [r7, #15]
 800d070:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d074:	7bfb      	ldrb	r3, [r7, #15]
 800d076:	4619      	mov	r1, r3
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	f000 ff7b 	bl	800df74 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 fa8d 	bl	800d59e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d084:	7bfb      	ldrb	r3, [r7, #15]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d004      	beq.n	800d094 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2202      	movs	r2, #2
 800d08e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d092:	e009      	b.n	800d0a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2201      	movs	r2, #1
 800d098:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d09c:	e004      	b.n	800d0a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d09e:	6839      	ldr	r1, [r7, #0]
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f000 f99e 	bl	800d3e2 <USBD_CtlError>
  }
}
 800d0a6:	bf00      	nop
 800d0a8:	bf00      	nop
 800d0aa:	3710      	adds	r7, #16
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	bd80      	pop	{r7, pc}

0800d0b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b084      	sub	sp, #16
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	885b      	ldrh	r3, [r3, #2]
 800d0c2:	b2da      	uxtb	r2, r3
 800d0c4:	4b4e      	ldr	r3, [pc, #312]	@ (800d200 <USBD_SetConfig+0x150>)
 800d0c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d0c8:	4b4d      	ldr	r3, [pc, #308]	@ (800d200 <USBD_SetConfig+0x150>)
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	2b01      	cmp	r3, #1
 800d0ce:	d905      	bls.n	800d0dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d0d0:	6839      	ldr	r1, [r7, #0]
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f000 f985 	bl	800d3e2 <USBD_CtlError>
    return USBD_FAIL;
 800d0d8:	2303      	movs	r3, #3
 800d0da:	e08c      	b.n	800d1f6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0e2:	b2db      	uxtb	r3, r3
 800d0e4:	2b02      	cmp	r3, #2
 800d0e6:	d002      	beq.n	800d0ee <USBD_SetConfig+0x3e>
 800d0e8:	2b03      	cmp	r3, #3
 800d0ea:	d029      	beq.n	800d140 <USBD_SetConfig+0x90>
 800d0ec:	e075      	b.n	800d1da <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d0ee:	4b44      	ldr	r3, [pc, #272]	@ (800d200 <USBD_SetConfig+0x150>)
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d020      	beq.n	800d138 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d0f6:	4b42      	ldr	r3, [pc, #264]	@ (800d200 <USBD_SetConfig+0x150>)
 800d0f8:	781b      	ldrb	r3, [r3, #0]
 800d0fa:	461a      	mov	r2, r3
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d100:	4b3f      	ldr	r3, [pc, #252]	@ (800d200 <USBD_SetConfig+0x150>)
 800d102:	781b      	ldrb	r3, [r3, #0]
 800d104:	4619      	mov	r1, r3
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f7fe ffcd 	bl	800c0a6 <USBD_SetClassConfig>
 800d10c:	4603      	mov	r3, r0
 800d10e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d110:	7bfb      	ldrb	r3, [r7, #15]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d008      	beq.n	800d128 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d116:	6839      	ldr	r1, [r7, #0]
 800d118:	6878      	ldr	r0, [r7, #4]
 800d11a:	f000 f962 	bl	800d3e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	2202      	movs	r2, #2
 800d122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d126:	e065      	b.n	800d1f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d128:	6878      	ldr	r0, [r7, #4]
 800d12a:	f000 fa38 	bl	800d59e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2203      	movs	r2, #3
 800d132:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d136:	e05d      	b.n	800d1f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d138:	6878      	ldr	r0, [r7, #4]
 800d13a:	f000 fa30 	bl	800d59e <USBD_CtlSendStatus>
      break;
 800d13e:	e059      	b.n	800d1f4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d140:	4b2f      	ldr	r3, [pc, #188]	@ (800d200 <USBD_SetConfig+0x150>)
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d112      	bne.n	800d16e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2202      	movs	r2, #2
 800d14c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d150:	4b2b      	ldr	r3, [pc, #172]	@ (800d200 <USBD_SetConfig+0x150>)
 800d152:	781b      	ldrb	r3, [r3, #0]
 800d154:	461a      	mov	r2, r3
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d15a:	4b29      	ldr	r3, [pc, #164]	@ (800d200 <USBD_SetConfig+0x150>)
 800d15c:	781b      	ldrb	r3, [r3, #0]
 800d15e:	4619      	mov	r1, r3
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f7fe ffbc 	bl	800c0de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f000 fa19 	bl	800d59e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d16c:	e042      	b.n	800d1f4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d16e:	4b24      	ldr	r3, [pc, #144]	@ (800d200 <USBD_SetConfig+0x150>)
 800d170:	781b      	ldrb	r3, [r3, #0]
 800d172:	461a      	mov	r2, r3
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	685b      	ldr	r3, [r3, #4]
 800d178:	429a      	cmp	r2, r3
 800d17a:	d02a      	beq.n	800d1d2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	685b      	ldr	r3, [r3, #4]
 800d180:	b2db      	uxtb	r3, r3
 800d182:	4619      	mov	r1, r3
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f7fe ffaa 	bl	800c0de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d18a:	4b1d      	ldr	r3, [pc, #116]	@ (800d200 <USBD_SetConfig+0x150>)
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	461a      	mov	r2, r3
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d194:	4b1a      	ldr	r3, [pc, #104]	@ (800d200 <USBD_SetConfig+0x150>)
 800d196:	781b      	ldrb	r3, [r3, #0]
 800d198:	4619      	mov	r1, r3
 800d19a:	6878      	ldr	r0, [r7, #4]
 800d19c:	f7fe ff83 	bl	800c0a6 <USBD_SetClassConfig>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d1a4:	7bfb      	ldrb	r3, [r7, #15]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d00f      	beq.n	800d1ca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d1aa:	6839      	ldr	r1, [r7, #0]
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f000 f918 	bl	800d3e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	685b      	ldr	r3, [r3, #4]
 800d1b6:	b2db      	uxtb	r3, r3
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f7fe ff8f 	bl	800c0de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2202      	movs	r2, #2
 800d1c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d1c8:	e014      	b.n	800d1f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 f9e7 	bl	800d59e <USBD_CtlSendStatus>
      break;
 800d1d0:	e010      	b.n	800d1f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	f000 f9e3 	bl	800d59e <USBD_CtlSendStatus>
      break;
 800d1d8:	e00c      	b.n	800d1f4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d1da:	6839      	ldr	r1, [r7, #0]
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f000 f900 	bl	800d3e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d1e2:	4b07      	ldr	r3, [pc, #28]	@ (800d200 <USBD_SetConfig+0x150>)
 800d1e4:	781b      	ldrb	r3, [r3, #0]
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	f7fe ff78 	bl	800c0de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d1ee:	2303      	movs	r3, #3
 800d1f0:	73fb      	strb	r3, [r7, #15]
      break;
 800d1f2:	bf00      	nop
  }

  return ret;
 800d1f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3710      	adds	r7, #16
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}
 800d1fe:	bf00      	nop
 800d200:	20000ae8 	.word	0x20000ae8

0800d204 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b082      	sub	sp, #8
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
 800d20c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	88db      	ldrh	r3, [r3, #6]
 800d212:	2b01      	cmp	r3, #1
 800d214:	d004      	beq.n	800d220 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d216:	6839      	ldr	r1, [r7, #0]
 800d218:	6878      	ldr	r0, [r7, #4]
 800d21a:	f000 f8e2 	bl	800d3e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d21e:	e023      	b.n	800d268 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d226:	b2db      	uxtb	r3, r3
 800d228:	2b02      	cmp	r3, #2
 800d22a:	dc02      	bgt.n	800d232 <USBD_GetConfig+0x2e>
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	dc03      	bgt.n	800d238 <USBD_GetConfig+0x34>
 800d230:	e015      	b.n	800d25e <USBD_GetConfig+0x5a>
 800d232:	2b03      	cmp	r3, #3
 800d234:	d00b      	beq.n	800d24e <USBD_GetConfig+0x4a>
 800d236:	e012      	b.n	800d25e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2200      	movs	r2, #0
 800d23c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	3308      	adds	r3, #8
 800d242:	2201      	movs	r2, #1
 800d244:	4619      	mov	r1, r3
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f000 f948 	bl	800d4dc <USBD_CtlSendData>
        break;
 800d24c:	e00c      	b.n	800d268 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	3304      	adds	r3, #4
 800d252:	2201      	movs	r2, #1
 800d254:	4619      	mov	r1, r3
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f000 f940 	bl	800d4dc <USBD_CtlSendData>
        break;
 800d25c:	e004      	b.n	800d268 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d25e:	6839      	ldr	r1, [r7, #0]
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 f8be 	bl	800d3e2 <USBD_CtlError>
        break;
 800d266:	bf00      	nop
}
 800d268:	bf00      	nop
 800d26a:	3708      	adds	r7, #8
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b082      	sub	sp, #8
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d280:	b2db      	uxtb	r3, r3
 800d282:	3b01      	subs	r3, #1
 800d284:	2b02      	cmp	r3, #2
 800d286:	d81e      	bhi.n	800d2c6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	88db      	ldrh	r3, [r3, #6]
 800d28c:	2b02      	cmp	r3, #2
 800d28e:	d004      	beq.n	800d29a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d290:	6839      	ldr	r1, [r7, #0]
 800d292:	6878      	ldr	r0, [r7, #4]
 800d294:	f000 f8a5 	bl	800d3e2 <USBD_CtlError>
        break;
 800d298:	e01a      	b.n	800d2d0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2201      	movs	r2, #1
 800d29e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d005      	beq.n	800d2b6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	68db      	ldr	r3, [r3, #12]
 800d2ae:	f043 0202 	orr.w	r2, r3, #2
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	330c      	adds	r3, #12
 800d2ba:	2202      	movs	r2, #2
 800d2bc:	4619      	mov	r1, r3
 800d2be:	6878      	ldr	r0, [r7, #4]
 800d2c0:	f000 f90c 	bl	800d4dc <USBD_CtlSendData>
      break;
 800d2c4:	e004      	b.n	800d2d0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d2c6:	6839      	ldr	r1, [r7, #0]
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f000 f88a 	bl	800d3e2 <USBD_CtlError>
      break;
 800d2ce:	bf00      	nop
  }
}
 800d2d0:	bf00      	nop
 800d2d2:	3708      	adds	r7, #8
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
 800d2e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	885b      	ldrh	r3, [r3, #2]
 800d2e6:	2b01      	cmp	r3, #1
 800d2e8:	d107      	bne.n	800d2fa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2201      	movs	r2, #1
 800d2ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f000 f953 	bl	800d59e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d2f8:	e013      	b.n	800d322 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	885b      	ldrh	r3, [r3, #2]
 800d2fe:	2b02      	cmp	r3, #2
 800d300:	d10b      	bne.n	800d31a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	889b      	ldrh	r3, [r3, #4]
 800d306:	0a1b      	lsrs	r3, r3, #8
 800d308:	b29b      	uxth	r3, r3
 800d30a:	b2da      	uxtb	r2, r3
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f000 f943 	bl	800d59e <USBD_CtlSendStatus>
}
 800d318:	e003      	b.n	800d322 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d31a:	6839      	ldr	r1, [r7, #0]
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f000 f860 	bl	800d3e2 <USBD_CtlError>
}
 800d322:	bf00      	nop
 800d324:	3708      	adds	r7, #8
 800d326:	46bd      	mov	sp, r7
 800d328:	bd80      	pop	{r7, pc}

0800d32a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d32a:	b580      	push	{r7, lr}
 800d32c:	b082      	sub	sp, #8
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
 800d332:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d33a:	b2db      	uxtb	r3, r3
 800d33c:	3b01      	subs	r3, #1
 800d33e:	2b02      	cmp	r3, #2
 800d340:	d80b      	bhi.n	800d35a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	885b      	ldrh	r3, [r3, #2]
 800d346:	2b01      	cmp	r3, #1
 800d348:	d10c      	bne.n	800d364 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2200      	movs	r2, #0
 800d34e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d352:	6878      	ldr	r0, [r7, #4]
 800d354:	f000 f923 	bl	800d59e <USBD_CtlSendStatus>
      }
      break;
 800d358:	e004      	b.n	800d364 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d35a:	6839      	ldr	r1, [r7, #0]
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f000 f840 	bl	800d3e2 <USBD_CtlError>
      break;
 800d362:	e000      	b.n	800d366 <USBD_ClrFeature+0x3c>
      break;
 800d364:	bf00      	nop
  }
}
 800d366:	bf00      	nop
 800d368:	3708      	adds	r7, #8
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}

0800d36e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	b084      	sub	sp, #16
 800d372:	af00      	add	r7, sp, #0
 800d374:	6078      	str	r0, [r7, #4]
 800d376:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	781a      	ldrb	r2, [r3, #0]
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	3301      	adds	r3, #1
 800d388:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	781a      	ldrb	r2, [r3, #0]
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	3301      	adds	r3, #1
 800d396:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d398:	68f8      	ldr	r0, [r7, #12]
 800d39a:	f7ff fa3d 	bl	800c818 <SWAPBYTE>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	461a      	mov	r2, r3
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	3301      	adds	r3, #1
 800d3aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d3b2:	68f8      	ldr	r0, [r7, #12]
 800d3b4:	f7ff fa30 	bl	800c818 <SWAPBYTE>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	3301      	adds	r3, #1
 800d3ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d3cc:	68f8      	ldr	r0, [r7, #12]
 800d3ce:	f7ff fa23 	bl	800c818 <SWAPBYTE>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	461a      	mov	r2, r3
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	80da      	strh	r2, [r3, #6]
}
 800d3da:	bf00      	nop
 800d3dc:	3710      	adds	r7, #16
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}

0800d3e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3e2:	b580      	push	{r7, lr}
 800d3e4:	b082      	sub	sp, #8
 800d3e6:	af00      	add	r7, sp, #0
 800d3e8:	6078      	str	r0, [r7, #4]
 800d3ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d3ec:	2180      	movs	r1, #128	@ 0x80
 800d3ee:	6878      	ldr	r0, [r7, #4]
 800d3f0:	f000 fd56 	bl	800dea0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d3f4:	2100      	movs	r1, #0
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 fd52 	bl	800dea0 <USBD_LL_StallEP>
}
 800d3fc:	bf00      	nop
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}

0800d404 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b086      	sub	sp, #24
 800d408:	af00      	add	r7, sp, #0
 800d40a:	60f8      	str	r0, [r7, #12]
 800d40c:	60b9      	str	r1, [r7, #8]
 800d40e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d410:	2300      	movs	r3, #0
 800d412:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d042      	beq.n	800d4a0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d41e:	6938      	ldr	r0, [r7, #16]
 800d420:	f000 f842 	bl	800d4a8 <USBD_GetLen>
 800d424:	4603      	mov	r3, r0
 800d426:	3301      	adds	r3, #1
 800d428:	005b      	lsls	r3, r3, #1
 800d42a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d42e:	d808      	bhi.n	800d442 <USBD_GetString+0x3e>
 800d430:	6938      	ldr	r0, [r7, #16]
 800d432:	f000 f839 	bl	800d4a8 <USBD_GetLen>
 800d436:	4603      	mov	r3, r0
 800d438:	3301      	adds	r3, #1
 800d43a:	b29b      	uxth	r3, r3
 800d43c:	005b      	lsls	r3, r3, #1
 800d43e:	b29a      	uxth	r2, r3
 800d440:	e001      	b.n	800d446 <USBD_GetString+0x42>
 800d442:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d44a:	7dfb      	ldrb	r3, [r7, #23]
 800d44c:	68ba      	ldr	r2, [r7, #8]
 800d44e:	4413      	add	r3, r2
 800d450:	687a      	ldr	r2, [r7, #4]
 800d452:	7812      	ldrb	r2, [r2, #0]
 800d454:	701a      	strb	r2, [r3, #0]
  idx++;
 800d456:	7dfb      	ldrb	r3, [r7, #23]
 800d458:	3301      	adds	r3, #1
 800d45a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d45c:	7dfb      	ldrb	r3, [r7, #23]
 800d45e:	68ba      	ldr	r2, [r7, #8]
 800d460:	4413      	add	r3, r2
 800d462:	2203      	movs	r2, #3
 800d464:	701a      	strb	r2, [r3, #0]
  idx++;
 800d466:	7dfb      	ldrb	r3, [r7, #23]
 800d468:	3301      	adds	r3, #1
 800d46a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d46c:	e013      	b.n	800d496 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d46e:	7dfb      	ldrb	r3, [r7, #23]
 800d470:	68ba      	ldr	r2, [r7, #8]
 800d472:	4413      	add	r3, r2
 800d474:	693a      	ldr	r2, [r7, #16]
 800d476:	7812      	ldrb	r2, [r2, #0]
 800d478:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d47a:	693b      	ldr	r3, [r7, #16]
 800d47c:	3301      	adds	r3, #1
 800d47e:	613b      	str	r3, [r7, #16]
    idx++;
 800d480:	7dfb      	ldrb	r3, [r7, #23]
 800d482:	3301      	adds	r3, #1
 800d484:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d486:	7dfb      	ldrb	r3, [r7, #23]
 800d488:	68ba      	ldr	r2, [r7, #8]
 800d48a:	4413      	add	r3, r2
 800d48c:	2200      	movs	r2, #0
 800d48e:	701a      	strb	r2, [r3, #0]
    idx++;
 800d490:	7dfb      	ldrb	r3, [r7, #23]
 800d492:	3301      	adds	r3, #1
 800d494:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	781b      	ldrb	r3, [r3, #0]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d1e7      	bne.n	800d46e <USBD_GetString+0x6a>
 800d49e:	e000      	b.n	800d4a2 <USBD_GetString+0x9e>
    return;
 800d4a0:	bf00      	nop
  }
}
 800d4a2:	3718      	adds	r7, #24
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bd80      	pop	{r7, pc}

0800d4a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b085      	sub	sp, #20
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d4b8:	e005      	b.n	800d4c6 <USBD_GetLen+0x1e>
  {
    len++;
 800d4ba:	7bfb      	ldrb	r3, [r7, #15]
 800d4bc:	3301      	adds	r3, #1
 800d4be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d4c6:	68bb      	ldr	r3, [r7, #8]
 800d4c8:	781b      	ldrb	r3, [r3, #0]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d1f5      	bne.n	800d4ba <USBD_GetLen+0x12>
  }

  return len;
 800d4ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	3714      	adds	r7, #20
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4da:	4770      	bx	lr

0800d4dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b084      	sub	sp, #16
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	60f8      	str	r0, [r7, #12]
 800d4e4:	60b9      	str	r1, [r7, #8]
 800d4e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2202      	movs	r2, #2
 800d4ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	687a      	ldr	r2, [r7, #4]
 800d4f4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	68ba      	ldr	r2, [r7, #8]
 800d4fa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	687a      	ldr	r2, [r7, #4]
 800d500:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	68ba      	ldr	r2, [r7, #8]
 800d506:	2100      	movs	r1, #0
 800d508:	68f8      	ldr	r0, [r7, #12]
 800d50a:	f000 fd52 	bl	800dfb2 <USBD_LL_Transmit>

  return USBD_OK;
 800d50e:	2300      	movs	r3, #0
}
 800d510:	4618      	mov	r0, r3
 800d512:	3710      	adds	r7, #16
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}

0800d518 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	60f8      	str	r0, [r7, #12]
 800d520:	60b9      	str	r1, [r7, #8]
 800d522:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	68ba      	ldr	r2, [r7, #8]
 800d528:	2100      	movs	r1, #0
 800d52a:	68f8      	ldr	r0, [r7, #12]
 800d52c:	f000 fd41 	bl	800dfb2 <USBD_LL_Transmit>

  return USBD_OK;
 800d530:	2300      	movs	r3, #0
}
 800d532:	4618      	mov	r0, r3
 800d534:	3710      	adds	r7, #16
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}

0800d53a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d53a:	b580      	push	{r7, lr}
 800d53c:	b084      	sub	sp, #16
 800d53e:	af00      	add	r7, sp, #0
 800d540:	60f8      	str	r0, [r7, #12]
 800d542:	60b9      	str	r1, [r7, #8]
 800d544:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2203      	movs	r2, #3
 800d54a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	687a      	ldr	r2, [r7, #4]
 800d552:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	68ba      	ldr	r2, [r7, #8]
 800d55a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	687a      	ldr	r2, [r7, #4]
 800d562:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	68ba      	ldr	r2, [r7, #8]
 800d56a:	2100      	movs	r1, #0
 800d56c:	68f8      	ldr	r0, [r7, #12]
 800d56e:	f000 fd41 	bl	800dff4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d572:	2300      	movs	r3, #0
}
 800d574:	4618      	mov	r0, r3
 800d576:	3710      	adds	r7, #16
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}

0800d57c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b084      	sub	sp, #16
 800d580:	af00      	add	r7, sp, #0
 800d582:	60f8      	str	r0, [r7, #12]
 800d584:	60b9      	str	r1, [r7, #8]
 800d586:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	68ba      	ldr	r2, [r7, #8]
 800d58c:	2100      	movs	r1, #0
 800d58e:	68f8      	ldr	r0, [r7, #12]
 800d590:	f000 fd30 	bl	800dff4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d594:	2300      	movs	r3, #0
}
 800d596:	4618      	mov	r0, r3
 800d598:	3710      	adds	r7, #16
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}

0800d59e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d59e:	b580      	push	{r7, lr}
 800d5a0:	b082      	sub	sp, #8
 800d5a2:	af00      	add	r7, sp, #0
 800d5a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2204      	movs	r2, #4
 800d5aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	2100      	movs	r1, #0
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f000 fcfc 	bl	800dfb2 <USBD_LL_Transmit>

  return USBD_OK;
 800d5ba:	2300      	movs	r3, #0
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3708      	adds	r7, #8
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b082      	sub	sp, #8
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2205      	movs	r2, #5
 800d5d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	2100      	movs	r1, #0
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f000 fd0a 	bl	800dff4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d5e0:	2300      	movs	r3, #0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3708      	adds	r7, #8
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}
	...

0800d5ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	4912      	ldr	r1, [pc, #72]	@ (800d63c <MX_USB_DEVICE_Init+0x50>)
 800d5f4:	4812      	ldr	r0, [pc, #72]	@ (800d640 <MX_USB_DEVICE_Init+0x54>)
 800d5f6:	f7fe fcd9 	bl	800bfac <USBD_Init>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d001      	beq.n	800d604 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d600:	f7f4 fb9e 	bl	8001d40 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d604:	490f      	ldr	r1, [pc, #60]	@ (800d644 <MX_USB_DEVICE_Init+0x58>)
 800d606:	480e      	ldr	r0, [pc, #56]	@ (800d640 <MX_USB_DEVICE_Init+0x54>)
 800d608:	f7fe fd00 	bl	800c00c <USBD_RegisterClass>
 800d60c:	4603      	mov	r3, r0
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d001      	beq.n	800d616 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d612:	f7f4 fb95 	bl	8001d40 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d616:	490c      	ldr	r1, [pc, #48]	@ (800d648 <MX_USB_DEVICE_Init+0x5c>)
 800d618:	4809      	ldr	r0, [pc, #36]	@ (800d640 <MX_USB_DEVICE_Init+0x54>)
 800d61a:	f7fe fbf7 	bl	800be0c <USBD_CDC_RegisterInterface>
 800d61e:	4603      	mov	r3, r0
 800d620:	2b00      	cmp	r3, #0
 800d622:	d001      	beq.n	800d628 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d624:	f7f4 fb8c 	bl	8001d40 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d628:	4805      	ldr	r0, [pc, #20]	@ (800d640 <MX_USB_DEVICE_Init+0x54>)
 800d62a:	f7fe fd25 	bl	800c078 <USBD_Start>
 800d62e:	4603      	mov	r3, r0
 800d630:	2b00      	cmp	r3, #0
 800d632:	d001      	beq.n	800d638 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d634:	f7f4 fb84 	bl	8001d40 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d638:	bf00      	nop
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	200000e4 	.word	0x200000e4
 800d640:	20000aec 	.word	0x20000aec
 800d644:	20000048 	.word	0x20000048
 800d648:	200000d0 	.word	0x200000d0

0800d64c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d64c:	b580      	push	{r7, lr}
 800d64e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d650:	2200      	movs	r2, #0
 800d652:	4905      	ldr	r1, [pc, #20]	@ (800d668 <CDC_Init_FS+0x1c>)
 800d654:	4805      	ldr	r0, [pc, #20]	@ (800d66c <CDC_Init_FS+0x20>)
 800d656:	f7fe fbf3 	bl	800be40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d65a:	4905      	ldr	r1, [pc, #20]	@ (800d670 <CDC_Init_FS+0x24>)
 800d65c:	4803      	ldr	r0, [pc, #12]	@ (800d66c <CDC_Init_FS+0x20>)
 800d65e:	f7fe fc11 	bl	800be84 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d662:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d664:	4618      	mov	r0, r3
 800d666:	bd80      	pop	{r7, pc}
 800d668:	20000fc8 	.word	0x20000fc8
 800d66c:	20000aec 	.word	0x20000aec
 800d670:	20000dc8 	.word	0x20000dc8

0800d674 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d674:	b480      	push	{r7}
 800d676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d678:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr

0800d684 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d684:	b480      	push	{r7}
 800d686:	b083      	sub	sp, #12
 800d688:	af00      	add	r7, sp, #0
 800d68a:	4603      	mov	r3, r0
 800d68c:	6039      	str	r1, [r7, #0]
 800d68e:	71fb      	strb	r3, [r7, #7]
 800d690:	4613      	mov	r3, r2
 800d692:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d694:	79fb      	ldrb	r3, [r7, #7]
 800d696:	2b23      	cmp	r3, #35	@ 0x23
 800d698:	f200 8098 	bhi.w	800d7cc <CDC_Control_FS+0x148>
 800d69c:	a201      	add	r2, pc, #4	@ (adr r2, 800d6a4 <CDC_Control_FS+0x20>)
 800d69e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6a2:	bf00      	nop
 800d6a4:	0800d7cd 	.word	0x0800d7cd
 800d6a8:	0800d7cd 	.word	0x0800d7cd
 800d6ac:	0800d7cd 	.word	0x0800d7cd
 800d6b0:	0800d7cd 	.word	0x0800d7cd
 800d6b4:	0800d7cd 	.word	0x0800d7cd
 800d6b8:	0800d7cd 	.word	0x0800d7cd
 800d6bc:	0800d7cd 	.word	0x0800d7cd
 800d6c0:	0800d7cd 	.word	0x0800d7cd
 800d6c4:	0800d7cd 	.word	0x0800d7cd
 800d6c8:	0800d7cd 	.word	0x0800d7cd
 800d6cc:	0800d7cd 	.word	0x0800d7cd
 800d6d0:	0800d7cd 	.word	0x0800d7cd
 800d6d4:	0800d7cd 	.word	0x0800d7cd
 800d6d8:	0800d7cd 	.word	0x0800d7cd
 800d6dc:	0800d7cd 	.word	0x0800d7cd
 800d6e0:	0800d7cd 	.word	0x0800d7cd
 800d6e4:	0800d7cd 	.word	0x0800d7cd
 800d6e8:	0800d7cd 	.word	0x0800d7cd
 800d6ec:	0800d7cd 	.word	0x0800d7cd
 800d6f0:	0800d7cd 	.word	0x0800d7cd
 800d6f4:	0800d7cd 	.word	0x0800d7cd
 800d6f8:	0800d7cd 	.word	0x0800d7cd
 800d6fc:	0800d7cd 	.word	0x0800d7cd
 800d700:	0800d7cd 	.word	0x0800d7cd
 800d704:	0800d7cd 	.word	0x0800d7cd
 800d708:	0800d7cd 	.word	0x0800d7cd
 800d70c:	0800d7cd 	.word	0x0800d7cd
 800d710:	0800d7cd 	.word	0x0800d7cd
 800d714:	0800d7cd 	.word	0x0800d7cd
 800d718:	0800d7cd 	.word	0x0800d7cd
 800d71c:	0800d7cd 	.word	0x0800d7cd
 800d720:	0800d7cd 	.word	0x0800d7cd
 800d724:	0800d735 	.word	0x0800d735
 800d728:	0800d779 	.word	0x0800d779
 800d72c:	0800d7cd 	.word	0x0800d7cd
 800d730:	0800d7cd 	.word	0x0800d7cd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	781b      	ldrb	r3, [r3, #0]
 800d738:	461a      	mov	r2, r3
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	3301      	adds	r3, #1
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	021b      	lsls	r3, r3, #8
 800d742:	431a      	orrs	r2, r3
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	3302      	adds	r3, #2
 800d748:	781b      	ldrb	r3, [r3, #0]
 800d74a:	041b      	lsls	r3, r3, #16
 800d74c:	431a      	orrs	r2, r3
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	3303      	adds	r3, #3
 800d752:	781b      	ldrb	r3, [r3, #0]
 800d754:	061b      	lsls	r3, r3, #24
 800d756:	4313      	orrs	r3, r2
 800d758:	461a      	mov	r2, r3
 800d75a:	4b20      	ldr	r3, [pc, #128]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d75c:	601a      	str	r2, [r3, #0]
		LineCoding.format = pbuf[4];
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	791a      	ldrb	r2, [r3, #4]
 800d762:	4b1e      	ldr	r3, [pc, #120]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d764:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	795a      	ldrb	r2, [r3, #5]
 800d76a:	4b1c      	ldr	r3, [pc, #112]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d76c:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype = pbuf[6];
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	799a      	ldrb	r2, [r3, #6]
 800d772:	4b1a      	ldr	r3, [pc, #104]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d774:	719a      	strb	r2, [r3, #6]
    break;
 800d776:	e02a      	b.n	800d7ce <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
		pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800d778:	4b18      	ldr	r3, [pc, #96]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	b2da      	uxtb	r2, r3
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	701a      	strb	r2, [r3, #0]
		pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800d782:	4b16      	ldr	r3, [pc, #88]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	0a1a      	lsrs	r2, r3, #8
 800d788:	683b      	ldr	r3, [r7, #0]
 800d78a:	3301      	adds	r3, #1
 800d78c:	b2d2      	uxtb	r2, r2
 800d78e:	701a      	strb	r2, [r3, #0]
		pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800d790:	4b12      	ldr	r3, [pc, #72]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	0c1a      	lsrs	r2, r3, #16
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	3302      	adds	r3, #2
 800d79a:	b2d2      	uxtb	r2, r2
 800d79c:	701a      	strb	r2, [r3, #0]
		pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800d79e:	4b0f      	ldr	r3, [pc, #60]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	0e1a      	lsrs	r2, r3, #24
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	3303      	adds	r3, #3
 800d7a8:	b2d2      	uxtb	r2, r2
 800d7aa:	701a      	strb	r2, [r3, #0]
		pbuf[4] = LineCoding.format;
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	3304      	adds	r3, #4
 800d7b0:	4a0a      	ldr	r2, [pc, #40]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d7b2:	7912      	ldrb	r2, [r2, #4]
 800d7b4:	701a      	strb	r2, [r3, #0]
		pbuf[5] = LineCoding.paritytype;
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	3305      	adds	r3, #5
 800d7ba:	4a08      	ldr	r2, [pc, #32]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d7bc:	7952      	ldrb	r2, [r2, #5]
 800d7be:	701a      	strb	r2, [r3, #0]
		pbuf[6] = LineCoding.datatype;
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	3306      	adds	r3, #6
 800d7c4:	4a05      	ldr	r2, [pc, #20]	@ (800d7dc <CDC_Control_FS+0x158>)
 800d7c6:	7992      	ldrb	r2, [r2, #6]
 800d7c8:	701a      	strb	r2, [r3, #0]
    break;
 800d7ca:	e000      	b.n	800d7ce <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d7cc:	bf00      	nop
  }

  return (USBD_OK);
 800d7ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	370c      	adds	r7, #12
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7da:	4770      	bx	lr
 800d7dc:	200000c8 	.word	0x200000c8

0800d7e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b082      	sub	sp, #8
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
 800d7e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

	if (MyPtrRx != NULL) {
 800d7ea:	4b0b      	ldr	r3, [pc, #44]	@ (800d818 <CDC_Receive_FS+0x38>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d006      	beq.n	800d800 <CDC_Receive_FS+0x20>
		MyPtrRx(Buf, *Len);
 800d7f2:	4b09      	ldr	r3, [pc, #36]	@ (800d818 <CDC_Receive_FS+0x38>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	683a      	ldr	r2, [r7, #0]
 800d7f8:	6812      	ldr	r2, [r2, #0]
 800d7fa:	4611      	mov	r1, r2
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	4798      	blx	r3
	}
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d800:	6879      	ldr	r1, [r7, #4]
 800d802:	4806      	ldr	r0, [pc, #24]	@ (800d81c <CDC_Receive_FS+0x3c>)
 800d804:	f7fe fb3e 	bl	800be84 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d808:	4804      	ldr	r0, [pc, #16]	@ (800d81c <CDC_Receive_FS+0x3c>)
 800d80a:	f7fe fb99 	bl	800bf40 <USBD_CDC_ReceivePacket>
	return (USBD_OK);
 800d80e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d810:	4618      	mov	r0, r3
 800d812:	3708      	adds	r7, #8
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}
 800d818:	200011c8 	.word	0x200011c8
 800d81c:	20000aec 	.word	0x20000aec

0800d820 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b084      	sub	sp, #16
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
 800d828:	460b      	mov	r3, r1
 800d82a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d82c:	2300      	movs	r3, #0
 800d82e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d830:	4b0d      	ldr	r3, [pc, #52]	@ (800d868 <CDC_Transmit_FS+0x48>)
 800d832:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d836:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d001      	beq.n	800d846 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d842:	2301      	movs	r3, #1
 800d844:	e00b      	b.n	800d85e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d846:	887b      	ldrh	r3, [r7, #2]
 800d848:	461a      	mov	r2, r3
 800d84a:	6879      	ldr	r1, [r7, #4]
 800d84c:	4806      	ldr	r0, [pc, #24]	@ (800d868 <CDC_Transmit_FS+0x48>)
 800d84e:	f7fe faf7 	bl	800be40 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d852:	4805      	ldr	r0, [pc, #20]	@ (800d868 <CDC_Transmit_FS+0x48>)
 800d854:	f7fe fb34 	bl	800bec0 <USBD_CDC_TransmitPacket>
 800d858:	4603      	mov	r3, r0
 800d85a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d85c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3710      	adds	r7, #16
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop
 800d868:	20000aec 	.word	0x20000aec

0800d86c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d86c:	b480      	push	{r7}
 800d86e:	b087      	sub	sp, #28
 800d870:	af00      	add	r7, sp, #0
 800d872:	60f8      	str	r0, [r7, #12]
 800d874:	60b9      	str	r1, [r7, #8]
 800d876:	4613      	mov	r3, r2
 800d878:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d87a:	2300      	movs	r3, #0
 800d87c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d87e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d882:	4618      	mov	r0, r3
 800d884:	371c      	adds	r7, #28
 800d886:	46bd      	mov	sp, r7
 800d888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88c:	4770      	bx	lr
	...

0800d890 <CDC_Attach_Rx>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_Attach_Rx(void(*PtrRx)(uint8_t *buf, uint32_t Len)){
 800d890:	b480      	push	{r7}
 800d892:	b083      	sub	sp, #12
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
	MyPtrRx = PtrRx;
 800d898:	4a04      	ldr	r2, [pc, #16]	@ (800d8ac <CDC_Attach_Rx+0x1c>)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6013      	str	r3, [r2, #0]
}
 800d89e:	bf00      	nop
 800d8a0:	370c      	adds	r7, #12
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	200011c8 	.word	0x200011c8

0800d8b0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d8b0:	b480      	push	{r7}
 800d8b2:	b083      	sub	sp, #12
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	6039      	str	r1, [r7, #0]
 800d8ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	2212      	movs	r2, #18
 800d8c0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d8c2:	4b03      	ldr	r3, [pc, #12]	@ (800d8d0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	370c      	adds	r7, #12
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr
 800d8d0:	20000100 	.word	0x20000100

0800d8d4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b083      	sub	sp, #12
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	4603      	mov	r3, r0
 800d8dc:	6039      	str	r1, [r7, #0]
 800d8de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	2204      	movs	r2, #4
 800d8e4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d8e6:	4b03      	ldr	r3, [pc, #12]	@ (800d8f4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	370c      	adds	r7, #12
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f2:	4770      	bx	lr
 800d8f4:	20000114 	.word	0x20000114

0800d8f8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b082      	sub	sp, #8
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	4603      	mov	r3, r0
 800d900:	6039      	str	r1, [r7, #0]
 800d902:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d904:	79fb      	ldrb	r3, [r7, #7]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d105      	bne.n	800d916 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d90a:	683a      	ldr	r2, [r7, #0]
 800d90c:	4907      	ldr	r1, [pc, #28]	@ (800d92c <USBD_FS_ProductStrDescriptor+0x34>)
 800d90e:	4808      	ldr	r0, [pc, #32]	@ (800d930 <USBD_FS_ProductStrDescriptor+0x38>)
 800d910:	f7ff fd78 	bl	800d404 <USBD_GetString>
 800d914:	e004      	b.n	800d920 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d916:	683a      	ldr	r2, [r7, #0]
 800d918:	4904      	ldr	r1, [pc, #16]	@ (800d92c <USBD_FS_ProductStrDescriptor+0x34>)
 800d91a:	4805      	ldr	r0, [pc, #20]	@ (800d930 <USBD_FS_ProductStrDescriptor+0x38>)
 800d91c:	f7ff fd72 	bl	800d404 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d920:	4b02      	ldr	r3, [pc, #8]	@ (800d92c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d922:	4618      	mov	r0, r3
 800d924:	3708      	adds	r7, #8
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}
 800d92a:	bf00      	nop
 800d92c:	200011cc 	.word	0x200011cc
 800d930:	0800ea94 	.word	0x0800ea94

0800d934 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b082      	sub	sp, #8
 800d938:	af00      	add	r7, sp, #0
 800d93a:	4603      	mov	r3, r0
 800d93c:	6039      	str	r1, [r7, #0]
 800d93e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d940:	683a      	ldr	r2, [r7, #0]
 800d942:	4904      	ldr	r1, [pc, #16]	@ (800d954 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d944:	4804      	ldr	r0, [pc, #16]	@ (800d958 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d946:	f7ff fd5d 	bl	800d404 <USBD_GetString>
  return USBD_StrDesc;
 800d94a:	4b02      	ldr	r3, [pc, #8]	@ (800d954 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3708      	adds	r7, #8
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}
 800d954:	200011cc 	.word	0x200011cc
 800d958:	0800eaac 	.word	0x0800eaac

0800d95c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	b082      	sub	sp, #8
 800d960:	af00      	add	r7, sp, #0
 800d962:	4603      	mov	r3, r0
 800d964:	6039      	str	r1, [r7, #0]
 800d966:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	221a      	movs	r2, #26
 800d96c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d96e:	f000 f843 	bl	800d9f8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d972:	4b02      	ldr	r3, [pc, #8]	@ (800d97c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d974:	4618      	mov	r0, r3
 800d976:	3708      	adds	r7, #8
 800d978:	46bd      	mov	sp, r7
 800d97a:	bd80      	pop	{r7, pc}
 800d97c:	20000118 	.word	0x20000118

0800d980 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b082      	sub	sp, #8
 800d984:	af00      	add	r7, sp, #0
 800d986:	4603      	mov	r3, r0
 800d988:	6039      	str	r1, [r7, #0]
 800d98a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d98c:	79fb      	ldrb	r3, [r7, #7]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d105      	bne.n	800d99e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d992:	683a      	ldr	r2, [r7, #0]
 800d994:	4907      	ldr	r1, [pc, #28]	@ (800d9b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d996:	4808      	ldr	r0, [pc, #32]	@ (800d9b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d998:	f7ff fd34 	bl	800d404 <USBD_GetString>
 800d99c:	e004      	b.n	800d9a8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d99e:	683a      	ldr	r2, [r7, #0]
 800d9a0:	4904      	ldr	r1, [pc, #16]	@ (800d9b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d9a2:	4805      	ldr	r0, [pc, #20]	@ (800d9b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d9a4:	f7ff fd2e 	bl	800d404 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d9a8:	4b02      	ldr	r3, [pc, #8]	@ (800d9b4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	3708      	adds	r7, #8
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bd80      	pop	{r7, pc}
 800d9b2:	bf00      	nop
 800d9b4:	200011cc 	.word	0x200011cc
 800d9b8:	0800eac0 	.word	0x0800eac0

0800d9bc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b082      	sub	sp, #8
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	6039      	str	r1, [r7, #0]
 800d9c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d9c8:	79fb      	ldrb	r3, [r7, #7]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d105      	bne.n	800d9da <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d9ce:	683a      	ldr	r2, [r7, #0]
 800d9d0:	4907      	ldr	r1, [pc, #28]	@ (800d9f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d9d2:	4808      	ldr	r0, [pc, #32]	@ (800d9f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d9d4:	f7ff fd16 	bl	800d404 <USBD_GetString>
 800d9d8:	e004      	b.n	800d9e4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d9da:	683a      	ldr	r2, [r7, #0]
 800d9dc:	4904      	ldr	r1, [pc, #16]	@ (800d9f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d9de:	4805      	ldr	r0, [pc, #20]	@ (800d9f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d9e0:	f7ff fd10 	bl	800d404 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d9e4:	4b02      	ldr	r3, [pc, #8]	@ (800d9f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3708      	adds	r7, #8
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	200011cc 	.word	0x200011cc
 800d9f4:	0800eacc 	.word	0x0800eacc

0800d9f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b084      	sub	sp, #16
 800d9fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d9fe:	4b0f      	ldr	r3, [pc, #60]	@ (800da3c <Get_SerialNum+0x44>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800da04:	4b0e      	ldr	r3, [pc, #56]	@ (800da40 <Get_SerialNum+0x48>)
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800da0a:	4b0e      	ldr	r3, [pc, #56]	@ (800da44 <Get_SerialNum+0x4c>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800da10:	68fa      	ldr	r2, [r7, #12]
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4413      	add	r3, r2
 800da16:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d009      	beq.n	800da32 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800da1e:	2208      	movs	r2, #8
 800da20:	4909      	ldr	r1, [pc, #36]	@ (800da48 <Get_SerialNum+0x50>)
 800da22:	68f8      	ldr	r0, [r7, #12]
 800da24:	f000 f814 	bl	800da50 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800da28:	2204      	movs	r2, #4
 800da2a:	4908      	ldr	r1, [pc, #32]	@ (800da4c <Get_SerialNum+0x54>)
 800da2c:	68b8      	ldr	r0, [r7, #8]
 800da2e:	f000 f80f 	bl	800da50 <IntToUnicode>
  }
}
 800da32:	bf00      	nop
 800da34:	3710      	adds	r7, #16
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	1fff7a10 	.word	0x1fff7a10
 800da40:	1fff7a14 	.word	0x1fff7a14
 800da44:	1fff7a18 	.word	0x1fff7a18
 800da48:	2000011a 	.word	0x2000011a
 800da4c:	2000012a 	.word	0x2000012a

0800da50 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800da50:	b480      	push	{r7}
 800da52:	b087      	sub	sp, #28
 800da54:	af00      	add	r7, sp, #0
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	60b9      	str	r1, [r7, #8]
 800da5a:	4613      	mov	r3, r2
 800da5c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800da5e:	2300      	movs	r3, #0
 800da60:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800da62:	2300      	movs	r3, #0
 800da64:	75fb      	strb	r3, [r7, #23]
 800da66:	e027      	b.n	800dab8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	0f1b      	lsrs	r3, r3, #28
 800da6c:	2b09      	cmp	r3, #9
 800da6e:	d80b      	bhi.n	800da88 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	0f1b      	lsrs	r3, r3, #28
 800da74:	b2da      	uxtb	r2, r3
 800da76:	7dfb      	ldrb	r3, [r7, #23]
 800da78:	005b      	lsls	r3, r3, #1
 800da7a:	4619      	mov	r1, r3
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	440b      	add	r3, r1
 800da80:	3230      	adds	r2, #48	@ 0x30
 800da82:	b2d2      	uxtb	r2, r2
 800da84:	701a      	strb	r2, [r3, #0]
 800da86:	e00a      	b.n	800da9e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	0f1b      	lsrs	r3, r3, #28
 800da8c:	b2da      	uxtb	r2, r3
 800da8e:	7dfb      	ldrb	r3, [r7, #23]
 800da90:	005b      	lsls	r3, r3, #1
 800da92:	4619      	mov	r1, r3
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	440b      	add	r3, r1
 800da98:	3237      	adds	r2, #55	@ 0x37
 800da9a:	b2d2      	uxtb	r2, r2
 800da9c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	011b      	lsls	r3, r3, #4
 800daa2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800daa4:	7dfb      	ldrb	r3, [r7, #23]
 800daa6:	005b      	lsls	r3, r3, #1
 800daa8:	3301      	adds	r3, #1
 800daaa:	68ba      	ldr	r2, [r7, #8]
 800daac:	4413      	add	r3, r2
 800daae:	2200      	movs	r2, #0
 800dab0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dab2:	7dfb      	ldrb	r3, [r7, #23]
 800dab4:	3301      	adds	r3, #1
 800dab6:	75fb      	strb	r3, [r7, #23]
 800dab8:	7dfa      	ldrb	r2, [r7, #23]
 800daba:	79fb      	ldrb	r3, [r7, #7]
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d3d3      	bcc.n	800da68 <IntToUnicode+0x18>
  }
}
 800dac0:	bf00      	nop
 800dac2:	bf00      	nop
 800dac4:	371c      	adds	r7, #28
 800dac6:	46bd      	mov	sp, r7
 800dac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dacc:	4770      	bx	lr
	...

0800dad0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	b08a      	sub	sp, #40	@ 0x28
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dad8:	f107 0314 	add.w	r3, r7, #20
 800dadc:	2200      	movs	r2, #0
 800dade:	601a      	str	r2, [r3, #0]
 800dae0:	605a      	str	r2, [r3, #4]
 800dae2:	609a      	str	r2, [r3, #8]
 800dae4:	60da      	str	r2, [r3, #12]
 800dae6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800daf0:	d13a      	bne.n	800db68 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800daf2:	2300      	movs	r3, #0
 800daf4:	613b      	str	r3, [r7, #16]
 800daf6:	4b1e      	ldr	r3, [pc, #120]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800daf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dafa:	4a1d      	ldr	r2, [pc, #116]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800dafc:	f043 0301 	orr.w	r3, r3, #1
 800db00:	6313      	str	r3, [r2, #48]	@ 0x30
 800db02:	4b1b      	ldr	r3, [pc, #108]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800db04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db06:	f003 0301 	and.w	r3, r3, #1
 800db0a:	613b      	str	r3, [r7, #16]
 800db0c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800db0e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800db12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800db14:	2302      	movs	r3, #2
 800db16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db18:	2300      	movs	r3, #0
 800db1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800db1c:	2303      	movs	r3, #3
 800db1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800db20:	230a      	movs	r3, #10
 800db22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800db24:	f107 0314 	add.w	r3, r7, #20
 800db28:	4619      	mov	r1, r3
 800db2a:	4812      	ldr	r0, [pc, #72]	@ (800db74 <HAL_PCD_MspInit+0xa4>)
 800db2c:	f7f6 fe32 	bl	8004794 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800db30:	4b0f      	ldr	r3, [pc, #60]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800db32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db34:	4a0e      	ldr	r2, [pc, #56]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800db36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db3a:	6353      	str	r3, [r2, #52]	@ 0x34
 800db3c:	2300      	movs	r3, #0
 800db3e:	60fb      	str	r3, [r7, #12]
 800db40:	4b0b      	ldr	r3, [pc, #44]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800db42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db44:	4a0a      	ldr	r2, [pc, #40]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800db46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800db4a:	6453      	str	r3, [r2, #68]	@ 0x44
 800db4c:	4b08      	ldr	r3, [pc, #32]	@ (800db70 <HAL_PCD_MspInit+0xa0>)
 800db4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db54:	60fb      	str	r3, [r7, #12]
 800db56:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800db58:	2200      	movs	r2, #0
 800db5a:	2100      	movs	r1, #0
 800db5c:	2043      	movs	r0, #67	@ 0x43
 800db5e:	f7f6 fa36 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800db62:	2043      	movs	r0, #67	@ 0x43
 800db64:	f7f6 fa4f 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800db68:	bf00      	nop
 800db6a:	3728      	adds	r7, #40	@ 0x28
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}
 800db70:	40023800 	.word	0x40023800
 800db74:	40020000 	.word	0x40020000

0800db78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800db8c:	4619      	mov	r1, r3
 800db8e:	4610      	mov	r0, r2
 800db90:	f7fe fabf 	bl	800c112 <USBD_LL_SetupStage>
}
 800db94:	bf00      	nop
 800db96:	3708      	adds	r7, #8
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}

0800db9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	460b      	mov	r3, r1
 800dba6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dbae:	78fa      	ldrb	r2, [r7, #3]
 800dbb0:	6879      	ldr	r1, [r7, #4]
 800dbb2:	4613      	mov	r3, r2
 800dbb4:	00db      	lsls	r3, r3, #3
 800dbb6:	4413      	add	r3, r2
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	440b      	add	r3, r1
 800dbbc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dbc0:	681a      	ldr	r2, [r3, #0]
 800dbc2:	78fb      	ldrb	r3, [r7, #3]
 800dbc4:	4619      	mov	r1, r3
 800dbc6:	f7fe faf9 	bl	800c1bc <USBD_LL_DataOutStage>
}
 800dbca:	bf00      	nop
 800dbcc:	3708      	adds	r7, #8
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}

0800dbd2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbd2:	b580      	push	{r7, lr}
 800dbd4:	b082      	sub	sp, #8
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	6078      	str	r0, [r7, #4]
 800dbda:	460b      	mov	r3, r1
 800dbdc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dbe4:	78fa      	ldrb	r2, [r7, #3]
 800dbe6:	6879      	ldr	r1, [r7, #4]
 800dbe8:	4613      	mov	r3, r2
 800dbea:	00db      	lsls	r3, r3, #3
 800dbec:	4413      	add	r3, r2
 800dbee:	009b      	lsls	r3, r3, #2
 800dbf0:	440b      	add	r3, r1
 800dbf2:	3320      	adds	r3, #32
 800dbf4:	681a      	ldr	r2, [r3, #0]
 800dbf6:	78fb      	ldrb	r3, [r7, #3]
 800dbf8:	4619      	mov	r1, r3
 800dbfa:	f7fe fb9b 	bl	800c334 <USBD_LL_DataInStage>
}
 800dbfe:	bf00      	nop
 800dc00:	3708      	adds	r7, #8
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc06:	b580      	push	{r7, lr}
 800dc08:	b082      	sub	sp, #8
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dc14:	4618      	mov	r0, r3
 800dc16:	f7fe fcdf 	bl	800c5d8 <USBD_LL_SOF>
}
 800dc1a:	bf00      	nop
 800dc1c:	3708      	adds	r7, #8
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b084      	sub	sp, #16
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	79db      	ldrb	r3, [r3, #7]
 800dc32:	2b02      	cmp	r3, #2
 800dc34:	d001      	beq.n	800dc3a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800dc36:	f7f4 f883 	bl	8001d40 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dc40:	7bfa      	ldrb	r2, [r7, #15]
 800dc42:	4611      	mov	r1, r2
 800dc44:	4618      	mov	r0, r3
 800dc46:	f7fe fc83 	bl	800c550 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dc50:	4618      	mov	r0, r3
 800dc52:	f7fe fc2a 	bl	800c4aa <USBD_LL_Reset>
}
 800dc56:	bf00      	nop
 800dc58:	3710      	adds	r7, #16
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
	...

0800dc60 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b082      	sub	sp, #8
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f7fe fc7e 	bl	800c570 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	6812      	ldr	r2, [r2, #0]
 800dc82:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dc86:	f043 0301 	orr.w	r3, r3, #1
 800dc8a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	7adb      	ldrb	r3, [r3, #11]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d005      	beq.n	800dca0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dc94:	4b04      	ldr	r3, [pc, #16]	@ (800dca8 <HAL_PCD_SuspendCallback+0x48>)
 800dc96:	691b      	ldr	r3, [r3, #16]
 800dc98:	4a03      	ldr	r2, [pc, #12]	@ (800dca8 <HAL_PCD_SuspendCallback+0x48>)
 800dc9a:	f043 0306 	orr.w	r3, r3, #6
 800dc9e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dca0:	bf00      	nop
 800dca2:	3708      	adds	r7, #8
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}
 800dca8:	e000ed00 	.word	0xe000ed00

0800dcac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b082      	sub	sp, #8
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f7fe fc74 	bl	800c5a8 <USBD_LL_Resume>
}
 800dcc0:	bf00      	nop
 800dcc2:	3708      	adds	r7, #8
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bd80      	pop	{r7, pc}

0800dcc8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b082      	sub	sp, #8
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	460b      	mov	r3, r1
 800dcd2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dcda:	78fa      	ldrb	r2, [r7, #3]
 800dcdc:	4611      	mov	r1, r2
 800dcde:	4618      	mov	r0, r3
 800dce0:	f7fe fccc 	bl	800c67c <USBD_LL_IsoOUTIncomplete>
}
 800dce4:	bf00      	nop
 800dce6:	3708      	adds	r7, #8
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}

0800dcec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b082      	sub	sp, #8
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dcfe:	78fa      	ldrb	r2, [r7, #3]
 800dd00:	4611      	mov	r1, r2
 800dd02:	4618      	mov	r0, r3
 800dd04:	f7fe fc88 	bl	800c618 <USBD_LL_IsoINIncomplete>
}
 800dd08:	bf00      	nop
 800dd0a:	3708      	adds	r7, #8
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}

0800dd10 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b082      	sub	sp, #8
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f7fe fcde 	bl	800c6e0 <USBD_LL_DevConnected>
}
 800dd24:	bf00      	nop
 800dd26:	3708      	adds	r7, #8
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}

0800dd2c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b082      	sub	sp, #8
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f7fe fcdb 	bl	800c6f6 <USBD_LL_DevDisconnected>
}
 800dd40:	bf00      	nop
 800dd42:	3708      	adds	r7, #8
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}

0800dd48 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b082      	sub	sp, #8
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	781b      	ldrb	r3, [r3, #0]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d13c      	bne.n	800ddd2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800dd58:	4a20      	ldr	r2, [pc, #128]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	4a1e      	ldr	r2, [pc, #120]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd64:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800dd68:	4b1c      	ldr	r3, [pc, #112]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd6a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800dd6e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800dd70:	4b1a      	ldr	r3, [pc, #104]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd72:	2204      	movs	r2, #4
 800dd74:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800dd76:	4b19      	ldr	r3, [pc, #100]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd78:	2202      	movs	r2, #2
 800dd7a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800dd7c:	4b17      	ldr	r3, [pc, #92]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd7e:	2200      	movs	r2, #0
 800dd80:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dd82:	4b16      	ldr	r3, [pc, #88]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd84:	2202      	movs	r2, #2
 800dd86:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800dd88:	4b14      	ldr	r3, [pc, #80]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800dd8e:	4b13      	ldr	r3, [pc, #76]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd90:	2200      	movs	r2, #0
 800dd92:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800dd94:	4b11      	ldr	r3, [pc, #68]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd96:	2200      	movs	r2, #0
 800dd98:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800dd9a:	4b10      	ldr	r3, [pc, #64]	@ (800dddc <USBD_LL_Init+0x94>)
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800dda0:	4b0e      	ldr	r3, [pc, #56]	@ (800dddc <USBD_LL_Init+0x94>)
 800dda2:	2200      	movs	r2, #0
 800dda4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800dda6:	480d      	ldr	r0, [pc, #52]	@ (800dddc <USBD_LL_Init+0x94>)
 800dda8:	f7f9 fd44 	bl	8007834 <HAL_PCD_Init>
 800ddac:	4603      	mov	r3, r0
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d001      	beq.n	800ddb6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ddb2:	f7f3 ffc5 	bl	8001d40 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ddb6:	2180      	movs	r1, #128	@ 0x80
 800ddb8:	4808      	ldr	r0, [pc, #32]	@ (800dddc <USBD_LL_Init+0x94>)
 800ddba:	f7fa ff70 	bl	8008c9e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ddbe:	2240      	movs	r2, #64	@ 0x40
 800ddc0:	2100      	movs	r1, #0
 800ddc2:	4806      	ldr	r0, [pc, #24]	@ (800dddc <USBD_LL_Init+0x94>)
 800ddc4:	f7fa ff24 	bl	8008c10 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ddc8:	2280      	movs	r2, #128	@ 0x80
 800ddca:	2101      	movs	r1, #1
 800ddcc:	4803      	ldr	r0, [pc, #12]	@ (800dddc <USBD_LL_Init+0x94>)
 800ddce:	f7fa ff1f 	bl	8008c10 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ddd2:	2300      	movs	r3, #0
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3708      	adds	r7, #8
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}
 800dddc:	200013cc 	.word	0x200013cc

0800dde0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b084      	sub	sp, #16
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dde8:	2300      	movs	r3, #0
 800ddea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddec:	2300      	movs	r3, #0
 800ddee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f7f9 fe2b 	bl	8007a52 <HAL_PCD_Start>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de00:	7bfb      	ldrb	r3, [r7, #15]
 800de02:	4618      	mov	r0, r3
 800de04:	f000 f942 	bl	800e08c <USBD_Get_USB_Status>
 800de08:	4603      	mov	r3, r0
 800de0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800de0e:	4618      	mov	r0, r3
 800de10:	3710      	adds	r7, #16
 800de12:	46bd      	mov	sp, r7
 800de14:	bd80      	pop	{r7, pc}

0800de16 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800de16:	b580      	push	{r7, lr}
 800de18:	b084      	sub	sp, #16
 800de1a:	af00      	add	r7, sp, #0
 800de1c:	6078      	str	r0, [r7, #4]
 800de1e:	4608      	mov	r0, r1
 800de20:	4611      	mov	r1, r2
 800de22:	461a      	mov	r2, r3
 800de24:	4603      	mov	r3, r0
 800de26:	70fb      	strb	r3, [r7, #3]
 800de28:	460b      	mov	r3, r1
 800de2a:	70bb      	strb	r3, [r7, #2]
 800de2c:	4613      	mov	r3, r2
 800de2e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de30:	2300      	movs	r3, #0
 800de32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de34:	2300      	movs	r3, #0
 800de36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800de3e:	78bb      	ldrb	r3, [r7, #2]
 800de40:	883a      	ldrh	r2, [r7, #0]
 800de42:	78f9      	ldrb	r1, [r7, #3]
 800de44:	f7fa faff 	bl	8008446 <HAL_PCD_EP_Open>
 800de48:	4603      	mov	r3, r0
 800de4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de4c:	7bfb      	ldrb	r3, [r7, #15]
 800de4e:	4618      	mov	r0, r3
 800de50:	f000 f91c 	bl	800e08c <USBD_Get_USB_Status>
 800de54:	4603      	mov	r3, r0
 800de56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de58:	7bbb      	ldrb	r3, [r7, #14]
}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3710      	adds	r7, #16
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}

0800de62 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de62:	b580      	push	{r7, lr}
 800de64:	b084      	sub	sp, #16
 800de66:	af00      	add	r7, sp, #0
 800de68:	6078      	str	r0, [r7, #4]
 800de6a:	460b      	mov	r3, r1
 800de6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de6e:	2300      	movs	r3, #0
 800de70:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de72:	2300      	movs	r3, #0
 800de74:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800de7c:	78fa      	ldrb	r2, [r7, #3]
 800de7e:	4611      	mov	r1, r2
 800de80:	4618      	mov	r0, r3
 800de82:	f7fa fb4a 	bl	800851a <HAL_PCD_EP_Close>
 800de86:	4603      	mov	r3, r0
 800de88:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de8a:	7bfb      	ldrb	r3, [r7, #15]
 800de8c:	4618      	mov	r0, r3
 800de8e:	f000 f8fd 	bl	800e08c <USBD_Get_USB_Status>
 800de92:	4603      	mov	r3, r0
 800de94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de96:	7bbb      	ldrb	r3, [r7, #14]
}
 800de98:	4618      	mov	r0, r3
 800de9a:	3710      	adds	r7, #16
 800de9c:	46bd      	mov	sp, r7
 800de9e:	bd80      	pop	{r7, pc}

0800dea0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b084      	sub	sp, #16
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
 800dea8:	460b      	mov	r3, r1
 800deaa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800deac:	2300      	movs	r3, #0
 800deae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800deb0:	2300      	movs	r3, #0
 800deb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800deba:	78fa      	ldrb	r2, [r7, #3]
 800debc:	4611      	mov	r1, r2
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fa fc02 	bl	80086c8 <HAL_PCD_EP_SetStall>
 800dec4:	4603      	mov	r3, r0
 800dec6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dec8:	7bfb      	ldrb	r3, [r7, #15]
 800deca:	4618      	mov	r0, r3
 800decc:	f000 f8de 	bl	800e08c <USBD_Get_USB_Status>
 800ded0:	4603      	mov	r3, r0
 800ded2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ded4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ded6:	4618      	mov	r0, r3
 800ded8:	3710      	adds	r7, #16
 800deda:	46bd      	mov	sp, r7
 800dedc:	bd80      	pop	{r7, pc}

0800dede <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dede:	b580      	push	{r7, lr}
 800dee0:	b084      	sub	sp, #16
 800dee2:	af00      	add	r7, sp, #0
 800dee4:	6078      	str	r0, [r7, #4]
 800dee6:	460b      	mov	r3, r1
 800dee8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800deea:	2300      	movs	r3, #0
 800deec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800deee:	2300      	movs	r3, #0
 800def0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800def8:	78fa      	ldrb	r2, [r7, #3]
 800defa:	4611      	mov	r1, r2
 800defc:	4618      	mov	r0, r3
 800defe:	f7fa fc46 	bl	800878e <HAL_PCD_EP_ClrStall>
 800df02:	4603      	mov	r3, r0
 800df04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df06:	7bfb      	ldrb	r3, [r7, #15]
 800df08:	4618      	mov	r0, r3
 800df0a:	f000 f8bf 	bl	800e08c <USBD_Get_USB_Status>
 800df0e:	4603      	mov	r3, r0
 800df10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df12:	7bbb      	ldrb	r3, [r7, #14]
}
 800df14:	4618      	mov	r0, r3
 800df16:	3710      	adds	r7, #16
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}

0800df1c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800df1c:	b480      	push	{r7}
 800df1e:	b085      	sub	sp, #20
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	460b      	mov	r3, r1
 800df26:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df2e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800df30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df34:	2b00      	cmp	r3, #0
 800df36:	da0b      	bge.n	800df50 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800df38:	78fb      	ldrb	r3, [r7, #3]
 800df3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800df3e:	68f9      	ldr	r1, [r7, #12]
 800df40:	4613      	mov	r3, r2
 800df42:	00db      	lsls	r3, r3, #3
 800df44:	4413      	add	r3, r2
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	440b      	add	r3, r1
 800df4a:	3316      	adds	r3, #22
 800df4c:	781b      	ldrb	r3, [r3, #0]
 800df4e:	e00b      	b.n	800df68 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800df50:	78fb      	ldrb	r3, [r7, #3]
 800df52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800df56:	68f9      	ldr	r1, [r7, #12]
 800df58:	4613      	mov	r3, r2
 800df5a:	00db      	lsls	r3, r3, #3
 800df5c:	4413      	add	r3, r2
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	440b      	add	r3, r1
 800df62:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800df66:	781b      	ldrb	r3, [r3, #0]
  }
}
 800df68:	4618      	mov	r0, r3
 800df6a:	3714      	adds	r7, #20
 800df6c:	46bd      	mov	sp, r7
 800df6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df72:	4770      	bx	lr

0800df74 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b084      	sub	sp, #16
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
 800df7c:	460b      	mov	r3, r1
 800df7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df80:	2300      	movs	r3, #0
 800df82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df84:	2300      	movs	r3, #0
 800df86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df8e:	78fa      	ldrb	r2, [r7, #3]
 800df90:	4611      	mov	r1, r2
 800df92:	4618      	mov	r0, r3
 800df94:	f7fa fa33 	bl	80083fe <HAL_PCD_SetAddress>
 800df98:	4603      	mov	r3, r0
 800df9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800df9c:	7bfb      	ldrb	r3, [r7, #15]
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f000 f874 	bl	800e08c <USBD_Get_USB_Status>
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dfa8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	3710      	adds	r7, #16
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}

0800dfb2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dfb2:	b580      	push	{r7, lr}
 800dfb4:	b086      	sub	sp, #24
 800dfb6:	af00      	add	r7, sp, #0
 800dfb8:	60f8      	str	r0, [r7, #12]
 800dfba:	607a      	str	r2, [r7, #4]
 800dfbc:	603b      	str	r3, [r7, #0]
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dfd0:	7af9      	ldrb	r1, [r7, #11]
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	687a      	ldr	r2, [r7, #4]
 800dfd6:	f7fa fb3d 	bl	8008654 <HAL_PCD_EP_Transmit>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfde:	7dfb      	ldrb	r3, [r7, #23]
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f000 f853 	bl	800e08c <USBD_Get_USB_Status>
 800dfe6:	4603      	mov	r3, r0
 800dfe8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dfea:	7dbb      	ldrb	r3, [r7, #22]
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3718      	adds	r7, #24
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}

0800dff4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b086      	sub	sp, #24
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	60f8      	str	r0, [r7, #12]
 800dffc:	607a      	str	r2, [r7, #4]
 800dffe:	603b      	str	r3, [r7, #0]
 800e000:	460b      	mov	r3, r1
 800e002:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e004:	2300      	movs	r3, #0
 800e006:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e008:	2300      	movs	r3, #0
 800e00a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e012:	7af9      	ldrb	r1, [r7, #11]
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	687a      	ldr	r2, [r7, #4]
 800e018:	f7fa fac9 	bl	80085ae <HAL_PCD_EP_Receive>
 800e01c:	4603      	mov	r3, r0
 800e01e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e020:	7dfb      	ldrb	r3, [r7, #23]
 800e022:	4618      	mov	r0, r3
 800e024:	f000 f832 	bl	800e08c <USBD_Get_USB_Status>
 800e028:	4603      	mov	r3, r0
 800e02a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e02c:	7dbb      	ldrb	r3, [r7, #22]
}
 800e02e:	4618      	mov	r0, r3
 800e030:	3718      	adds	r7, #24
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}

0800e036 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e036:	b580      	push	{r7, lr}
 800e038:	b082      	sub	sp, #8
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	6078      	str	r0, [r7, #4]
 800e03e:	460b      	mov	r3, r1
 800e040:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e048:	78fa      	ldrb	r2, [r7, #3]
 800e04a:	4611      	mov	r1, r2
 800e04c:	4618      	mov	r0, r3
 800e04e:	f7fa fae9 	bl	8008624 <HAL_PCD_EP_GetRxCount>
 800e052:	4603      	mov	r3, r0
}
 800e054:	4618      	mov	r0, r3
 800e056:	3708      	adds	r7, #8
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}

0800e05c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e05c:	b480      	push	{r7}
 800e05e:	b083      	sub	sp, #12
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e064:	4b03      	ldr	r3, [pc, #12]	@ (800e074 <USBD_static_malloc+0x18>)
}
 800e066:	4618      	mov	r0, r3
 800e068:	370c      	adds	r7, #12
 800e06a:	46bd      	mov	sp, r7
 800e06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e070:	4770      	bx	lr
 800e072:	bf00      	nop
 800e074:	200018b0 	.word	0x200018b0

0800e078 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e078:	b480      	push	{r7}
 800e07a:	b083      	sub	sp, #12
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]

}
 800e080:	bf00      	nop
 800e082:	370c      	adds	r7, #12
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr

0800e08c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b085      	sub	sp, #20
 800e090:	af00      	add	r7, sp, #0
 800e092:	4603      	mov	r3, r0
 800e094:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e096:	2300      	movs	r3, #0
 800e098:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e09a:	79fb      	ldrb	r3, [r7, #7]
 800e09c:	2b03      	cmp	r3, #3
 800e09e:	d817      	bhi.n	800e0d0 <USBD_Get_USB_Status+0x44>
 800e0a0:	a201      	add	r2, pc, #4	@ (adr r2, 800e0a8 <USBD_Get_USB_Status+0x1c>)
 800e0a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a6:	bf00      	nop
 800e0a8:	0800e0b9 	.word	0x0800e0b9
 800e0ac:	0800e0bf 	.word	0x0800e0bf
 800e0b0:	0800e0c5 	.word	0x0800e0c5
 800e0b4:	0800e0cb 	.word	0x0800e0cb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	73fb      	strb	r3, [r7, #15]
    break;
 800e0bc:	e00b      	b.n	800e0d6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e0be:	2303      	movs	r3, #3
 800e0c0:	73fb      	strb	r3, [r7, #15]
    break;
 800e0c2:	e008      	b.n	800e0d6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	73fb      	strb	r3, [r7, #15]
    break;
 800e0c8:	e005      	b.n	800e0d6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e0ca:	2303      	movs	r3, #3
 800e0cc:	73fb      	strb	r3, [r7, #15]
    break;
 800e0ce:	e002      	b.n	800e0d6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e0d0:	2303      	movs	r3, #3
 800e0d2:	73fb      	strb	r3, [r7, #15]
    break;
 800e0d4:	bf00      	nop
  }
  return usb_status;
 800e0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3714      	adds	r7, #20
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr

0800e0e4 <sniprintf>:
 800e0e4:	b40c      	push	{r2, r3}
 800e0e6:	b530      	push	{r4, r5, lr}
 800e0e8:	4b18      	ldr	r3, [pc, #96]	@ (800e14c <sniprintf+0x68>)
 800e0ea:	1e0c      	subs	r4, r1, #0
 800e0ec:	681d      	ldr	r5, [r3, #0]
 800e0ee:	b09d      	sub	sp, #116	@ 0x74
 800e0f0:	da08      	bge.n	800e104 <sniprintf+0x20>
 800e0f2:	238b      	movs	r3, #139	@ 0x8b
 800e0f4:	602b      	str	r3, [r5, #0]
 800e0f6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0fa:	b01d      	add	sp, #116	@ 0x74
 800e0fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e100:	b002      	add	sp, #8
 800e102:	4770      	bx	lr
 800e104:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e108:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e10c:	f04f 0300 	mov.w	r3, #0
 800e110:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e112:	bf14      	ite	ne
 800e114:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e118:	4623      	moveq	r3, r4
 800e11a:	9304      	str	r3, [sp, #16]
 800e11c:	9307      	str	r3, [sp, #28]
 800e11e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e122:	9002      	str	r0, [sp, #8]
 800e124:	9006      	str	r0, [sp, #24]
 800e126:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e12a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e12c:	ab21      	add	r3, sp, #132	@ 0x84
 800e12e:	a902      	add	r1, sp, #8
 800e130:	4628      	mov	r0, r5
 800e132:	9301      	str	r3, [sp, #4]
 800e134:	f000 f9bc 	bl	800e4b0 <_svfiprintf_r>
 800e138:	1c43      	adds	r3, r0, #1
 800e13a:	bfbc      	itt	lt
 800e13c:	238b      	movlt	r3, #139	@ 0x8b
 800e13e:	602b      	strlt	r3, [r5, #0]
 800e140:	2c00      	cmp	r4, #0
 800e142:	d0da      	beq.n	800e0fa <sniprintf+0x16>
 800e144:	9b02      	ldr	r3, [sp, #8]
 800e146:	2200      	movs	r2, #0
 800e148:	701a      	strb	r2, [r3, #0]
 800e14a:	e7d6      	b.n	800e0fa <sniprintf+0x16>
 800e14c:	20000134 	.word	0x20000134

0800e150 <memmove>:
 800e150:	4288      	cmp	r0, r1
 800e152:	b510      	push	{r4, lr}
 800e154:	eb01 0402 	add.w	r4, r1, r2
 800e158:	d902      	bls.n	800e160 <memmove+0x10>
 800e15a:	4284      	cmp	r4, r0
 800e15c:	4623      	mov	r3, r4
 800e15e:	d807      	bhi.n	800e170 <memmove+0x20>
 800e160:	1e43      	subs	r3, r0, #1
 800e162:	42a1      	cmp	r1, r4
 800e164:	d008      	beq.n	800e178 <memmove+0x28>
 800e166:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e16a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e16e:	e7f8      	b.n	800e162 <memmove+0x12>
 800e170:	4402      	add	r2, r0
 800e172:	4601      	mov	r1, r0
 800e174:	428a      	cmp	r2, r1
 800e176:	d100      	bne.n	800e17a <memmove+0x2a>
 800e178:	bd10      	pop	{r4, pc}
 800e17a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e17e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e182:	e7f7      	b.n	800e174 <memmove+0x24>

0800e184 <memset>:
 800e184:	4402      	add	r2, r0
 800e186:	4603      	mov	r3, r0
 800e188:	4293      	cmp	r3, r2
 800e18a:	d100      	bne.n	800e18e <memset+0xa>
 800e18c:	4770      	bx	lr
 800e18e:	f803 1b01 	strb.w	r1, [r3], #1
 800e192:	e7f9      	b.n	800e188 <memset+0x4>

0800e194 <__errno>:
 800e194:	4b01      	ldr	r3, [pc, #4]	@ (800e19c <__errno+0x8>)
 800e196:	6818      	ldr	r0, [r3, #0]
 800e198:	4770      	bx	lr
 800e19a:	bf00      	nop
 800e19c:	20000134 	.word	0x20000134

0800e1a0 <__libc_init_array>:
 800e1a0:	b570      	push	{r4, r5, r6, lr}
 800e1a2:	4d0d      	ldr	r5, [pc, #52]	@ (800e1d8 <__libc_init_array+0x38>)
 800e1a4:	4c0d      	ldr	r4, [pc, #52]	@ (800e1dc <__libc_init_array+0x3c>)
 800e1a6:	1b64      	subs	r4, r4, r5
 800e1a8:	10a4      	asrs	r4, r4, #2
 800e1aa:	2600      	movs	r6, #0
 800e1ac:	42a6      	cmp	r6, r4
 800e1ae:	d109      	bne.n	800e1c4 <__libc_init_array+0x24>
 800e1b0:	4d0b      	ldr	r5, [pc, #44]	@ (800e1e0 <__libc_init_array+0x40>)
 800e1b2:	4c0c      	ldr	r4, [pc, #48]	@ (800e1e4 <__libc_init_array+0x44>)
 800e1b4:	f000 fc4a 	bl	800ea4c <_init>
 800e1b8:	1b64      	subs	r4, r4, r5
 800e1ba:	10a4      	asrs	r4, r4, #2
 800e1bc:	2600      	movs	r6, #0
 800e1be:	42a6      	cmp	r6, r4
 800e1c0:	d105      	bne.n	800e1ce <__libc_init_array+0x2e>
 800e1c2:	bd70      	pop	{r4, r5, r6, pc}
 800e1c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1c8:	4798      	blx	r3
 800e1ca:	3601      	adds	r6, #1
 800e1cc:	e7ee      	b.n	800e1ac <__libc_init_array+0xc>
 800e1ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1d2:	4798      	blx	r3
 800e1d4:	3601      	adds	r6, #1
 800e1d6:	e7f2      	b.n	800e1be <__libc_init_array+0x1e>
 800e1d8:	0800f144 	.word	0x0800f144
 800e1dc:	0800f144 	.word	0x0800f144
 800e1e0:	0800f144 	.word	0x0800f144
 800e1e4:	0800f148 	.word	0x0800f148

0800e1e8 <__retarget_lock_acquire_recursive>:
 800e1e8:	4770      	bx	lr

0800e1ea <__retarget_lock_release_recursive>:
 800e1ea:	4770      	bx	lr

0800e1ec <memcpy>:
 800e1ec:	440a      	add	r2, r1
 800e1ee:	4291      	cmp	r1, r2
 800e1f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e1f4:	d100      	bne.n	800e1f8 <memcpy+0xc>
 800e1f6:	4770      	bx	lr
 800e1f8:	b510      	push	{r4, lr}
 800e1fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e202:	4291      	cmp	r1, r2
 800e204:	d1f9      	bne.n	800e1fa <memcpy+0xe>
 800e206:	bd10      	pop	{r4, pc}

0800e208 <_free_r>:
 800e208:	b538      	push	{r3, r4, r5, lr}
 800e20a:	4605      	mov	r5, r0
 800e20c:	2900      	cmp	r1, #0
 800e20e:	d041      	beq.n	800e294 <_free_r+0x8c>
 800e210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e214:	1f0c      	subs	r4, r1, #4
 800e216:	2b00      	cmp	r3, #0
 800e218:	bfb8      	it	lt
 800e21a:	18e4      	addlt	r4, r4, r3
 800e21c:	f000 f8e0 	bl	800e3e0 <__malloc_lock>
 800e220:	4a1d      	ldr	r2, [pc, #116]	@ (800e298 <_free_r+0x90>)
 800e222:	6813      	ldr	r3, [r2, #0]
 800e224:	b933      	cbnz	r3, 800e234 <_free_r+0x2c>
 800e226:	6063      	str	r3, [r4, #4]
 800e228:	6014      	str	r4, [r2, #0]
 800e22a:	4628      	mov	r0, r5
 800e22c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e230:	f000 b8dc 	b.w	800e3ec <__malloc_unlock>
 800e234:	42a3      	cmp	r3, r4
 800e236:	d908      	bls.n	800e24a <_free_r+0x42>
 800e238:	6820      	ldr	r0, [r4, #0]
 800e23a:	1821      	adds	r1, r4, r0
 800e23c:	428b      	cmp	r3, r1
 800e23e:	bf01      	itttt	eq
 800e240:	6819      	ldreq	r1, [r3, #0]
 800e242:	685b      	ldreq	r3, [r3, #4]
 800e244:	1809      	addeq	r1, r1, r0
 800e246:	6021      	streq	r1, [r4, #0]
 800e248:	e7ed      	b.n	800e226 <_free_r+0x1e>
 800e24a:	461a      	mov	r2, r3
 800e24c:	685b      	ldr	r3, [r3, #4]
 800e24e:	b10b      	cbz	r3, 800e254 <_free_r+0x4c>
 800e250:	42a3      	cmp	r3, r4
 800e252:	d9fa      	bls.n	800e24a <_free_r+0x42>
 800e254:	6811      	ldr	r1, [r2, #0]
 800e256:	1850      	adds	r0, r2, r1
 800e258:	42a0      	cmp	r0, r4
 800e25a:	d10b      	bne.n	800e274 <_free_r+0x6c>
 800e25c:	6820      	ldr	r0, [r4, #0]
 800e25e:	4401      	add	r1, r0
 800e260:	1850      	adds	r0, r2, r1
 800e262:	4283      	cmp	r3, r0
 800e264:	6011      	str	r1, [r2, #0]
 800e266:	d1e0      	bne.n	800e22a <_free_r+0x22>
 800e268:	6818      	ldr	r0, [r3, #0]
 800e26a:	685b      	ldr	r3, [r3, #4]
 800e26c:	6053      	str	r3, [r2, #4]
 800e26e:	4408      	add	r0, r1
 800e270:	6010      	str	r0, [r2, #0]
 800e272:	e7da      	b.n	800e22a <_free_r+0x22>
 800e274:	d902      	bls.n	800e27c <_free_r+0x74>
 800e276:	230c      	movs	r3, #12
 800e278:	602b      	str	r3, [r5, #0]
 800e27a:	e7d6      	b.n	800e22a <_free_r+0x22>
 800e27c:	6820      	ldr	r0, [r4, #0]
 800e27e:	1821      	adds	r1, r4, r0
 800e280:	428b      	cmp	r3, r1
 800e282:	bf04      	itt	eq
 800e284:	6819      	ldreq	r1, [r3, #0]
 800e286:	685b      	ldreq	r3, [r3, #4]
 800e288:	6063      	str	r3, [r4, #4]
 800e28a:	bf04      	itt	eq
 800e28c:	1809      	addeq	r1, r1, r0
 800e28e:	6021      	streq	r1, [r4, #0]
 800e290:	6054      	str	r4, [r2, #4]
 800e292:	e7ca      	b.n	800e22a <_free_r+0x22>
 800e294:	bd38      	pop	{r3, r4, r5, pc}
 800e296:	bf00      	nop
 800e298:	20001c14 	.word	0x20001c14

0800e29c <sbrk_aligned>:
 800e29c:	b570      	push	{r4, r5, r6, lr}
 800e29e:	4e0f      	ldr	r6, [pc, #60]	@ (800e2dc <sbrk_aligned+0x40>)
 800e2a0:	460c      	mov	r4, r1
 800e2a2:	6831      	ldr	r1, [r6, #0]
 800e2a4:	4605      	mov	r5, r0
 800e2a6:	b911      	cbnz	r1, 800e2ae <sbrk_aligned+0x12>
 800e2a8:	f000 fb8a 	bl	800e9c0 <_sbrk_r>
 800e2ac:	6030      	str	r0, [r6, #0]
 800e2ae:	4621      	mov	r1, r4
 800e2b0:	4628      	mov	r0, r5
 800e2b2:	f000 fb85 	bl	800e9c0 <_sbrk_r>
 800e2b6:	1c43      	adds	r3, r0, #1
 800e2b8:	d103      	bne.n	800e2c2 <sbrk_aligned+0x26>
 800e2ba:	f04f 34ff 	mov.w	r4, #4294967295
 800e2be:	4620      	mov	r0, r4
 800e2c0:	bd70      	pop	{r4, r5, r6, pc}
 800e2c2:	1cc4      	adds	r4, r0, #3
 800e2c4:	f024 0403 	bic.w	r4, r4, #3
 800e2c8:	42a0      	cmp	r0, r4
 800e2ca:	d0f8      	beq.n	800e2be <sbrk_aligned+0x22>
 800e2cc:	1a21      	subs	r1, r4, r0
 800e2ce:	4628      	mov	r0, r5
 800e2d0:	f000 fb76 	bl	800e9c0 <_sbrk_r>
 800e2d4:	3001      	adds	r0, #1
 800e2d6:	d1f2      	bne.n	800e2be <sbrk_aligned+0x22>
 800e2d8:	e7ef      	b.n	800e2ba <sbrk_aligned+0x1e>
 800e2da:	bf00      	nop
 800e2dc:	20001c10 	.word	0x20001c10

0800e2e0 <_malloc_r>:
 800e2e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2e4:	1ccd      	adds	r5, r1, #3
 800e2e6:	f025 0503 	bic.w	r5, r5, #3
 800e2ea:	3508      	adds	r5, #8
 800e2ec:	2d0c      	cmp	r5, #12
 800e2ee:	bf38      	it	cc
 800e2f0:	250c      	movcc	r5, #12
 800e2f2:	2d00      	cmp	r5, #0
 800e2f4:	4606      	mov	r6, r0
 800e2f6:	db01      	blt.n	800e2fc <_malloc_r+0x1c>
 800e2f8:	42a9      	cmp	r1, r5
 800e2fa:	d904      	bls.n	800e306 <_malloc_r+0x26>
 800e2fc:	230c      	movs	r3, #12
 800e2fe:	6033      	str	r3, [r6, #0]
 800e300:	2000      	movs	r0, #0
 800e302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e306:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e3dc <_malloc_r+0xfc>
 800e30a:	f000 f869 	bl	800e3e0 <__malloc_lock>
 800e30e:	f8d8 3000 	ldr.w	r3, [r8]
 800e312:	461c      	mov	r4, r3
 800e314:	bb44      	cbnz	r4, 800e368 <_malloc_r+0x88>
 800e316:	4629      	mov	r1, r5
 800e318:	4630      	mov	r0, r6
 800e31a:	f7ff ffbf 	bl	800e29c <sbrk_aligned>
 800e31e:	1c43      	adds	r3, r0, #1
 800e320:	4604      	mov	r4, r0
 800e322:	d158      	bne.n	800e3d6 <_malloc_r+0xf6>
 800e324:	f8d8 4000 	ldr.w	r4, [r8]
 800e328:	4627      	mov	r7, r4
 800e32a:	2f00      	cmp	r7, #0
 800e32c:	d143      	bne.n	800e3b6 <_malloc_r+0xd6>
 800e32e:	2c00      	cmp	r4, #0
 800e330:	d04b      	beq.n	800e3ca <_malloc_r+0xea>
 800e332:	6823      	ldr	r3, [r4, #0]
 800e334:	4639      	mov	r1, r7
 800e336:	4630      	mov	r0, r6
 800e338:	eb04 0903 	add.w	r9, r4, r3
 800e33c:	f000 fb40 	bl	800e9c0 <_sbrk_r>
 800e340:	4581      	cmp	r9, r0
 800e342:	d142      	bne.n	800e3ca <_malloc_r+0xea>
 800e344:	6821      	ldr	r1, [r4, #0]
 800e346:	1a6d      	subs	r5, r5, r1
 800e348:	4629      	mov	r1, r5
 800e34a:	4630      	mov	r0, r6
 800e34c:	f7ff ffa6 	bl	800e29c <sbrk_aligned>
 800e350:	3001      	adds	r0, #1
 800e352:	d03a      	beq.n	800e3ca <_malloc_r+0xea>
 800e354:	6823      	ldr	r3, [r4, #0]
 800e356:	442b      	add	r3, r5
 800e358:	6023      	str	r3, [r4, #0]
 800e35a:	f8d8 3000 	ldr.w	r3, [r8]
 800e35e:	685a      	ldr	r2, [r3, #4]
 800e360:	bb62      	cbnz	r2, 800e3bc <_malloc_r+0xdc>
 800e362:	f8c8 7000 	str.w	r7, [r8]
 800e366:	e00f      	b.n	800e388 <_malloc_r+0xa8>
 800e368:	6822      	ldr	r2, [r4, #0]
 800e36a:	1b52      	subs	r2, r2, r5
 800e36c:	d420      	bmi.n	800e3b0 <_malloc_r+0xd0>
 800e36e:	2a0b      	cmp	r2, #11
 800e370:	d917      	bls.n	800e3a2 <_malloc_r+0xc2>
 800e372:	1961      	adds	r1, r4, r5
 800e374:	42a3      	cmp	r3, r4
 800e376:	6025      	str	r5, [r4, #0]
 800e378:	bf18      	it	ne
 800e37a:	6059      	strne	r1, [r3, #4]
 800e37c:	6863      	ldr	r3, [r4, #4]
 800e37e:	bf08      	it	eq
 800e380:	f8c8 1000 	streq.w	r1, [r8]
 800e384:	5162      	str	r2, [r4, r5]
 800e386:	604b      	str	r3, [r1, #4]
 800e388:	4630      	mov	r0, r6
 800e38a:	f000 f82f 	bl	800e3ec <__malloc_unlock>
 800e38e:	f104 000b 	add.w	r0, r4, #11
 800e392:	1d23      	adds	r3, r4, #4
 800e394:	f020 0007 	bic.w	r0, r0, #7
 800e398:	1ac2      	subs	r2, r0, r3
 800e39a:	bf1c      	itt	ne
 800e39c:	1a1b      	subne	r3, r3, r0
 800e39e:	50a3      	strne	r3, [r4, r2]
 800e3a0:	e7af      	b.n	800e302 <_malloc_r+0x22>
 800e3a2:	6862      	ldr	r2, [r4, #4]
 800e3a4:	42a3      	cmp	r3, r4
 800e3a6:	bf0c      	ite	eq
 800e3a8:	f8c8 2000 	streq.w	r2, [r8]
 800e3ac:	605a      	strne	r2, [r3, #4]
 800e3ae:	e7eb      	b.n	800e388 <_malloc_r+0xa8>
 800e3b0:	4623      	mov	r3, r4
 800e3b2:	6864      	ldr	r4, [r4, #4]
 800e3b4:	e7ae      	b.n	800e314 <_malloc_r+0x34>
 800e3b6:	463c      	mov	r4, r7
 800e3b8:	687f      	ldr	r7, [r7, #4]
 800e3ba:	e7b6      	b.n	800e32a <_malloc_r+0x4a>
 800e3bc:	461a      	mov	r2, r3
 800e3be:	685b      	ldr	r3, [r3, #4]
 800e3c0:	42a3      	cmp	r3, r4
 800e3c2:	d1fb      	bne.n	800e3bc <_malloc_r+0xdc>
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	6053      	str	r3, [r2, #4]
 800e3c8:	e7de      	b.n	800e388 <_malloc_r+0xa8>
 800e3ca:	230c      	movs	r3, #12
 800e3cc:	6033      	str	r3, [r6, #0]
 800e3ce:	4630      	mov	r0, r6
 800e3d0:	f000 f80c 	bl	800e3ec <__malloc_unlock>
 800e3d4:	e794      	b.n	800e300 <_malloc_r+0x20>
 800e3d6:	6005      	str	r5, [r0, #0]
 800e3d8:	e7d6      	b.n	800e388 <_malloc_r+0xa8>
 800e3da:	bf00      	nop
 800e3dc:	20001c14 	.word	0x20001c14

0800e3e0 <__malloc_lock>:
 800e3e0:	4801      	ldr	r0, [pc, #4]	@ (800e3e8 <__malloc_lock+0x8>)
 800e3e2:	f7ff bf01 	b.w	800e1e8 <__retarget_lock_acquire_recursive>
 800e3e6:	bf00      	nop
 800e3e8:	20001c0c 	.word	0x20001c0c

0800e3ec <__malloc_unlock>:
 800e3ec:	4801      	ldr	r0, [pc, #4]	@ (800e3f4 <__malloc_unlock+0x8>)
 800e3ee:	f7ff befc 	b.w	800e1ea <__retarget_lock_release_recursive>
 800e3f2:	bf00      	nop
 800e3f4:	20001c0c 	.word	0x20001c0c

0800e3f8 <__ssputs_r>:
 800e3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3fc:	688e      	ldr	r6, [r1, #8]
 800e3fe:	461f      	mov	r7, r3
 800e400:	42be      	cmp	r6, r7
 800e402:	680b      	ldr	r3, [r1, #0]
 800e404:	4682      	mov	sl, r0
 800e406:	460c      	mov	r4, r1
 800e408:	4690      	mov	r8, r2
 800e40a:	d82d      	bhi.n	800e468 <__ssputs_r+0x70>
 800e40c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e410:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e414:	d026      	beq.n	800e464 <__ssputs_r+0x6c>
 800e416:	6965      	ldr	r5, [r4, #20]
 800e418:	6909      	ldr	r1, [r1, #16]
 800e41a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e41e:	eba3 0901 	sub.w	r9, r3, r1
 800e422:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e426:	1c7b      	adds	r3, r7, #1
 800e428:	444b      	add	r3, r9
 800e42a:	106d      	asrs	r5, r5, #1
 800e42c:	429d      	cmp	r5, r3
 800e42e:	bf38      	it	cc
 800e430:	461d      	movcc	r5, r3
 800e432:	0553      	lsls	r3, r2, #21
 800e434:	d527      	bpl.n	800e486 <__ssputs_r+0x8e>
 800e436:	4629      	mov	r1, r5
 800e438:	f7ff ff52 	bl	800e2e0 <_malloc_r>
 800e43c:	4606      	mov	r6, r0
 800e43e:	b360      	cbz	r0, 800e49a <__ssputs_r+0xa2>
 800e440:	6921      	ldr	r1, [r4, #16]
 800e442:	464a      	mov	r2, r9
 800e444:	f7ff fed2 	bl	800e1ec <memcpy>
 800e448:	89a3      	ldrh	r3, [r4, #12]
 800e44a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e44e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e452:	81a3      	strh	r3, [r4, #12]
 800e454:	6126      	str	r6, [r4, #16]
 800e456:	6165      	str	r5, [r4, #20]
 800e458:	444e      	add	r6, r9
 800e45a:	eba5 0509 	sub.w	r5, r5, r9
 800e45e:	6026      	str	r6, [r4, #0]
 800e460:	60a5      	str	r5, [r4, #8]
 800e462:	463e      	mov	r6, r7
 800e464:	42be      	cmp	r6, r7
 800e466:	d900      	bls.n	800e46a <__ssputs_r+0x72>
 800e468:	463e      	mov	r6, r7
 800e46a:	6820      	ldr	r0, [r4, #0]
 800e46c:	4632      	mov	r2, r6
 800e46e:	4641      	mov	r1, r8
 800e470:	f7ff fe6e 	bl	800e150 <memmove>
 800e474:	68a3      	ldr	r3, [r4, #8]
 800e476:	1b9b      	subs	r3, r3, r6
 800e478:	60a3      	str	r3, [r4, #8]
 800e47a:	6823      	ldr	r3, [r4, #0]
 800e47c:	4433      	add	r3, r6
 800e47e:	6023      	str	r3, [r4, #0]
 800e480:	2000      	movs	r0, #0
 800e482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e486:	462a      	mov	r2, r5
 800e488:	f000 faaa 	bl	800e9e0 <_realloc_r>
 800e48c:	4606      	mov	r6, r0
 800e48e:	2800      	cmp	r0, #0
 800e490:	d1e0      	bne.n	800e454 <__ssputs_r+0x5c>
 800e492:	6921      	ldr	r1, [r4, #16]
 800e494:	4650      	mov	r0, sl
 800e496:	f7ff feb7 	bl	800e208 <_free_r>
 800e49a:	230c      	movs	r3, #12
 800e49c:	f8ca 3000 	str.w	r3, [sl]
 800e4a0:	89a3      	ldrh	r3, [r4, #12]
 800e4a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4a6:	81a3      	strh	r3, [r4, #12]
 800e4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ac:	e7e9      	b.n	800e482 <__ssputs_r+0x8a>
	...

0800e4b0 <_svfiprintf_r>:
 800e4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4b4:	4698      	mov	r8, r3
 800e4b6:	898b      	ldrh	r3, [r1, #12]
 800e4b8:	061b      	lsls	r3, r3, #24
 800e4ba:	b09d      	sub	sp, #116	@ 0x74
 800e4bc:	4607      	mov	r7, r0
 800e4be:	460d      	mov	r5, r1
 800e4c0:	4614      	mov	r4, r2
 800e4c2:	d510      	bpl.n	800e4e6 <_svfiprintf_r+0x36>
 800e4c4:	690b      	ldr	r3, [r1, #16]
 800e4c6:	b973      	cbnz	r3, 800e4e6 <_svfiprintf_r+0x36>
 800e4c8:	2140      	movs	r1, #64	@ 0x40
 800e4ca:	f7ff ff09 	bl	800e2e0 <_malloc_r>
 800e4ce:	6028      	str	r0, [r5, #0]
 800e4d0:	6128      	str	r0, [r5, #16]
 800e4d2:	b930      	cbnz	r0, 800e4e2 <_svfiprintf_r+0x32>
 800e4d4:	230c      	movs	r3, #12
 800e4d6:	603b      	str	r3, [r7, #0]
 800e4d8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4dc:	b01d      	add	sp, #116	@ 0x74
 800e4de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e2:	2340      	movs	r3, #64	@ 0x40
 800e4e4:	616b      	str	r3, [r5, #20]
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4ea:	2320      	movs	r3, #32
 800e4ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e4f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4f4:	2330      	movs	r3, #48	@ 0x30
 800e4f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e694 <_svfiprintf_r+0x1e4>
 800e4fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4fe:	f04f 0901 	mov.w	r9, #1
 800e502:	4623      	mov	r3, r4
 800e504:	469a      	mov	sl, r3
 800e506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e50a:	b10a      	cbz	r2, 800e510 <_svfiprintf_r+0x60>
 800e50c:	2a25      	cmp	r2, #37	@ 0x25
 800e50e:	d1f9      	bne.n	800e504 <_svfiprintf_r+0x54>
 800e510:	ebba 0b04 	subs.w	fp, sl, r4
 800e514:	d00b      	beq.n	800e52e <_svfiprintf_r+0x7e>
 800e516:	465b      	mov	r3, fp
 800e518:	4622      	mov	r2, r4
 800e51a:	4629      	mov	r1, r5
 800e51c:	4638      	mov	r0, r7
 800e51e:	f7ff ff6b 	bl	800e3f8 <__ssputs_r>
 800e522:	3001      	adds	r0, #1
 800e524:	f000 80a7 	beq.w	800e676 <_svfiprintf_r+0x1c6>
 800e528:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e52a:	445a      	add	r2, fp
 800e52c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e52e:	f89a 3000 	ldrb.w	r3, [sl]
 800e532:	2b00      	cmp	r3, #0
 800e534:	f000 809f 	beq.w	800e676 <_svfiprintf_r+0x1c6>
 800e538:	2300      	movs	r3, #0
 800e53a:	f04f 32ff 	mov.w	r2, #4294967295
 800e53e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e542:	f10a 0a01 	add.w	sl, sl, #1
 800e546:	9304      	str	r3, [sp, #16]
 800e548:	9307      	str	r3, [sp, #28]
 800e54a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e54e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e550:	4654      	mov	r4, sl
 800e552:	2205      	movs	r2, #5
 800e554:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e558:	484e      	ldr	r0, [pc, #312]	@ (800e694 <_svfiprintf_r+0x1e4>)
 800e55a:	f7f1 fe41 	bl	80001e0 <memchr>
 800e55e:	9a04      	ldr	r2, [sp, #16]
 800e560:	b9d8      	cbnz	r0, 800e59a <_svfiprintf_r+0xea>
 800e562:	06d0      	lsls	r0, r2, #27
 800e564:	bf44      	itt	mi
 800e566:	2320      	movmi	r3, #32
 800e568:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e56c:	0711      	lsls	r1, r2, #28
 800e56e:	bf44      	itt	mi
 800e570:	232b      	movmi	r3, #43	@ 0x2b
 800e572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e576:	f89a 3000 	ldrb.w	r3, [sl]
 800e57a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e57c:	d015      	beq.n	800e5aa <_svfiprintf_r+0xfa>
 800e57e:	9a07      	ldr	r2, [sp, #28]
 800e580:	4654      	mov	r4, sl
 800e582:	2000      	movs	r0, #0
 800e584:	f04f 0c0a 	mov.w	ip, #10
 800e588:	4621      	mov	r1, r4
 800e58a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e58e:	3b30      	subs	r3, #48	@ 0x30
 800e590:	2b09      	cmp	r3, #9
 800e592:	d94b      	bls.n	800e62c <_svfiprintf_r+0x17c>
 800e594:	b1b0      	cbz	r0, 800e5c4 <_svfiprintf_r+0x114>
 800e596:	9207      	str	r2, [sp, #28]
 800e598:	e014      	b.n	800e5c4 <_svfiprintf_r+0x114>
 800e59a:	eba0 0308 	sub.w	r3, r0, r8
 800e59e:	fa09 f303 	lsl.w	r3, r9, r3
 800e5a2:	4313      	orrs	r3, r2
 800e5a4:	9304      	str	r3, [sp, #16]
 800e5a6:	46a2      	mov	sl, r4
 800e5a8:	e7d2      	b.n	800e550 <_svfiprintf_r+0xa0>
 800e5aa:	9b03      	ldr	r3, [sp, #12]
 800e5ac:	1d19      	adds	r1, r3, #4
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	9103      	str	r1, [sp, #12]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	bfbb      	ittet	lt
 800e5b6:	425b      	neglt	r3, r3
 800e5b8:	f042 0202 	orrlt.w	r2, r2, #2
 800e5bc:	9307      	strge	r3, [sp, #28]
 800e5be:	9307      	strlt	r3, [sp, #28]
 800e5c0:	bfb8      	it	lt
 800e5c2:	9204      	strlt	r2, [sp, #16]
 800e5c4:	7823      	ldrb	r3, [r4, #0]
 800e5c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800e5c8:	d10a      	bne.n	800e5e0 <_svfiprintf_r+0x130>
 800e5ca:	7863      	ldrb	r3, [r4, #1]
 800e5cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5ce:	d132      	bne.n	800e636 <_svfiprintf_r+0x186>
 800e5d0:	9b03      	ldr	r3, [sp, #12]
 800e5d2:	1d1a      	adds	r2, r3, #4
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	9203      	str	r2, [sp, #12]
 800e5d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e5dc:	3402      	adds	r4, #2
 800e5de:	9305      	str	r3, [sp, #20]
 800e5e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e6a4 <_svfiprintf_r+0x1f4>
 800e5e4:	7821      	ldrb	r1, [r4, #0]
 800e5e6:	2203      	movs	r2, #3
 800e5e8:	4650      	mov	r0, sl
 800e5ea:	f7f1 fdf9 	bl	80001e0 <memchr>
 800e5ee:	b138      	cbz	r0, 800e600 <_svfiprintf_r+0x150>
 800e5f0:	9b04      	ldr	r3, [sp, #16]
 800e5f2:	eba0 000a 	sub.w	r0, r0, sl
 800e5f6:	2240      	movs	r2, #64	@ 0x40
 800e5f8:	4082      	lsls	r2, r0
 800e5fa:	4313      	orrs	r3, r2
 800e5fc:	3401      	adds	r4, #1
 800e5fe:	9304      	str	r3, [sp, #16]
 800e600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e604:	4824      	ldr	r0, [pc, #144]	@ (800e698 <_svfiprintf_r+0x1e8>)
 800e606:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e60a:	2206      	movs	r2, #6
 800e60c:	f7f1 fde8 	bl	80001e0 <memchr>
 800e610:	2800      	cmp	r0, #0
 800e612:	d036      	beq.n	800e682 <_svfiprintf_r+0x1d2>
 800e614:	4b21      	ldr	r3, [pc, #132]	@ (800e69c <_svfiprintf_r+0x1ec>)
 800e616:	bb1b      	cbnz	r3, 800e660 <_svfiprintf_r+0x1b0>
 800e618:	9b03      	ldr	r3, [sp, #12]
 800e61a:	3307      	adds	r3, #7
 800e61c:	f023 0307 	bic.w	r3, r3, #7
 800e620:	3308      	adds	r3, #8
 800e622:	9303      	str	r3, [sp, #12]
 800e624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e626:	4433      	add	r3, r6
 800e628:	9309      	str	r3, [sp, #36]	@ 0x24
 800e62a:	e76a      	b.n	800e502 <_svfiprintf_r+0x52>
 800e62c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e630:	460c      	mov	r4, r1
 800e632:	2001      	movs	r0, #1
 800e634:	e7a8      	b.n	800e588 <_svfiprintf_r+0xd8>
 800e636:	2300      	movs	r3, #0
 800e638:	3401      	adds	r4, #1
 800e63a:	9305      	str	r3, [sp, #20]
 800e63c:	4619      	mov	r1, r3
 800e63e:	f04f 0c0a 	mov.w	ip, #10
 800e642:	4620      	mov	r0, r4
 800e644:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e648:	3a30      	subs	r2, #48	@ 0x30
 800e64a:	2a09      	cmp	r2, #9
 800e64c:	d903      	bls.n	800e656 <_svfiprintf_r+0x1a6>
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d0c6      	beq.n	800e5e0 <_svfiprintf_r+0x130>
 800e652:	9105      	str	r1, [sp, #20]
 800e654:	e7c4      	b.n	800e5e0 <_svfiprintf_r+0x130>
 800e656:	fb0c 2101 	mla	r1, ip, r1, r2
 800e65a:	4604      	mov	r4, r0
 800e65c:	2301      	movs	r3, #1
 800e65e:	e7f0      	b.n	800e642 <_svfiprintf_r+0x192>
 800e660:	ab03      	add	r3, sp, #12
 800e662:	9300      	str	r3, [sp, #0]
 800e664:	462a      	mov	r2, r5
 800e666:	4b0e      	ldr	r3, [pc, #56]	@ (800e6a0 <_svfiprintf_r+0x1f0>)
 800e668:	a904      	add	r1, sp, #16
 800e66a:	4638      	mov	r0, r7
 800e66c:	f3af 8000 	nop.w
 800e670:	1c42      	adds	r2, r0, #1
 800e672:	4606      	mov	r6, r0
 800e674:	d1d6      	bne.n	800e624 <_svfiprintf_r+0x174>
 800e676:	89ab      	ldrh	r3, [r5, #12]
 800e678:	065b      	lsls	r3, r3, #25
 800e67a:	f53f af2d 	bmi.w	800e4d8 <_svfiprintf_r+0x28>
 800e67e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e680:	e72c      	b.n	800e4dc <_svfiprintf_r+0x2c>
 800e682:	ab03      	add	r3, sp, #12
 800e684:	9300      	str	r3, [sp, #0]
 800e686:	462a      	mov	r2, r5
 800e688:	4b05      	ldr	r3, [pc, #20]	@ (800e6a0 <_svfiprintf_r+0x1f0>)
 800e68a:	a904      	add	r1, sp, #16
 800e68c:	4638      	mov	r0, r7
 800e68e:	f000 f879 	bl	800e784 <_printf_i>
 800e692:	e7ed      	b.n	800e670 <_svfiprintf_r+0x1c0>
 800e694:	0800f108 	.word	0x0800f108
 800e698:	0800f112 	.word	0x0800f112
 800e69c:	00000000 	.word	0x00000000
 800e6a0:	0800e3f9 	.word	0x0800e3f9
 800e6a4:	0800f10e 	.word	0x0800f10e

0800e6a8 <_printf_common>:
 800e6a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6ac:	4616      	mov	r6, r2
 800e6ae:	4698      	mov	r8, r3
 800e6b0:	688a      	ldr	r2, [r1, #8]
 800e6b2:	690b      	ldr	r3, [r1, #16]
 800e6b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	bfb8      	it	lt
 800e6bc:	4613      	movlt	r3, r2
 800e6be:	6033      	str	r3, [r6, #0]
 800e6c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e6c4:	4607      	mov	r7, r0
 800e6c6:	460c      	mov	r4, r1
 800e6c8:	b10a      	cbz	r2, 800e6ce <_printf_common+0x26>
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	6033      	str	r3, [r6, #0]
 800e6ce:	6823      	ldr	r3, [r4, #0]
 800e6d0:	0699      	lsls	r1, r3, #26
 800e6d2:	bf42      	ittt	mi
 800e6d4:	6833      	ldrmi	r3, [r6, #0]
 800e6d6:	3302      	addmi	r3, #2
 800e6d8:	6033      	strmi	r3, [r6, #0]
 800e6da:	6825      	ldr	r5, [r4, #0]
 800e6dc:	f015 0506 	ands.w	r5, r5, #6
 800e6e0:	d106      	bne.n	800e6f0 <_printf_common+0x48>
 800e6e2:	f104 0a19 	add.w	sl, r4, #25
 800e6e6:	68e3      	ldr	r3, [r4, #12]
 800e6e8:	6832      	ldr	r2, [r6, #0]
 800e6ea:	1a9b      	subs	r3, r3, r2
 800e6ec:	42ab      	cmp	r3, r5
 800e6ee:	dc26      	bgt.n	800e73e <_printf_common+0x96>
 800e6f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e6f4:	6822      	ldr	r2, [r4, #0]
 800e6f6:	3b00      	subs	r3, #0
 800e6f8:	bf18      	it	ne
 800e6fa:	2301      	movne	r3, #1
 800e6fc:	0692      	lsls	r2, r2, #26
 800e6fe:	d42b      	bmi.n	800e758 <_printf_common+0xb0>
 800e700:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e704:	4641      	mov	r1, r8
 800e706:	4638      	mov	r0, r7
 800e708:	47c8      	blx	r9
 800e70a:	3001      	adds	r0, #1
 800e70c:	d01e      	beq.n	800e74c <_printf_common+0xa4>
 800e70e:	6823      	ldr	r3, [r4, #0]
 800e710:	6922      	ldr	r2, [r4, #16]
 800e712:	f003 0306 	and.w	r3, r3, #6
 800e716:	2b04      	cmp	r3, #4
 800e718:	bf02      	ittt	eq
 800e71a:	68e5      	ldreq	r5, [r4, #12]
 800e71c:	6833      	ldreq	r3, [r6, #0]
 800e71e:	1aed      	subeq	r5, r5, r3
 800e720:	68a3      	ldr	r3, [r4, #8]
 800e722:	bf0c      	ite	eq
 800e724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e728:	2500      	movne	r5, #0
 800e72a:	4293      	cmp	r3, r2
 800e72c:	bfc4      	itt	gt
 800e72e:	1a9b      	subgt	r3, r3, r2
 800e730:	18ed      	addgt	r5, r5, r3
 800e732:	2600      	movs	r6, #0
 800e734:	341a      	adds	r4, #26
 800e736:	42b5      	cmp	r5, r6
 800e738:	d11a      	bne.n	800e770 <_printf_common+0xc8>
 800e73a:	2000      	movs	r0, #0
 800e73c:	e008      	b.n	800e750 <_printf_common+0xa8>
 800e73e:	2301      	movs	r3, #1
 800e740:	4652      	mov	r2, sl
 800e742:	4641      	mov	r1, r8
 800e744:	4638      	mov	r0, r7
 800e746:	47c8      	blx	r9
 800e748:	3001      	adds	r0, #1
 800e74a:	d103      	bne.n	800e754 <_printf_common+0xac>
 800e74c:	f04f 30ff 	mov.w	r0, #4294967295
 800e750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e754:	3501      	adds	r5, #1
 800e756:	e7c6      	b.n	800e6e6 <_printf_common+0x3e>
 800e758:	18e1      	adds	r1, r4, r3
 800e75a:	1c5a      	adds	r2, r3, #1
 800e75c:	2030      	movs	r0, #48	@ 0x30
 800e75e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e762:	4422      	add	r2, r4
 800e764:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e768:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e76c:	3302      	adds	r3, #2
 800e76e:	e7c7      	b.n	800e700 <_printf_common+0x58>
 800e770:	2301      	movs	r3, #1
 800e772:	4622      	mov	r2, r4
 800e774:	4641      	mov	r1, r8
 800e776:	4638      	mov	r0, r7
 800e778:	47c8      	blx	r9
 800e77a:	3001      	adds	r0, #1
 800e77c:	d0e6      	beq.n	800e74c <_printf_common+0xa4>
 800e77e:	3601      	adds	r6, #1
 800e780:	e7d9      	b.n	800e736 <_printf_common+0x8e>
	...

0800e784 <_printf_i>:
 800e784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e788:	7e0f      	ldrb	r7, [r1, #24]
 800e78a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e78c:	2f78      	cmp	r7, #120	@ 0x78
 800e78e:	4691      	mov	r9, r2
 800e790:	4680      	mov	r8, r0
 800e792:	460c      	mov	r4, r1
 800e794:	469a      	mov	sl, r3
 800e796:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e79a:	d807      	bhi.n	800e7ac <_printf_i+0x28>
 800e79c:	2f62      	cmp	r7, #98	@ 0x62
 800e79e:	d80a      	bhi.n	800e7b6 <_printf_i+0x32>
 800e7a0:	2f00      	cmp	r7, #0
 800e7a2:	f000 80d1 	beq.w	800e948 <_printf_i+0x1c4>
 800e7a6:	2f58      	cmp	r7, #88	@ 0x58
 800e7a8:	f000 80b8 	beq.w	800e91c <_printf_i+0x198>
 800e7ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e7b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e7b4:	e03a      	b.n	800e82c <_printf_i+0xa8>
 800e7b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e7ba:	2b15      	cmp	r3, #21
 800e7bc:	d8f6      	bhi.n	800e7ac <_printf_i+0x28>
 800e7be:	a101      	add	r1, pc, #4	@ (adr r1, 800e7c4 <_printf_i+0x40>)
 800e7c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e7c4:	0800e81d 	.word	0x0800e81d
 800e7c8:	0800e831 	.word	0x0800e831
 800e7cc:	0800e7ad 	.word	0x0800e7ad
 800e7d0:	0800e7ad 	.word	0x0800e7ad
 800e7d4:	0800e7ad 	.word	0x0800e7ad
 800e7d8:	0800e7ad 	.word	0x0800e7ad
 800e7dc:	0800e831 	.word	0x0800e831
 800e7e0:	0800e7ad 	.word	0x0800e7ad
 800e7e4:	0800e7ad 	.word	0x0800e7ad
 800e7e8:	0800e7ad 	.word	0x0800e7ad
 800e7ec:	0800e7ad 	.word	0x0800e7ad
 800e7f0:	0800e92f 	.word	0x0800e92f
 800e7f4:	0800e85b 	.word	0x0800e85b
 800e7f8:	0800e8e9 	.word	0x0800e8e9
 800e7fc:	0800e7ad 	.word	0x0800e7ad
 800e800:	0800e7ad 	.word	0x0800e7ad
 800e804:	0800e951 	.word	0x0800e951
 800e808:	0800e7ad 	.word	0x0800e7ad
 800e80c:	0800e85b 	.word	0x0800e85b
 800e810:	0800e7ad 	.word	0x0800e7ad
 800e814:	0800e7ad 	.word	0x0800e7ad
 800e818:	0800e8f1 	.word	0x0800e8f1
 800e81c:	6833      	ldr	r3, [r6, #0]
 800e81e:	1d1a      	adds	r2, r3, #4
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	6032      	str	r2, [r6, #0]
 800e824:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e828:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e82c:	2301      	movs	r3, #1
 800e82e:	e09c      	b.n	800e96a <_printf_i+0x1e6>
 800e830:	6833      	ldr	r3, [r6, #0]
 800e832:	6820      	ldr	r0, [r4, #0]
 800e834:	1d19      	adds	r1, r3, #4
 800e836:	6031      	str	r1, [r6, #0]
 800e838:	0606      	lsls	r6, r0, #24
 800e83a:	d501      	bpl.n	800e840 <_printf_i+0xbc>
 800e83c:	681d      	ldr	r5, [r3, #0]
 800e83e:	e003      	b.n	800e848 <_printf_i+0xc4>
 800e840:	0645      	lsls	r5, r0, #25
 800e842:	d5fb      	bpl.n	800e83c <_printf_i+0xb8>
 800e844:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e848:	2d00      	cmp	r5, #0
 800e84a:	da03      	bge.n	800e854 <_printf_i+0xd0>
 800e84c:	232d      	movs	r3, #45	@ 0x2d
 800e84e:	426d      	negs	r5, r5
 800e850:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e854:	4858      	ldr	r0, [pc, #352]	@ (800e9b8 <_printf_i+0x234>)
 800e856:	230a      	movs	r3, #10
 800e858:	e011      	b.n	800e87e <_printf_i+0xfa>
 800e85a:	6821      	ldr	r1, [r4, #0]
 800e85c:	6833      	ldr	r3, [r6, #0]
 800e85e:	0608      	lsls	r0, r1, #24
 800e860:	f853 5b04 	ldr.w	r5, [r3], #4
 800e864:	d402      	bmi.n	800e86c <_printf_i+0xe8>
 800e866:	0649      	lsls	r1, r1, #25
 800e868:	bf48      	it	mi
 800e86a:	b2ad      	uxthmi	r5, r5
 800e86c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e86e:	4852      	ldr	r0, [pc, #328]	@ (800e9b8 <_printf_i+0x234>)
 800e870:	6033      	str	r3, [r6, #0]
 800e872:	bf14      	ite	ne
 800e874:	230a      	movne	r3, #10
 800e876:	2308      	moveq	r3, #8
 800e878:	2100      	movs	r1, #0
 800e87a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e87e:	6866      	ldr	r6, [r4, #4]
 800e880:	60a6      	str	r6, [r4, #8]
 800e882:	2e00      	cmp	r6, #0
 800e884:	db05      	blt.n	800e892 <_printf_i+0x10e>
 800e886:	6821      	ldr	r1, [r4, #0]
 800e888:	432e      	orrs	r6, r5
 800e88a:	f021 0104 	bic.w	r1, r1, #4
 800e88e:	6021      	str	r1, [r4, #0]
 800e890:	d04b      	beq.n	800e92a <_printf_i+0x1a6>
 800e892:	4616      	mov	r6, r2
 800e894:	fbb5 f1f3 	udiv	r1, r5, r3
 800e898:	fb03 5711 	mls	r7, r3, r1, r5
 800e89c:	5dc7      	ldrb	r7, [r0, r7]
 800e89e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e8a2:	462f      	mov	r7, r5
 800e8a4:	42bb      	cmp	r3, r7
 800e8a6:	460d      	mov	r5, r1
 800e8a8:	d9f4      	bls.n	800e894 <_printf_i+0x110>
 800e8aa:	2b08      	cmp	r3, #8
 800e8ac:	d10b      	bne.n	800e8c6 <_printf_i+0x142>
 800e8ae:	6823      	ldr	r3, [r4, #0]
 800e8b0:	07df      	lsls	r7, r3, #31
 800e8b2:	d508      	bpl.n	800e8c6 <_printf_i+0x142>
 800e8b4:	6923      	ldr	r3, [r4, #16]
 800e8b6:	6861      	ldr	r1, [r4, #4]
 800e8b8:	4299      	cmp	r1, r3
 800e8ba:	bfde      	ittt	le
 800e8bc:	2330      	movle	r3, #48	@ 0x30
 800e8be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e8c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e8c6:	1b92      	subs	r2, r2, r6
 800e8c8:	6122      	str	r2, [r4, #16]
 800e8ca:	f8cd a000 	str.w	sl, [sp]
 800e8ce:	464b      	mov	r3, r9
 800e8d0:	aa03      	add	r2, sp, #12
 800e8d2:	4621      	mov	r1, r4
 800e8d4:	4640      	mov	r0, r8
 800e8d6:	f7ff fee7 	bl	800e6a8 <_printf_common>
 800e8da:	3001      	adds	r0, #1
 800e8dc:	d14a      	bne.n	800e974 <_printf_i+0x1f0>
 800e8de:	f04f 30ff 	mov.w	r0, #4294967295
 800e8e2:	b004      	add	sp, #16
 800e8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8e8:	6823      	ldr	r3, [r4, #0]
 800e8ea:	f043 0320 	orr.w	r3, r3, #32
 800e8ee:	6023      	str	r3, [r4, #0]
 800e8f0:	4832      	ldr	r0, [pc, #200]	@ (800e9bc <_printf_i+0x238>)
 800e8f2:	2778      	movs	r7, #120	@ 0x78
 800e8f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e8f8:	6823      	ldr	r3, [r4, #0]
 800e8fa:	6831      	ldr	r1, [r6, #0]
 800e8fc:	061f      	lsls	r7, r3, #24
 800e8fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800e902:	d402      	bmi.n	800e90a <_printf_i+0x186>
 800e904:	065f      	lsls	r7, r3, #25
 800e906:	bf48      	it	mi
 800e908:	b2ad      	uxthmi	r5, r5
 800e90a:	6031      	str	r1, [r6, #0]
 800e90c:	07d9      	lsls	r1, r3, #31
 800e90e:	bf44      	itt	mi
 800e910:	f043 0320 	orrmi.w	r3, r3, #32
 800e914:	6023      	strmi	r3, [r4, #0]
 800e916:	b11d      	cbz	r5, 800e920 <_printf_i+0x19c>
 800e918:	2310      	movs	r3, #16
 800e91a:	e7ad      	b.n	800e878 <_printf_i+0xf4>
 800e91c:	4826      	ldr	r0, [pc, #152]	@ (800e9b8 <_printf_i+0x234>)
 800e91e:	e7e9      	b.n	800e8f4 <_printf_i+0x170>
 800e920:	6823      	ldr	r3, [r4, #0]
 800e922:	f023 0320 	bic.w	r3, r3, #32
 800e926:	6023      	str	r3, [r4, #0]
 800e928:	e7f6      	b.n	800e918 <_printf_i+0x194>
 800e92a:	4616      	mov	r6, r2
 800e92c:	e7bd      	b.n	800e8aa <_printf_i+0x126>
 800e92e:	6833      	ldr	r3, [r6, #0]
 800e930:	6825      	ldr	r5, [r4, #0]
 800e932:	6961      	ldr	r1, [r4, #20]
 800e934:	1d18      	adds	r0, r3, #4
 800e936:	6030      	str	r0, [r6, #0]
 800e938:	062e      	lsls	r6, r5, #24
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	d501      	bpl.n	800e942 <_printf_i+0x1be>
 800e93e:	6019      	str	r1, [r3, #0]
 800e940:	e002      	b.n	800e948 <_printf_i+0x1c4>
 800e942:	0668      	lsls	r0, r5, #25
 800e944:	d5fb      	bpl.n	800e93e <_printf_i+0x1ba>
 800e946:	8019      	strh	r1, [r3, #0]
 800e948:	2300      	movs	r3, #0
 800e94a:	6123      	str	r3, [r4, #16]
 800e94c:	4616      	mov	r6, r2
 800e94e:	e7bc      	b.n	800e8ca <_printf_i+0x146>
 800e950:	6833      	ldr	r3, [r6, #0]
 800e952:	1d1a      	adds	r2, r3, #4
 800e954:	6032      	str	r2, [r6, #0]
 800e956:	681e      	ldr	r6, [r3, #0]
 800e958:	6862      	ldr	r2, [r4, #4]
 800e95a:	2100      	movs	r1, #0
 800e95c:	4630      	mov	r0, r6
 800e95e:	f7f1 fc3f 	bl	80001e0 <memchr>
 800e962:	b108      	cbz	r0, 800e968 <_printf_i+0x1e4>
 800e964:	1b80      	subs	r0, r0, r6
 800e966:	6060      	str	r0, [r4, #4]
 800e968:	6863      	ldr	r3, [r4, #4]
 800e96a:	6123      	str	r3, [r4, #16]
 800e96c:	2300      	movs	r3, #0
 800e96e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e972:	e7aa      	b.n	800e8ca <_printf_i+0x146>
 800e974:	6923      	ldr	r3, [r4, #16]
 800e976:	4632      	mov	r2, r6
 800e978:	4649      	mov	r1, r9
 800e97a:	4640      	mov	r0, r8
 800e97c:	47d0      	blx	sl
 800e97e:	3001      	adds	r0, #1
 800e980:	d0ad      	beq.n	800e8de <_printf_i+0x15a>
 800e982:	6823      	ldr	r3, [r4, #0]
 800e984:	079b      	lsls	r3, r3, #30
 800e986:	d413      	bmi.n	800e9b0 <_printf_i+0x22c>
 800e988:	68e0      	ldr	r0, [r4, #12]
 800e98a:	9b03      	ldr	r3, [sp, #12]
 800e98c:	4298      	cmp	r0, r3
 800e98e:	bfb8      	it	lt
 800e990:	4618      	movlt	r0, r3
 800e992:	e7a6      	b.n	800e8e2 <_printf_i+0x15e>
 800e994:	2301      	movs	r3, #1
 800e996:	4632      	mov	r2, r6
 800e998:	4649      	mov	r1, r9
 800e99a:	4640      	mov	r0, r8
 800e99c:	47d0      	blx	sl
 800e99e:	3001      	adds	r0, #1
 800e9a0:	d09d      	beq.n	800e8de <_printf_i+0x15a>
 800e9a2:	3501      	adds	r5, #1
 800e9a4:	68e3      	ldr	r3, [r4, #12]
 800e9a6:	9903      	ldr	r1, [sp, #12]
 800e9a8:	1a5b      	subs	r3, r3, r1
 800e9aa:	42ab      	cmp	r3, r5
 800e9ac:	dcf2      	bgt.n	800e994 <_printf_i+0x210>
 800e9ae:	e7eb      	b.n	800e988 <_printf_i+0x204>
 800e9b0:	2500      	movs	r5, #0
 800e9b2:	f104 0619 	add.w	r6, r4, #25
 800e9b6:	e7f5      	b.n	800e9a4 <_printf_i+0x220>
 800e9b8:	0800f119 	.word	0x0800f119
 800e9bc:	0800f12a 	.word	0x0800f12a

0800e9c0 <_sbrk_r>:
 800e9c0:	b538      	push	{r3, r4, r5, lr}
 800e9c2:	4d06      	ldr	r5, [pc, #24]	@ (800e9dc <_sbrk_r+0x1c>)
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	4604      	mov	r4, r0
 800e9c8:	4608      	mov	r0, r1
 800e9ca:	602b      	str	r3, [r5, #0]
 800e9cc:	f7f4 f9a4 	bl	8002d18 <_sbrk>
 800e9d0:	1c43      	adds	r3, r0, #1
 800e9d2:	d102      	bne.n	800e9da <_sbrk_r+0x1a>
 800e9d4:	682b      	ldr	r3, [r5, #0]
 800e9d6:	b103      	cbz	r3, 800e9da <_sbrk_r+0x1a>
 800e9d8:	6023      	str	r3, [r4, #0]
 800e9da:	bd38      	pop	{r3, r4, r5, pc}
 800e9dc:	20001c08 	.word	0x20001c08

0800e9e0 <_realloc_r>:
 800e9e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9e4:	4607      	mov	r7, r0
 800e9e6:	4614      	mov	r4, r2
 800e9e8:	460d      	mov	r5, r1
 800e9ea:	b921      	cbnz	r1, 800e9f6 <_realloc_r+0x16>
 800e9ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e9f0:	4611      	mov	r1, r2
 800e9f2:	f7ff bc75 	b.w	800e2e0 <_malloc_r>
 800e9f6:	b92a      	cbnz	r2, 800ea04 <_realloc_r+0x24>
 800e9f8:	f7ff fc06 	bl	800e208 <_free_r>
 800e9fc:	4625      	mov	r5, r4
 800e9fe:	4628      	mov	r0, r5
 800ea00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea04:	f000 f81a 	bl	800ea3c <_malloc_usable_size_r>
 800ea08:	4284      	cmp	r4, r0
 800ea0a:	4606      	mov	r6, r0
 800ea0c:	d802      	bhi.n	800ea14 <_realloc_r+0x34>
 800ea0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ea12:	d8f4      	bhi.n	800e9fe <_realloc_r+0x1e>
 800ea14:	4621      	mov	r1, r4
 800ea16:	4638      	mov	r0, r7
 800ea18:	f7ff fc62 	bl	800e2e0 <_malloc_r>
 800ea1c:	4680      	mov	r8, r0
 800ea1e:	b908      	cbnz	r0, 800ea24 <_realloc_r+0x44>
 800ea20:	4645      	mov	r5, r8
 800ea22:	e7ec      	b.n	800e9fe <_realloc_r+0x1e>
 800ea24:	42b4      	cmp	r4, r6
 800ea26:	4622      	mov	r2, r4
 800ea28:	4629      	mov	r1, r5
 800ea2a:	bf28      	it	cs
 800ea2c:	4632      	movcs	r2, r6
 800ea2e:	f7ff fbdd 	bl	800e1ec <memcpy>
 800ea32:	4629      	mov	r1, r5
 800ea34:	4638      	mov	r0, r7
 800ea36:	f7ff fbe7 	bl	800e208 <_free_r>
 800ea3a:	e7f1      	b.n	800ea20 <_realloc_r+0x40>

0800ea3c <_malloc_usable_size_r>:
 800ea3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea40:	1f18      	subs	r0, r3, #4
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	bfbc      	itt	lt
 800ea46:	580b      	ldrlt	r3, [r1, r0]
 800ea48:	18c0      	addlt	r0, r0, r3
 800ea4a:	4770      	bx	lr

0800ea4c <_init>:
 800ea4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea4e:	bf00      	nop
 800ea50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea52:	bc08      	pop	{r3}
 800ea54:	469e      	mov	lr, r3
 800ea56:	4770      	bx	lr

0800ea58 <_fini>:
 800ea58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea5a:	bf00      	nop
 800ea5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea5e:	bc08      	pop	{r3}
 800ea60:	469e      	mov	lr, r3
 800ea62:	4770      	bx	lr
