VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {best}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.900}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {September 08, 2019}
END_BANNER
PATH 1
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[34]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[34]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.084}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.312}
    {} {Slack Time} {10.228}
  END_SLK_CLC
  SLK 10.228
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.228} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.226} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.082} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.002} { 0.000} {0.507} {0.193} { 10.312} { 0.084} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.059} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.062} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.223} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 10.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[27]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.083}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.313}
    {} {Slack Time} {10.229}
  END_SLK_CLC
  SLK 10.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.229} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.228} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.080} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.003} { 0.000} {0.508} {0.193} { 10.313} { 0.083} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.060} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.063} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.224} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} {-0.000} { 10.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[26]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.082}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.313}
    {} {Slack Time} {10.231}
  END_SLK_CLC
  SLK 10.231
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.231} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.229} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.079} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.003} { 0.000} {0.508} {0.193} { 10.313} { 0.082} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.062} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.065} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.226} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 10.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[11]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[11]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.082}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.313}
    {} {Slack Time} {10.231}
  END_SLK_CLC
  SLK 10.231
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.231} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.230} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.079} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.003} { 0.000} {0.508} {0.193} { 10.313} { 0.082} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.062} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.065} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.226} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 10.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[12]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.082}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.313}
    {} {Slack Time} {10.232}
  END_SLK_CLC
  SLK 10.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.232} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.230} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.078} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.004} { 0.000} {0.508} {0.193} { 10.313} { 0.082} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.063} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.066} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.227} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 10.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[13]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.314}
    {} {Slack Time} {10.232}
  END_SLK_CLC
  SLK 10.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.232} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.231} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.078} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.004} { 0.000} {0.508} {0.193} { 10.314} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.063} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.066} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.227} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 10.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[24]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.314}
    {} {Slack Time} {10.232}
  END_SLK_CLC
  SLK 10.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.232} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.231} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.077} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.004} { 0.000} {0.508} {0.193} { 10.314} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.063} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.066} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.227} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 10.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[15]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.316}
    {} {Slack Time} {10.234}
  END_SLK_CLC
  SLK 10.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.234} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.233} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.075} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.006} { 0.000} {0.508} {0.193} { 10.316} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.065} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.068} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.229} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 10.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[16]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.316}
    {} {Slack Time} {10.235}
  END_SLK_CLC
  SLK 10.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.235} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.233} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.075} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.006} { 0.000} {0.508} {0.193} { 10.316} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.066} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.069} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.230} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.159} {0.199} {-0.003} { 10.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[23]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.314}
    {} {Slack Time} {10.235}
  END_SLK_CLC
  SLK 10.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.235} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.233} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.075} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.004} { 0.000} {0.508} {0.193} { 10.314} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.066} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.069} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.230} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.159} {0.199} {-0.004} { 10.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[17]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.316}
    {} {Slack Time} {10.235}
  END_SLK_CLC
  SLK 10.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.235} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.234} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.075} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.006} { 0.000} {0.508} {0.193} { 10.316} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.066} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.069} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.230} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.159} {0.199} {-0.003} { 10.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[22]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.314}
    {} {Slack Time} {10.235}
  END_SLK_CLC
  SLK 10.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.235} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.234} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.075} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.004} { 0.000} {0.508} {0.193} { 10.314} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.066} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.069} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.230} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.159} {0.199} {-0.004} { 10.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[18]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.315}
    {} {Slack Time} {10.235}
  END_SLK_CLC
  SLK 10.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.235} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.234} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.075} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.006} { 0.000} {0.508} {0.193} { 10.315} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.066} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.069} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.230} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.159} {0.199} {-0.003} { 10.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[19]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.315}
    {} {Slack Time} {10.236}
  END_SLK_CLC
  SLK 10.236
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.236} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.235} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.074} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.005} { 0.000} {0.508} {0.193} { 10.315} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.067} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.070} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.231} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.159} {0.199} {-0.004} { 10.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[20]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.315}
    {} {Slack Time} {10.236}
  END_SLK_CLC
  SLK 10.236
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.236} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.235} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.073} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.005} { 0.000} {0.508} {0.193} { 10.315} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.067} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.070} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.231} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.000} { 0.000} {0.159} {0.199} {-0.005} { 10.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[21]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {-0.016}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.315}
    {} {Slack Time} {10.236}
  END_SLK_CLC
  SLK 10.236
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.236} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.235} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.073} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.005} { 0.000} {0.508} {0.193} { 10.315} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.067} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.070} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 10.231} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.000} { 0.000} {0.159} {0.199} {-0.005} { 10.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_serializer/data_reg[35]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[35]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.312}
    {} {Slack Time} {10.238}
  END_SLK_CLC
  SLK 10.238
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.238} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.001} { 0.000} {0.200} {0.045} { 10.001} {-0.237} {} {} {} 
    INST {u_mtm_Alu_serializer/g1007} {EIN} {R} {AUS} {F} {} {UCL_INV2} { 0.308} { 0.000} {0.507} {} { 10.310} { 0.072} {} {19} {(195.80,127.04) (196.72,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.002} { 0.000} {0.507} {0.193} { 10.312} { 0.074} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.069} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.074} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 10.229} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.008} { 10.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[29]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.401}
    {} {Slack Time} {10.321}
  END_SLK_CLC
  SLK 10.321
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.321} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.280} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.280} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.081} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.530} {0.427} { 10.401} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.152} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.155} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.318} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.319} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[30]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[30]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.402}
    {} {Slack Time} {10.321}
  END_SLK_CLC
  SLK 10.321
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.321} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.321} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.280} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.280} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.080} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.530} {0.427} { 10.402} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.152} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.156} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.318} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.320} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[62]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[62]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.403}
    {} {Slack Time} {10.322}
  END_SLK_CLC
  SLK 10.322
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.322} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.321} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.281} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.281} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.080} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.001} { 0.000} {0.530} {0.427} { 10.403} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.153} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.156} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.319} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.321} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[31]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[31]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.403}
    {} {Slack Time} {10.322}
  END_SLK_CLC
  SLK 10.322
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.322} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.321} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.281} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.281} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.079} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.002} { 0.000} {0.530} {0.427} { 10.403} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.153} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.156} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.319} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.321} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[63]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[63]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.404}
    {} {Slack Time} {10.322}
  END_SLK_CLC
  SLK 10.322
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.322} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.322} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.282} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.282} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.079} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.002} { 0.000} {0.530} {0.427} { 10.404} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.153} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.157} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.319} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[32]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[32]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.404}
    {} {Slack Time} {10.323}
  END_SLK_CLC
  SLK 10.323
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.323} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.322} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.282} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.282} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.079} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.003} { 0.000} {0.530} {0.427} { 10.404} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.154} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.157} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.320} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[64]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[64]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.018}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.404}
    {} {Slack Time} {10.323}
  END_SLK_CLC
  SLK 10.323
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.323} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.323} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.282} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.282} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.078} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.003} { 0.000} {0.530} {0.427} { 10.404} { 0.081} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.154} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 10.157} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.163} { 0.000} {0.162} {} {-0.003} { 10.320} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.162} {0.204} {-0.001} { 10.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[2]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.407}
    {} {Slack Time} {10.327}
  END_SLK_CLC
  SLK 10.327
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.327} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.326} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.286} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.074} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.407} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.322} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/crc_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/crc_reg[2]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.407}
    {} {Slack Time} {10.327}
  END_SLK_CLC
  SLK 10.327
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.327} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.327} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.286} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.074} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.407} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.322} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/counter_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/counter_reg[0]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.407}
    {} {Slack Time} {10.327}
  END_SLK_CLC
  SLK 10.327
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.327} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.327} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.286} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.074} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.407} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.322} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[67]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[67]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.407}
    {} {Slack Time} {10.327}
  END_SLK_CLC
  SLK 10.327
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.327} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.327} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.287} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.074} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.407} { 0.079} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.322} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[1]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.407}
    {} {Slack Time} {10.328}
  END_SLK_CLC
  SLK 10.328
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.328} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.327} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.287} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.074} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.006} { 0.000} {0.530} {0.427} { 10.407} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.322} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[0]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.408}
    {} {Slack Time} {10.328}
  END_SLK_CLC
  SLK 10.328
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.328} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.327} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.287} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.074} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.007} { 0.000} {0.530} {0.427} { 10.408} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.159} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.322} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.327} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/crc_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/crc_reg[1]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.408}
    {} {Slack Time} {10.328}
  END_SLK_CLC
  SLK 10.328
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.328} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.328} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.287} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.073} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.007} { 0.000} {0.530} {0.427} { 10.408} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.159} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.164} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.323} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.327} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[34]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[34]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.407}
    {} {Slack Time} {10.329}
  END_SLK_CLC
  SLK 10.329
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.329} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.328} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.288} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.288} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.073} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.407} { 0.078} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.160} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.164} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.323} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.003} { 0.000} {0.154} {0.191} {-0.003} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[33]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[33]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.406}
    {} {Slack Time} {10.329}
  END_SLK_CLC
  SLK 10.329
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.329} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.328} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.288} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.288} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.073} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.004} { 0.000} {0.530} {0.427} { 10.406} { 0.077} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.160} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.164} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.323} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.001} { 0.000} {0.154} {0.191} {-0.004} { 10.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[3]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.406}
    {} {Slack Time} {10.329}
  END_SLK_CLC
  SLK 10.329
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.329} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.329} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.288} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.288} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.072} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.406} { 0.077} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.160} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.324} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.001} { 0.000} {0.154} {0.191} {-0.004} { 10.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[4]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.406}
    {} {Slack Time} {10.329}
  END_SLK_CLC
  SLK 10.329
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.329} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.329} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.288} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.288} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.072} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.406} { 0.077} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.160} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.324} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.002} { 0.000} {0.154} {0.191} {-0.004} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[65]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[65]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.405}
    {} {Slack Time} {10.329}
  END_SLK_CLC
  SLK 10.329
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.329} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.329} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.288} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.288} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.072} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.003} { 0.000} {0.530} {0.427} { 10.405} { 0.075} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.160} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.324} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.000} { 0.000} {0.154} {0.191} {-0.005} { 10.324} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[66]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[66]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.406}
    {} {Slack Time} {10.330}
  END_SLK_CLC
  SLK 10.330
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.330} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.329} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.289} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.289} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.072} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.005} { 0.000} {0.530} {0.427} { 10.406} { 0.077} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.161} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.324} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.001} { 0.000} {0.154} {0.191} {-0.004} { 10.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/crc_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/crc_reg[0]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.410}
    {} {Slack Time} {10.330}
  END_SLK_CLC
  SLK 10.330
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.330} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.330} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.289} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.289} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.071} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.009} { 0.000} {0.530} {0.427} { 10.410} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.161} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.166} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.325} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/crc_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/crc_reg[3]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.412}
    {} {Slack Time} {10.332}
  END_SLK_CLC
  SLK 10.332
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.332} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.332} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.291} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.291} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.069} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.011} { 0.000} {0.530} {0.427} { 10.412} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.163} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.168} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.327} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.155} {0.191} {-0.001} { 10.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/counter_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/counter_reg[3]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.412}
    {} {Slack Time} {10.332}
  END_SLK_CLC
  SLK 10.332
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.332} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.332} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.291} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.291} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.069} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.011} { 0.000} {0.530} {0.427} { 10.412} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.163} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.168} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.327} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/counter_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/counter_reg[2]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.414}
    {} {Slack Time} {10.334}
  END_SLK_CLC
  SLK 10.334
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.334} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.333} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.293} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.293} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.068} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.013} { 0.000} {0.530} {0.427} { 10.414} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.165} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.169} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.328} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/frame_counter_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/frame_counter_reg[1]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.414}
    {} {Slack Time} {10.334}
  END_SLK_CLC
  SLK 10.334
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.334} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.333} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.293} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.293} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.067} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.013} { 0.000} {0.530} {0.427} { 10.414} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.165} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.170} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.329} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/frame_counter_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/frame_counter_reg[0]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.414}
    {} {Slack Time} {10.334}
  END_SLK_CLC
  SLK 10.334
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.334} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.334} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.293} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.293} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.067} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.013} { 0.000} {0.530} {0.427} { 10.414} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.165} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.170} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.329} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[35]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[35]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.415}
    {} {Slack Time} {10.335}
  END_SLK_CLC
  SLK 10.335
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.335} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.335} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.294} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.294} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.066} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.014} { 0.000} {0.530} {0.427} { 10.415} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.166} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.171} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.330} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[5]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.415}
    {} {Slack Time} {10.335}
  END_SLK_CLC
  SLK 10.335
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.335} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.335} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.294} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.294} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.066} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.014} { 0.000} {0.530} {0.427} { 10.415} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.166} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.171} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.330} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/counter_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/counter_reg[1]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.415}
    {} {Slack Time} {10.335}
  END_SLK_CLC
  SLK 10.335
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.335} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.335} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.295} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.066} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.014} { 0.000} {0.530} {0.427} { 10.415} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.166} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.171} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.330} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[70]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[70]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.416}
    {} {Slack Time} {10.336}
  END_SLK_CLC
  SLK 10.336
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.336} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.335} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.295} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.065} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.015} { 0.000} {0.530} {0.427} { 10.416} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.167} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.331} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.335} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/out_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[6]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.416}
    {} {Slack Time} {10.336}
  END_SLK_CLC
  SLK 10.336
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.336} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.335} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.295} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.065} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.015} { 0.000} {0.530} {0.427} { 10.416} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.167} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.331} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 10.335} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[2]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.416}
    {} {Slack Time} {10.336}
  END_SLK_CLC
  SLK 10.336
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.336} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.336} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.295} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.065} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.015} { 0.000} {0.530} {0.427} { 10.416} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.167} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.331} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 10.335} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  BC_av
  CHECK_TYPE {Removal Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[6]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {-0.019}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {10.416}
    {} {Slack Time} {10.336}
  END_SLK_CLC
  SLK 10.336
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.045} { 10.000} {-0.336} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.045} { 10.000} {-0.336} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.040} { 0.000} {0.075} {} { 10.041} {-0.295} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.075} {0.005} { 10.041} {-0.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.361} { 0.000} {0.530} {} { 10.401} { 0.065} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.015} { 0.000} {0.530} {0.427} { 10.416} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 10.167} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 10.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 10.331} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.155} {0.191} {-0.001} { 10.335} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[16]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[15]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.240}
  END_SLK_CLC
  SLK 0.240
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.409} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.406} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.246} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.003} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[15]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.235} { 0.000} {0.112} {} { 0.232} {-0.009} {} {2} {(238.96,70.40) (246.92,69.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[15]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.232} {-0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g2807} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.053} {} { 0.333} { 0.093} {} {1} {(228.31,70.16) (227.68,68.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_145} {} { 0.000} { 0.000} {0.053} {0.005} { 0.333} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.071} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.074} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.235} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.159} {0.199} {-0.003} { 0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[15]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[15]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.410} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.407} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.246} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.003} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[15]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.235} { 0.000} {0.112} {} { 0.232} {-0.009} {} {2} {(238.96,70.40) (246.92,69.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[15]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.232} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g2806} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.054} {} { 0.334} { 0.093} {} {1} {(233.34,74.48) (232.72,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_146} {} { 0.000} { 0.000} {0.054} {0.006} { 0.334} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.071} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.074} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.236} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[9]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[9]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.095}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.411} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.408} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.248} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.004} { 0.000} {0.158} {0.197} {-0.002} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.237} { 0.000} {0.115} {} { 0.235} {-0.007} {} {2} {(238.96,104.96) (246.92,104.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[9]} {} { 0.000} { 0.000} {0.116} {0.012} { 0.235} {-0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g2782} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.052} {} { 0.337} { 0.095} {} {1} {(232.62,109.04) (232.00,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_166} {} { 0.000} { 0.000} {0.052} {0.005} { 0.337} { 0.095} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.073} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.076} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.237} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.004} { 0.000} {0.159} {0.199} {-0.001} { 0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[2]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[1]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.006}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.087}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.411} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.406} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.252} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.145} {0.175} {-0.007} {-0.250} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.235} { 0.000} {0.116} {} { 0.228} {-0.015} {} {2} {(191.44,224.00) (199.40,224.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[1]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.228} {-0.014} {} {} {} 
    INST {u_mtm_Alu_serializer/g2810} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.330} { 0.087} {} {1} {(198.78,212.72) (198.16,214.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_142} {} { 0.000} { 0.000} {0.052} {0.005} { 0.330} { 0.087} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.073} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.079} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.233} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.146} {0.177} {-0.006} { 0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[32]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[32]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[31]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.413} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.410} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.249} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[31]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.238} { 0.000} {0.116} {} { 0.238} {-0.006} {} {2} {(238.24,139.52) (246.20,138.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[31]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.238} {-0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g2812} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.340} { 0.096} {} {1} {(231.91,143.60) (231.28,145.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_140} {} { 0.000} { 0.000} {0.052} {0.005} { 0.340} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.074} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.077} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.238} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.006} { 0.000} {0.159} {0.199} { 0.001} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[30]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[30]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[30]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.413} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.410} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.249} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[30]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.236} { 0.000} {0.114} {} { 0.236} {-0.007} {} {2} {(213.04,143.36) (221.00,144.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[30]} {} { 0.000} { 0.000} {0.114} {0.012} { 0.236} {-0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g2790} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.054} {} { 0.339} { 0.096} {} {1} {(211.03,139.28) (210.40,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_158} {} { 0.000} { 0.000} {0.054} {0.006} { 0.339} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.074} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.077} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.238} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[31]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[31]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[31]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.244}
  END_SLK_CLC
  SLK 0.244
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.413} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.410} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.249} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[31]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.238} { 0.000} {0.116} {} { 0.238} {-0.006} {} {2} {(238.24,139.52) (246.20,138.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[31]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.238} {-0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g2781} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.340} { 0.096} {} {1} {(226.15,139.28) (225.52,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_167} {} { 0.000} { 0.000} {0.052} {0.005} { 0.340} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.074} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.077} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.239} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[10]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[10]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[9]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.244}
  END_SLK_CLC
  SLK 0.244
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.413} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.410} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.249} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.004} { 0.000} {0.158} {0.197} {-0.002} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.237} { 0.000} {0.115} {} { 0.235} {-0.008} {} {2} {(238.96,104.96) (246.92,104.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[9]} {} { 0.000} { 0.000} {0.116} {0.012} { 0.235} {-0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g2780} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.338} { 0.094} {} {1} {(231.19,97.52) (230.56,99.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_168} {} { 0.000} { 0.000} {0.053} {0.005} { 0.338} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.074} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.077} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.239} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.242} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[4]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[3]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.414} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.409} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.255} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.144} {0.175} {-0.008} {-0.254} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.237} { 0.000} {0.118} {} { 0.229} {-0.017} {} {2} {(211.60,197.12) (219.56,196.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[3]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.229} {-0.016} {} {} {} 
    INST {u_mtm_Alu_serializer/g2813} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.331} { 0.086} {} {1} {(207.43,189.68) (206.80,191.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_139} {} { 0.000} { 0.000} {0.052} {0.005} { 0.331} { 0.086} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.076} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.081} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.236} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.145} {0.177} {-0.008} { 0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[26]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[26]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.415} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.412} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.251} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.002} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[26]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.237} { 0.000} {0.124} {} { 0.235} {-0.011} {} {2} {(213.76,108.80) (221.72,109.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[26]} {} { 0.000} { 0.000} {0.124} {0.015} { 0.235} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g2792} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.054} {} { 0.340} { 0.094} {} {1} {(210.31,104.72) (209.68,103.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_156} {} { 0.000} { 0.000} {0.054} {0.005} { 0.340} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.077} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.080} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.241} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[5]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[4]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Hold} {-0.007}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.415} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.410} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.256} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.144} {0.175} {-0.009} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.236} { 0.000} {0.117} {} { 0.228} {-0.018} {} {2} {(218.08,189.44) (226.04,190.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[4]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.228} {-0.018} {} {} {} 
    INST {u_mtm_Alu_serializer/g2815} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.055} {} { 0.332} { 0.086} {} {1} {(214.62,185.36) (214.00,183.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_137} {} { 0.000} { 0.000} {0.055} {0.006} { 0.332} { 0.086} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.077} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.082} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.237} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.146} {0.177} {-0.008} { 0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[24]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[23]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.415} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.412} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.252} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.158} {0.197} {-0.005} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[23]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.239} { 0.000} {0.117} {} { 0.234} {-0.012} {} {2} {(211.60,51.20) (219.56,52.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[23]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.234} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2820} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.056} {} { 0.339} { 0.093} {} {1} {(211.75,58.64) (211.12,56.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_132} {} { 0.000} { 0.000} {0.056} {0.006} { 0.339} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.077} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.080} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.241} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[12]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[11]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.416} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.413} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.252} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.002} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[11]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.239} { 0.000} {0.118} {} { 0.237} {-0.010} {} {2} {(213.76,97.28) (221.72,98.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[11]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.237} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g2803} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.054} {} { 0.340} { 0.094} {} {1} {(206.71,93.20) (206.08,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_149} {} { 0.000} { 0.000} {0.054} {0.006} { 0.340} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.078} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.081} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.242} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.245} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[11]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[11]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[11]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.416} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.413} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.252} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.002} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[11]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.239} { 0.000} {0.118} {} { 0.237} {-0.010} {} {2} {(213.76,97.28) (221.72,98.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[11]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.237} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g2802} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.054} {} { 0.340} { 0.094} {} {1} {(212.47,93.20) (211.84,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_150} {} { 0.000} { 0.000} {0.054} {0.006} { 0.340} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.078} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.081} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.242} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.245} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[8]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[7]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.416} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.413} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.252} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.240} { 0.000} {0.118} {} { 0.240} {-0.007} {} {2} {(238.24,128.00) (246.20,127.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[7]} {} { 0.000} { 0.000} {0.118} {0.014} { 0.240} {-0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g2794} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.342} { 0.096} {} {1} {(230.47,120.56) (229.84,122.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_154} {} { 0.000} { 0.000} {0.052} {0.005} { 0.342} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.078} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.081} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.242} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} {-0.000} { 0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[6]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[5]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.416} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.411} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.257} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.144} {0.175} {-0.009} {-0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[5]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.239} { 0.000} {0.121} {} { 0.230} {-0.017} {} {2} {(225.28,177.92) (233.24,178.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[5]} {} { 0.000} { 0.000} {0.121} {0.014} { 0.231} {-0.017} {} {} {} 
    INST {u_mtm_Alu_serializer/g2819} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.052} {} { 0.333} { 0.086} {} {1} {(218.94,173.84) (218.32,172.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_133} {} { 0.000} { 0.000} {0.052} {0.005} { 0.333} { 0.086} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.078} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.238} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.008} { 0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[17]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[16]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.416} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.413} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.253} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.158} {0.197} {-0.003} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[16]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.240} { 0.000} {0.119} {} { 0.237} {-0.010} {} {2} {(238.24,62.72) (246.20,63.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[16]} {} { 0.000} { 0.000} {0.120} {0.013} { 0.237} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g2808} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.052} {} { 0.340} { 0.093} {} {1} {(227.59,58.64) (226.96,56.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_144} {} { 0.000} { 0.000} {0.052} {0.005} { 0.340} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.078} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.081} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.242} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.159} {0.199} {-0.003} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[13]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[12]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.417} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.414} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.253} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.002} {-0.250} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[12]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.239} { 0.000} {0.126} {} { 0.237} {-0.011} {} {2} {(211.60,81.92) (219.56,80.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[12]} {} { 0.000} { 0.000} {0.126} {0.015} { 0.237} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g2804} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.053} {} { 0.341} { 0.093} {} {1} {(204.55,74.48) (203.92,76.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_148} {} { 0.000} { 0.000} {0.053} {0.005} { 0.341} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.079} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.082} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.243} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[29]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[29]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.095}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.344}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.417} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.414} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.254} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[29]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.239} { 0.000} {0.117} {} { 0.238} {-0.010} {} {2} {(218.80,131.84) (226.76,132.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[29]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.238} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g2796} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.056} {} { 0.343} { 0.095} {} {1} {(203.83,127.76) (203.20,126.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_152} {} { 0.000} { 0.000} {0.056} {0.006} { 0.344} { 0.095} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.079} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.082} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.243} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[22]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[21]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.091}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.419} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.416} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.255} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.000} { 0.000} {0.158} {0.197} {-0.006} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[21]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.243} { 0.000} {0.123} {} { 0.237} {-0.012} {} {2} {(202.96,24.32) (210.92,23.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[21]} {} { 0.000} { 0.000} {0.123} {0.014} { 0.238} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2817} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.052} {} { 0.341} { 0.091} {} {1} {(206.71,39.92) (206.08,41.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_135} {} { 0.000} { 0.000} {0.052} {0.005} { 0.341} { 0.091} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.081} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.084} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.245} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.159} {0.199} {-0.004} { 0.245} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[14]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[14]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.419} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.416} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.256} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.003} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[14]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.241} { 0.000} {0.121} {} { 0.239} {-0.011} {} {2} {(238.96,81.92) (246.92,80.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[14]} {} { 0.000} { 0.000} {0.121} {0.014} { 0.239} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g2805} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.054} {} { 0.343} { 0.093} {} {1} {(225.43,81.68) (224.80,80.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_147} {} { 0.000} { 0.000} {0.054} {0.006} { 0.343} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.081} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.084} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.245} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[23]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[22]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.419} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.416} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.256} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.158} {0.197} {-0.005} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[22]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.243} { 0.000} {0.123} {} { 0.238} {-0.012} {} {2} {(217.36,39.68) (225.32,40.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[22]} {} { 0.000} { 0.000} {0.123} {0.014} { 0.238} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2818} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.052} {} { 0.342} { 0.092} {} {1} {(205.27,47.12) (204.64,45.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_134} {} { 0.000} { 0.000} {0.052} {0.005} { 0.342} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.081} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.084} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.245} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.159} {0.199} {-0.004} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[25]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[25]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.344}
    {} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.420} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.417} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.256} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.158} {0.197} {-0.003} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[25]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.241} { 0.000} {0.129} {} { 0.239} {-0.012} {} {2} {(238.24,85.76) (246.20,86.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[25]} {} { 0.000} { 0.000} {0.129} {0.016} { 0.239} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2791} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.053} {} { 0.344} { 0.094} {} {1} {(226.15,86.00) (225.52,87.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_157} {} { 0.000} { 0.000} {0.053} {0.005} { 0.344} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.081} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.084} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.245} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.003} { 0.000} {0.159} {0.199} {-0.002} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[19]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[18]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.420} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.417} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.256} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.158} {0.197} {-0.004} {-0.254} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[18]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.242} { 0.000} {0.122} {} { 0.238} {-0.012} {} {2} {(236.80,39.68) (244.76,40.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[18]} {} { 0.000} { 0.000} {0.122} {0.014} { 0.239} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2811} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.053} {} { 0.342} { 0.092} {} {1} {(230.47,35.60) (229.84,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_141} {} { 0.000} { 0.000} {0.053} {0.005} { 0.342} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.081} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.084} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.246} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.159} {0.199} {-0.004} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[27]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[27]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.095}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.420} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.417} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.256} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.001} {-0.252} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[27]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.241} { 0.000} {0.121} {} { 0.240} {-0.010} {} {2} {(216.64,116.48) (224.60,115.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[27]} {} { 0.000} { 0.000} {0.121} {0.014} { 0.241} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g2793} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.056} {} { 0.346} { 0.095} {} {1} {(214.62,120.56) (214.00,122.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_155} {} { 0.000} { 0.000} {0.056} {0.006} { 0.346} { 0.095} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.082} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.085} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.246} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} {-0.000} { 0.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[18]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[17]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {-0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.420} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.417} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.257} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.158} {0.197} {-0.004} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[17]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.242} { 0.000} {0.123} {} { 0.239} {-0.012} {} {2} {(238.24,51.20) (246.20,52.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[17]} {} { 0.000} { 0.000} {0.123} {0.014} { 0.239} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2809} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.054} {} { 0.343} { 0.092} {} {1} {(232.62,47.12) (232.00,45.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_143} {} { 0.000} { 0.000} {0.054} {0.006} { 0.343} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.082} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.085} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.246} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.002} { 0.000} {0.159} {0.199} {-0.003} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[39]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[39]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[39]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.006}
    {+} {Hold} {-0.009}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.084}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.422} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.417} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.263} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.145} {0.175} {-0.007} {-0.260} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[39]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.235} { 0.000} {0.123} {} { 0.228} {-0.025} {} {2} {(209.44,212.48) (217.40,213.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[39]} {} { 0.000} { 0.000} {0.123} {0.014} { 0.228} {-0.025} {} {} {} 
    INST {u_mtm_Alu_serializer/g2869} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.088} {} { 0.291} { 0.038} {} {1} {(211.64,201.92) (212.56,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_84} {} { 0.000} { 0.000} {0.088} {0.004} { 0.291} { 0.038} {} {} {} 
    INST {u_mtm_Alu_serializer/g2760} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.046} { 0.000} {0.079} {} { 0.337} { 0.084} {} {1} {(208.88,200.96) (208.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_170} {} { 0.000} { 0.000} {0.079} {0.006} { 0.337} { 0.084} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.084} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.089} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.244} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.146} {0.177} {-0.006} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[20]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[19]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.090}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.422} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.419} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.258} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.001} { 0.000} {0.158} {0.197} {-0.005} {-0.258} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[19]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.242} { 0.000} {0.122} {} { 0.237} {-0.015} {} {2} {(234.64,28.16) (242.60,29.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[19]} {} { 0.000} { 0.000} {0.122} {0.014} { 0.238} {-0.015} {} {} {} 
    INST {u_mtm_Alu_serializer/g2814} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.056} {} { 0.343} { 0.090} {} {1} {(214.62,35.60) (214.00,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_138} {} { 0.000} { 0.000} {0.056} {0.006} { 0.343} { 0.090} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.084} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.087} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.248} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.000} { 0.000} {0.159} {0.199} {-0.005} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[3]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[2]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.426} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.420} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.266} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.145} {0.175} {-0.007} {-0.264} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.244} { 0.000} {0.130} {} { 0.237} {-0.019} {} {2} {(203.68,220.16) (211.64,219.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[2]} {} { 0.000} { 0.000} {0.130} {0.015} { 0.237} {-0.019} {} {} {} 
    INST {u_mtm_Alu_serializer/g2801} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.052} {} { 0.342} { 0.086} {} {1} {(200.94,196.88) (200.32,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_151} {} { 0.000} { 0.000} {0.052} {0.005} { 0.342} { 0.086} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.087} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.093} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.247} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.008} { 0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[21]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[20]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.090}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.427} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.424} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.263} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.000} { 0.000} {0.158} {0.197} {-0.006} {-0.263} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[20]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.243} { 0.000} {0.131} {} { 0.237} {-0.021} {} {2} {(220.24,24.32) (228.20,23.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[20]} {} { 0.000} { 0.000} {0.131} {0.016} { 0.237} {-0.020} {} {} {} 
    INST {u_mtm_Alu_serializer/g2816} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.110} { 0.000} {0.060} {} { 0.348} { 0.090} {} {1} {(207.43,35.60) (206.80,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_136} {} { 0.000} { 0.000} {0.060} {0.007} { 0.348} { 0.090} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.089} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.092} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.253} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.000} { 0.000} {0.159} {0.199} {-0.005} { 0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[28]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[28]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.096}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.427} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.424} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.264} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.258} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[28]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.246} { 0.000} {0.129} {} { 0.246} {-0.012} {} {2} {(214.48,128.00) (222.44,127.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[28]} {} { 0.000} { 0.000} {0.129} {0.015} { 0.246} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2795} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.107} { 0.000} {0.057} {} { 0.354} { 0.095} {} {1} {(205.99,116.24) (205.36,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_153} {} { 0.000} { 0.000} {0.057} {0.006} { 0.354} { 0.096} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.089} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.092} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.253} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/out_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[8]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/out_reg[7]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.007}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.267}
  END_SLK_CLC
  SLK 0.267
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.436} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.167} {-0.433} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.151} {} {-0.009} {-0.276} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.007} { 0.000} {0.152} {0.186} {-0.002} {-0.269} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/out_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.227} { 0.000} {0.111} {} { 0.225} {-0.042} {} {2} {(87.76,128.00) (95.72,127.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/out[7]_587} {} { 0.000} { 0.000} {0.111} {0.012} { 0.225} {-0.042} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2597} {EIN1} {F} {AUS} {F} {} {UCL_MUX2B} { 0.134} { 0.000} {0.065} {} { 0.359} { 0.092} {} {1} {(101.68,120.32) (100.76,122.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_141} {} { 0.000} { 0.000} {0.065} {0.006} { 0.359} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.098} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.167} { 0.100} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.009} { 0.258} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.007} { 0.000} {0.153} {0.188} {-0.001} { 0.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/out_reg} {CLK}
  ENDPT {u_mtm_Alu_serializer/out_reg} {D} {UCL_DFF} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[39]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.006}
    {+} {Hold} {-0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.362}
    {} {Slack Time} {0.271}
  END_SLK_CLC
  SLK 0.271
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.440} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.434} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.281} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.145} {0.175} {-0.007} {-0.278} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[39]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.235} { 0.000} {0.123} {} { 0.228} {-0.043} {} {2} {(209.44,212.48) (217.40,213.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[39]} {} { 0.000} { 0.000} {0.123} {0.014} { 0.228} {-0.042} {} {} {} 
    INST {u_mtm_Alu_serializer/g1136} {EIN1} {F} {AUS} {F} {} {UCL_MUX2B} { 0.134} { 0.000} {0.065} {} { 0.362} { 0.092} {} {1} {(239.20,224.00) (238.28,226.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_181} {} { 0.000} { 0.000} {0.065} {0.006} { 0.362} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.102} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.107} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.261} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.146} {0.177} {-0.006} { 0.264} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/out_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[7]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/out_reg[7]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.008}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.091}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.365}
    {} {Slack Time} {0.274}
  END_SLK_CLC
  SLK 0.274
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.443} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.167} {-0.440} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.157} { 0.000} {0.151} {} {-0.009} {-0.283} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.007} { 0.000} {0.152} {0.186} {-0.002} {-0.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/out_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.227} { 0.000} {0.111} {} { 0.225} {-0.048} {} {2} {(87.76,128.00) (95.72,127.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/out[7]_587} {} { 0.000} { 0.000} {0.111} {0.012} { 0.225} {-0.048} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2596} {EIN0} {F} {AUS} {F} {} {UCL_MUX2B} { 0.139} { 0.000} {0.075} {} { 0.365} { 0.091} {} {1} {(104.23,132.08) (101.48,134.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_142} {} { 0.000} { 0.000} {0.075} {0.008} { 0.365} { 0.091} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.104} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.167} { 0.107} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.152} {} {-0.009} { 0.265} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.007} { 0.000} {0.153} {0.188} {-0.001} { 0.272} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[7]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[7]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.375}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.451} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.448} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.287} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.282} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.240} { 0.000} {0.118} {} { 0.240} {-0.042} {} {2} {(238.24,128.00) (246.20,127.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[7]} {} { 0.000} { 0.000} {0.118} {0.014} { 0.240} {-0.041} {} {} {} 
    INST {u_mtm_Alu_serializer/g2830} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.089} { 0.000} {0.149} {} { 0.329} { 0.048} {} {1} {(231.10,132.08) (232.00,131.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_122} {} { 0.000} { 0.000} {0.149} {0.008} { 0.329} { 0.048} {} {} {} 
    INST {u_mtm_Alu_serializer/g2823} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.046} { 0.000} {0.072} {} { 0.375} { 0.094} {} {1} {(236.84,121.28) (237.76,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_129} {} { 0.000} { 0.000} {0.072} {0.006} { 0.375} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.113} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.116} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.277} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/frame_counter_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/frame_counter_reg[3]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/frame_counter_reg[3]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.013}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.366}
    {} {Slack Time} {0.286}
  END_SLK_CLC
  SLK 0.286
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.455} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.450} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.296} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.145} {0.175} {-0.008} {-0.294} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/frame_counter_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.244} { 0.000} {0.134} {} { 0.236} {-0.050} {} {3} {(130.96,224.00) (138.92,224.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/frame_counter[3]} {} { 0.000} { 0.000} {0.134} {0.016} { 0.236} {-0.050} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2735} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.044} { 0.000} {0.068} {} { 0.280} {-0.006} {} {1} {(128.84,230.72) (129.76,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_4} {} { 0.000} { 0.000} {0.068} {0.004} { 0.280} {-0.006} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2487} {EIN0} {R} {AUS} {F} {} {UCL_OAI22} { 0.086} { 0.000} {0.112} {} { 0.366} { 0.080} {} {1} {(128.12,231.44) (126.16,229.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_171} {} { 0.000} { 0.000} {0.112} {0.005} { 0.366} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.117} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.122} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.277} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.007} { 0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[1]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flags_reg[1]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.007}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.376}
    {} {Slack Time} {0.290}
  END_SLK_CLC
  SLK 0.290
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.459} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.454} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.300} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.145} {0.175} {-0.008} {-0.298} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flags_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.268} { 0.000} {0.174} {} { 0.260} {-0.030} {} {4} {(151.84,224.00) (159.80,224.96)} 
    NET {} {} {} {} {} {err_flags[1]} {} { 0.000} { 0.000} {0.174} {0.023} { 0.261} {-0.029} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2476} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.116} { 0.000} {0.056} {} { 0.376} { 0.086} {} {1} {(149.10,219.92) (148.48,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_177} {} { 0.000} { 0.000} {0.056} {0.006} { 0.376} { 0.086} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.121} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.126} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.281} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.007} { 0.283} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[1]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[1]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.008}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.085}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.379}
    {} {Slack Time} {0.294}
  END_SLK_CLC
  SLK 0.294
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.463} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.457} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.303} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.145} {0.175} {-0.007} {-0.301} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.235} { 0.000} {0.116} {} { 0.228} {-0.066} {} {2} {(191.44,224.00) (199.40,224.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[1]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.228} {-0.066} {} {} {} 
    INST {u_mtm_Alu_serializer/g2853} {EIN0} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.105} { 0.000} {0.142} {} { 0.333} { 0.039} {} {1} {(191.47,212.72) (189.52,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_100} {} { 0.000} { 0.000} {0.142} {0.005} { 0.333} { 0.039} {} {} {} 
    INST {u_mtm_Alu_serializer/g2846} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.046} { 0.000} {0.071} {} { 0.379} { 0.085} {} {1} {(187.16,213.44) (188.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_107} {} { 0.000} { 0.000} {0.071} {0.006} { 0.379} { 0.085} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.124} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.130} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.284} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.146} {0.177} {-0.007} { 0.287} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[34]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[34]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[34]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.008}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.386}
    {} {Slack Time} {0.294}
  END_SLK_CLC
  SLK 0.294
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.463} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} {-0.460} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.158} {} {-0.006} {-0.300} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.158} {0.197} {-0.000} {-0.295} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[34]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.238} { 0.000} {0.114} {} { 0.237} {-0.057} {} {2} {(210.88,151.04) (218.84,150.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[34]} {} { 0.000} { 0.000} {0.114} {0.013} { 0.238} {-0.057} {} {} {} 
    INST {u_mtm_Alu_serializer/g2843} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.088} { 0.000} {0.147} {} { 0.326} { 0.031} {} {1} {(215.98,155.12) (216.88,154.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_109} {} { 0.000} { 0.000} {0.147} {0.006} { 0.326} { 0.032} {} {} {} 
    INST {u_mtm_Alu_serializer/g2785} {EIN1} {R} {AUS} {F} {} {UCL_NAND2} { 0.060} { 0.000} {0.091} {} { 0.386} { 0.092} {} {1} {(199.40,150.80) (200.32,149.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_163} {} { 0.000} { 0.000} {0.091} {0.004} { 0.386} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.125} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.124} {-0.166} { 0.128} {} {} {} 
    INST {u_mtm_Alu_serializer/CTS_ccl_a_BUF__clk_G0_L1_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.161} { 0.000} {0.159} {} {-0.005} { 0.289} {} {29} {(205.88,29.12) (212.56,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/CTS_2} {} { 0.005} { 0.000} {0.159} {0.199} { 0.000} { 0.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[36]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[36]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[36]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Hold} {-0.012}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.377}
    {} {Slack Time} {0.297}
  END_SLK_CLC
  SLK 0.297
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.466} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.461} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.307} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.144} {0.175} {-0.009} {-0.306} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[36]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.232} { 0.000} {0.110} {} { 0.223} {-0.074} {} {2} {(198.64,174.08) (206.60,173.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[36]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.223} {-0.074} {} {} {} 
    INST {u_mtm_Alu_serializer/g2858} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.085} { 0.000} {0.141} {} { 0.309} { 0.012} {} {1} {(207.34,173.84) (208.24,174.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_95} {} { 0.000} { 0.000} {0.141} {0.006} { 0.309} { 0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g2787} {EIN1} {R} {AUS} {F} {} {UCL_NAND2} { 0.068} { 0.000} {0.102} {} { 0.377} { 0.080} {} {1} {(200.12,166.64) (201.04,167.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_161} {} { 0.000} { 0.000} {0.102} {0.006} { 0.377} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.128} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.133} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.288} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.145} {0.177} {-0.008} { 0.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[2]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flags_reg[2]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.094}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.298}
  END_SLK_CLC
  SLK 0.298
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.468} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.463} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.304} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.189} {-0.001} {-0.300} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flags_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.273} {-0.007} {0.189} {} { 0.272} {-0.027} {} {4} {(118.72,197.12) (126.68,196.16)} 
    NET {} {} {} {} {} {err_flags[2]} {} { 0.000} { 0.000} {0.189} {0.027} { 0.272} {-0.027} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2473} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.120} { 0.000} {0.059} {} { 0.392} { 0.093} {} {1} {(119.59,201.20) (118.96,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_180} {} { 0.000} { 0.000} {0.059} {0.006} { 0.392} { 0.094} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.129} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.134} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.293} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 0.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/out_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[1]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/out_reg[0]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.300}
  END_SLK_CLC
  SLK 0.300
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.469} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.464} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.306} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.154} {0.189} {-0.001} {-0.301} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/out_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.259} { 0.000} {0.152} {} { 0.258} {-0.042} {} {3} {(29.44,231.68) (37.40,230.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/out[0]_580} {} { 0.000} { 0.000} {0.152} {0.019} { 0.258} {-0.042} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2587} {EIN1} {F} {AUS} {F} {} {UCL_MUX2B} { 0.135} { 0.000} {0.061} {} { 0.393} { 0.093} {} {1} {(23.92,220.16) (23.00,217.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_151} {} { 0.000} { 0.000} {0.061} {0.005} { 0.393} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.131} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.136} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.295} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 0.299} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/frame_counter_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/frame_counter_reg[0]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/frame_counter_reg[0]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.012}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.087}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.388}
    {} {Slack Time} {0.301}
  END_SLK_CLC
  SLK 0.301
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.470} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.465} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.307} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.154} {0.189} {-0.001} {-0.302} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/frame_counter_reg[0]} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.311} { 0.000} {0.185} {} { 0.310} { 0.009} {} {4} {(100.00,224.00) (107.96,224.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/frame_counter[0]} {} { 0.000} { 0.000} {0.185} {0.025} { 0.310} { 0.009} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2490} {SEL} {R} {AUS} {F} {} {UCL_MUX2} { 0.078} { 0.000} {0.118} {} { 0.388} { 0.087} {} {1} {(111.20,224.96) (109.60,224.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_168} {} { 0.000} { 0.000} {0.118} {0.007} { 0.388} { 0.087} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.132} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.137} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.296} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 0.300} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/out_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[0]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/out_reg[0]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.093}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.394}
    {} {Slack Time} {0.301}
  END_SLK_CLC
  SLK 0.301
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.470} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.465} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.307} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.154} {0.189} {-0.001} {-0.302} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/out_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.259} { 0.000} {0.152} {} { 0.258} {-0.044} {} {3} {(29.44,231.68) (37.40,230.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/out[0]_580} {} { 0.000} { 0.000} {0.152} {0.019} { 0.258} {-0.043} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2585} {EIN0} {F} {AUS} {F} {} {UCL_MUX2B} { 0.137} { 0.000} {0.064} {} { 0.394} { 0.093} {} {1} {(32.23,224.24) (29.48,226.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_153} {} { 0.000} { 0.000} {0.064} {0.006} { 0.394} { 0.093} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.132} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.137} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.296} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 0.301} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/crc_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/crc_reg[1]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/crc_reg[0]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.012}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.088}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.389}
    {} {Slack Time} {0.301}
  END_SLK_CLC
  SLK 0.301
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.470} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.466} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.307} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.154} {0.189} {-0.001} {-0.302} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/crc_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.210} { 0.000} {0.081} {} { 0.209} {-0.093} {} {1} {(51.76,235.52) (59.72,236.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/crc[0]} {} { 0.000} { 0.000} {0.081} {0.006} { 0.209} {-0.093} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2724} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.093} { 0.000} {0.154} {} { 0.302} { 0.001} {} {3} {(51.80,230.72) (52.72,230.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_15} {} { 0.000} { 0.000} {0.154} {0.019} { 0.302} { 0.001} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2540} {EIN1} {R} {AUS} {F} {} {UCL_MUX2} { 0.087} { 0.000} {0.116} {} { 0.389} { 0.088} {} {1} {(43.98,230.72) (44.80,231.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_162} {} { 0.000} { 0.000} {0.116} {0.006} { 0.389} { 0.088} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.132} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.137} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.296} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.155} {0.191} {-0.001} { 0.301} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_reg[33]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_reg[33]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_reg[33]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.008}
    {+} {Hold} {-0.012}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.381}
    {} {Slack Time} {0.301}
  END_SLK_CLC
  SLK 0.301
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.470} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.465} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.311} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.144} {0.175} {-0.008} {-0.310} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_reg[33]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.237} { 0.000} {0.117} {} { 0.229} {-0.072} {} {2} {(221.68,162.56) (229.64,161.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data[33]} {} { 0.000} { 0.000} {0.117} {0.014} { 0.229} {-0.072} {} {} {} 
    INST {u_mtm_Alu_serializer/g2841} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.083} { 0.000} {0.134} {} { 0.312} { 0.010} {} {1} {(226.06,150.80) (226.96,151.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_111} {} { 0.000} { 0.000} {0.134} {0.004} { 0.312} { 0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g2783} {EIN1} {R} {AUS} {F} {} {UCL_NAND2} { 0.070} { 0.000} {0.108} {} { 0.381} { 0.080} {} {1} {(221.72,150.80) (222.64,149.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_165} {} { 0.000} { 0.000} {0.108} {0.007} { 0.381} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.132} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.138} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.292} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.008} { 0.294} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/counter_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/counter_reg[3]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/counter_reg[3]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.010}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.084}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.385}
    {} {Slack Time} {0.302}
  END_SLK_CLC
  SLK 0.302
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.471} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.466} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.312} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.145} {0.175} {-0.007} {-0.309} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/counter_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.263} { 0.000} {0.161} {} { 0.256} {-0.046} {} {4} {(202.96,231.68) (210.92,230.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/counter[3]} {} { 0.000} { 0.000} {0.161} {0.021} { 0.256} {-0.045} {} {} {} 
    INST {u_mtm_Alu_serializer/g2825} {EIN2} {F} {AUS} {R} {} {UCL_AON2B_2} { 0.065} { 0.000} {0.081} {} { 0.321} { 0.019} {} {1} {(212.36,231.44) (212.56,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_127} {} { 0.000} { 0.000} {0.081} {0.006} { 0.321} { 0.019} {} {} {} 
    INST {u_mtm_Alu_serializer/g2759} {EIN1} {R} {AUS} {F} {} {UCL_OAI21} { 0.064} { 0.000} {0.085} {} { 0.385} { 0.084} {} {1} {(202.90,236.48) (202.48,238.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_171} {} { 0.000} { 0.000} {0.085} {0.006} { 0.385} { 0.084} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.133} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.138} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.293} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.146} {0.177} {-0.007} { 0.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/out_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[2]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/out_reg[2]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.302}
  END_SLK_CLC
  SLK 0.302
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.471} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.467} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.308} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.189} {-0.002} {-0.304} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/out_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.258} { 0.000} {0.155} {} { 0.256} {-0.046} {} {4} {(29.44,200.96) (37.40,201.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/out[2]_582} {} { 0.000} { 0.000} {0.155} {0.020} { 0.256} {-0.046} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2588} {EIN0} {F} {AUS} {F} {} {UCL_MUX2B} { 0.138} { 0.000} {0.066} {} { 0.395} { 0.092} {} {1} {(36.55,208.40) (33.80,206.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_150} {} { 0.000} { 0.000} {0.066} {0.006} { 0.395} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.133} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.138} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.297} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.191} {-0.001} { 0.301} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/out_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[3]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/out_reg[2]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {-0.006}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.090}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.303}
  END_SLK_CLC
  SLK 0.303
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.472} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.467} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.158} { 0.000} {0.153} {} {-0.006} {-0.308} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.004} { 0.000} {0.154} {0.189} {-0.002} {-0.304} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/out_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.258} { 0.000} {0.155} {} { 0.256} {-0.046} {} {4} {(29.44,200.96) (37.40,201.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/out[2]_582} {} { 0.000} { 0.000} {0.155} {0.020} { 0.256} {-0.046} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2592} {EIN1} {F} {AUS} {F} {} {UCL_MUX2B} { 0.136} { 0.000} {0.062} {} { 0.393} { 0.090} {} {1} {(26.80,197.12) (25.88,194.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_146} {} { 0.000} { 0.000} {0.062} {0.005} { 0.393} { 0.090} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.133} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.138} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.159} { 0.000} {0.154} {} {-0.005} { 0.297} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.001} { 0.000} {0.154} {0.191} {-0.004} { 0.299} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/frame_counter_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/frame_counter_reg[2]} {D} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/frame_counter_reg[2]} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.013}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.383}
    {} {Slack Time} {0.303}
  END_SLK_CLC
  SLK 0.303
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} {-0.472} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} {-0.467} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.154} { 0.000} {0.144} {} {-0.010} {-0.313} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.145} {0.175} {-0.008} {-0.311} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/frame_counter_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF_RES} { 0.220} { 0.000} {0.100} {} { 0.212} {-0.091} {} {2} {(159.76,235.52) (167.72,236.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/frame_counter[2]} {} { 0.000} { 0.000} {0.100} {0.011} { 0.212} {-0.091} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2738} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.076} { 0.000} {0.121} {} { 0.288} {-0.015} {} {3} {(146.84,236.48) (147.76,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_1} {} { 0.000} { 0.000} {0.121} {0.015} { 0.288} {-0.015} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2485} {EIN0} {R} {AUS} {F} {} {UCL_OAI22} { 0.094} { 0.000} {0.115} {} { 0.383} { 0.080} {} {1} {(139.64,235.76) (137.68,238.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_173} {} { 0.000} { 0.000} {0.115} {0.006} { 0.383} { 0.080} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.124} {-0.169} { 0.134} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.124} {-0.164} { 0.139} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.155} { 0.000} {0.145} {} {-0.009} { 0.294} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.146} {0.177} {-0.007} { 0.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

