
BCubed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062d8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08006418  08006418  00016418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006800  08006800  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08006800  08006800  00016800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006808  08006808  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08006808  08006808  00016808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08006814  08006814  00016814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800681c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010e5c  20000060  0800687c  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20010ebc  0800687c  00020ebc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c342  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005529  00000000  00000000  0003c40e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd0  00000000  00000000  00041938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b9c  00000000  00000000  00042908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dbaa  00000000  00000000  000434a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000184bb  00000000  00000000  0006104e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098df8  00000000  00000000  00079509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000042f4  00000000  00000000  00112304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001165f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000060 	.word	0x20000060
 800015c:	00000000 	.word	0x00000000
 8000160:	08006400 	.word	0x08006400

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000064 	.word	0x20000064
 800017c:	08006400 	.word	0x08006400

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_uldivmod>:
 8000190:	b953      	cbnz	r3, 80001a8 <__aeabi_uldivmod+0x18>
 8000192:	b94a      	cbnz	r2, 80001a8 <__aeabi_uldivmod+0x18>
 8000194:	2900      	cmp	r1, #0
 8000196:	bf08      	it	eq
 8000198:	2800      	cmpeq	r0, #0
 800019a:	bf1c      	itt	ne
 800019c:	f04f 31ff 	movne.w	r1, #4294967295
 80001a0:	f04f 30ff 	movne.w	r0, #4294967295
 80001a4:	f000 b972 	b.w	800048c <__aeabi_idiv0>
 80001a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b0:	f000 f806 	bl	80001c0 <__udivmoddi4>
 80001b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001bc:	b004      	add	sp, #16
 80001be:	4770      	bx	lr

080001c0 <__udivmoddi4>:
 80001c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c4:	9e08      	ldr	r6, [sp, #32]
 80001c6:	460d      	mov	r5, r1
 80001c8:	4604      	mov	r4, r0
 80001ca:	468e      	mov	lr, r1
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d14c      	bne.n	800026a <__udivmoddi4+0xaa>
 80001d0:	428a      	cmp	r2, r1
 80001d2:	4694      	mov	ip, r2
 80001d4:	d967      	bls.n	80002a6 <__udivmoddi4+0xe6>
 80001d6:	fab2 f382 	clz	r3, r2
 80001da:	b153      	cbz	r3, 80001f2 <__udivmoddi4+0x32>
 80001dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80001e0:	f1c3 0220 	rsb	r2, r3, #32
 80001e4:	fa01 fe03 	lsl.w	lr, r1, r3
 80001e8:	fa20 f202 	lsr.w	r2, r0, r2
 80001ec:	ea42 0e0e 	orr.w	lr, r2, lr
 80001f0:	409c      	lsls	r4, r3
 80001f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001f6:	fbbe f1f7 	udiv	r1, lr, r7
 80001fa:	fa1f f58c 	uxth.w	r5, ip
 80001fe:	fb07 ee11 	mls	lr, r7, r1, lr
 8000202:	fb01 f005 	mul.w	r0, r1, r5
 8000206:	0c22      	lsrs	r2, r4, #16
 8000208:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800020c:	4290      	cmp	r0, r2
 800020e:	d90a      	bls.n	8000226 <__udivmoddi4+0x66>
 8000210:	eb1c 0202 	adds.w	r2, ip, r2
 8000214:	f101 3eff 	add.w	lr, r1, #4294967295
 8000218:	f080 8119 	bcs.w	800044e <__udivmoddi4+0x28e>
 800021c:	4290      	cmp	r0, r2
 800021e:	f240 8116 	bls.w	800044e <__udivmoddi4+0x28e>
 8000222:	3902      	subs	r1, #2
 8000224:	4462      	add	r2, ip
 8000226:	1a12      	subs	r2, r2, r0
 8000228:	fbb2 f0f7 	udiv	r0, r2, r7
 800022c:	fb07 2210 	mls	r2, r7, r0, r2
 8000230:	fb00 f505 	mul.w	r5, r0, r5
 8000234:	b2a4      	uxth	r4, r4
 8000236:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800023a:	42a5      	cmp	r5, r4
 800023c:	d90a      	bls.n	8000254 <__udivmoddi4+0x94>
 800023e:	eb1c 0404 	adds.w	r4, ip, r4
 8000242:	f100 32ff 	add.w	r2, r0, #4294967295
 8000246:	f080 8104 	bcs.w	8000452 <__udivmoddi4+0x292>
 800024a:	42a5      	cmp	r5, r4
 800024c:	f240 8101 	bls.w	8000452 <__udivmoddi4+0x292>
 8000250:	4464      	add	r4, ip
 8000252:	3802      	subs	r0, #2
 8000254:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000258:	2100      	movs	r1, #0
 800025a:	1b64      	subs	r4, r4, r5
 800025c:	b11e      	cbz	r6, 8000266 <__udivmoddi4+0xa6>
 800025e:	40dc      	lsrs	r4, r3
 8000260:	2300      	movs	r3, #0
 8000262:	e9c6 4300 	strd	r4, r3, [r6]
 8000266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026a:	428b      	cmp	r3, r1
 800026c:	d908      	bls.n	8000280 <__udivmoddi4+0xc0>
 800026e:	2e00      	cmp	r6, #0
 8000270:	f000 80ea 	beq.w	8000448 <__udivmoddi4+0x288>
 8000274:	2100      	movs	r1, #0
 8000276:	e9c6 0500 	strd	r0, r5, [r6]
 800027a:	4608      	mov	r0, r1
 800027c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000280:	fab3 f183 	clz	r1, r3
 8000284:	2900      	cmp	r1, #0
 8000286:	d148      	bne.n	800031a <__udivmoddi4+0x15a>
 8000288:	42ab      	cmp	r3, r5
 800028a:	d302      	bcc.n	8000292 <__udivmoddi4+0xd2>
 800028c:	4282      	cmp	r2, r0
 800028e:	f200 80f8 	bhi.w	8000482 <__udivmoddi4+0x2c2>
 8000292:	1a84      	subs	r4, r0, r2
 8000294:	eb65 0203 	sbc.w	r2, r5, r3
 8000298:	2001      	movs	r0, #1
 800029a:	4696      	mov	lr, r2
 800029c:	2e00      	cmp	r6, #0
 800029e:	d0e2      	beq.n	8000266 <__udivmoddi4+0xa6>
 80002a0:	e9c6 4e00 	strd	r4, lr, [r6]
 80002a4:	e7df      	b.n	8000266 <__udivmoddi4+0xa6>
 80002a6:	b902      	cbnz	r2, 80002aa <__udivmoddi4+0xea>
 80002a8:	deff      	udf	#255	; 0xff
 80002aa:	fab2 f382 	clz	r3, r2
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	f040 808e 	bne.w	80003d0 <__udivmoddi4+0x210>
 80002b4:	1a88      	subs	r0, r1, r2
 80002b6:	2101      	movs	r1, #1
 80002b8:	0c17      	lsrs	r7, r2, #16
 80002ba:	fa1f fe82 	uxth.w	lr, r2
 80002be:	fbb0 f5f7 	udiv	r5, r0, r7
 80002c2:	fb07 0015 	mls	r0, r7, r5, r0
 80002c6:	0c22      	lsrs	r2, r4, #16
 80002c8:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002cc:	fb0e f005 	mul.w	r0, lr, r5
 80002d0:	4290      	cmp	r0, r2
 80002d2:	d908      	bls.n	80002e6 <__udivmoddi4+0x126>
 80002d4:	eb1c 0202 	adds.w	r2, ip, r2
 80002d8:	f105 38ff 	add.w	r8, r5, #4294967295
 80002dc:	d202      	bcs.n	80002e4 <__udivmoddi4+0x124>
 80002de:	4290      	cmp	r0, r2
 80002e0:	f200 80cc 	bhi.w	800047c <__udivmoddi4+0x2bc>
 80002e4:	4645      	mov	r5, r8
 80002e6:	1a12      	subs	r2, r2, r0
 80002e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80002ec:	fb07 2210 	mls	r2, r7, r0, r2
 80002f0:	fb0e fe00 	mul.w	lr, lr, r0
 80002f4:	b2a4      	uxth	r4, r4
 80002f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	d908      	bls.n	8000310 <__udivmoddi4+0x150>
 80002fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000302:	f100 32ff 	add.w	r2, r0, #4294967295
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x14e>
 8000308:	45a6      	cmp	lr, r4
 800030a:	f200 80b4 	bhi.w	8000476 <__udivmoddi4+0x2b6>
 800030e:	4610      	mov	r0, r2
 8000310:	eba4 040e 	sub.w	r4, r4, lr
 8000314:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000318:	e7a0      	b.n	800025c <__udivmoddi4+0x9c>
 800031a:	f1c1 0720 	rsb	r7, r1, #32
 800031e:	408b      	lsls	r3, r1
 8000320:	fa22 fc07 	lsr.w	ip, r2, r7
 8000324:	ea4c 0c03 	orr.w	ip, ip, r3
 8000328:	fa25 fa07 	lsr.w	sl, r5, r7
 800032c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000330:	fbba f8f9 	udiv	r8, sl, r9
 8000334:	408d      	lsls	r5, r1
 8000336:	fa20 f307 	lsr.w	r3, r0, r7
 800033a:	fb09 aa18 	mls	sl, r9, r8, sl
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	432b      	orrs	r3, r5
 8000344:	fa00 f501 	lsl.w	r5, r0, r1
 8000348:	fb08 f00e 	mul.w	r0, r8, lr
 800034c:	0c1c      	lsrs	r4, r3, #16
 800034e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000352:	42a0      	cmp	r0, r4
 8000354:	fa02 f201 	lsl.w	r2, r2, r1
 8000358:	d90b      	bls.n	8000372 <__udivmoddi4+0x1b2>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f108 3aff 	add.w	sl, r8, #4294967295
 8000362:	f080 8086 	bcs.w	8000472 <__udivmoddi4+0x2b2>
 8000366:	42a0      	cmp	r0, r4
 8000368:	f240 8083 	bls.w	8000472 <__udivmoddi4+0x2b2>
 800036c:	f1a8 0802 	sub.w	r8, r8, #2
 8000370:	4464      	add	r4, ip
 8000372:	1a24      	subs	r4, r4, r0
 8000374:	b298      	uxth	r0, r3
 8000376:	fbb4 f3f9 	udiv	r3, r4, r9
 800037a:	fb09 4413 	mls	r4, r9, r3, r4
 800037e:	fb03 fe0e 	mul.w	lr, r3, lr
 8000382:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000386:	45a6      	cmp	lr, r4
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0x1dc>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000392:	d26a      	bcs.n	800046a <__udivmoddi4+0x2aa>
 8000394:	45a6      	cmp	lr, r4
 8000396:	d968      	bls.n	800046a <__udivmoddi4+0x2aa>
 8000398:	3b02      	subs	r3, #2
 800039a:	4464      	add	r4, ip
 800039c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003a0:	fba0 9302 	umull	r9, r3, r0, r2
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	429c      	cmp	r4, r3
 80003aa:	46c8      	mov	r8, r9
 80003ac:	469e      	mov	lr, r3
 80003ae:	d354      	bcc.n	800045a <__udivmoddi4+0x29a>
 80003b0:	d051      	beq.n	8000456 <__udivmoddi4+0x296>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d067      	beq.n	8000486 <__udivmoddi4+0x2c6>
 80003b6:	ebb5 0308 	subs.w	r3, r5, r8
 80003ba:	eb64 040e 	sbc.w	r4, r4, lr
 80003be:	40cb      	lsrs	r3, r1
 80003c0:	fa04 f707 	lsl.w	r7, r4, r7
 80003c4:	431f      	orrs	r7, r3
 80003c6:	40cc      	lsrs	r4, r1
 80003c8:	e9c6 7400 	strd	r7, r4, [r6]
 80003cc:	2100      	movs	r1, #0
 80003ce:	e74a      	b.n	8000266 <__udivmoddi4+0xa6>
 80003d0:	fa02 fc03 	lsl.w	ip, r2, r3
 80003d4:	f1c3 0020 	rsb	r0, r3, #32
 80003d8:	40c1      	lsrs	r1, r0
 80003da:	409d      	lsls	r5, r3
 80003dc:	fa24 f000 	lsr.w	r0, r4, r0
 80003e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e4:	4328      	orrs	r0, r5
 80003e6:	fbb1 f5f7 	udiv	r5, r1, r7
 80003ea:	fb07 1115 	mls	r1, r7, r5, r1
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	0c02      	lsrs	r2, r0, #16
 80003f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003f8:	fb05 f10e 	mul.w	r1, r5, lr
 80003fc:	4291      	cmp	r1, r2
 80003fe:	fa04 f403 	lsl.w	r4, r4, r3
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x256>
 8000404:	eb1c 0202 	adds.w	r2, ip, r2
 8000408:	f105 38ff 	add.w	r8, r5, #4294967295
 800040c:	d22f      	bcs.n	800046e <__udivmoddi4+0x2ae>
 800040e:	4291      	cmp	r1, r2
 8000410:	d92d      	bls.n	800046e <__udivmoddi4+0x2ae>
 8000412:	3d02      	subs	r5, #2
 8000414:	4462      	add	r2, ip
 8000416:	1a52      	subs	r2, r2, r1
 8000418:	fbb2 f1f7 	udiv	r1, r2, r7
 800041c:	fb07 2211 	mls	r2, r7, r1, r2
 8000420:	b280      	uxth	r0, r0
 8000422:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000426:	fb01 f20e 	mul.w	r2, r1, lr
 800042a:	4282      	cmp	r2, r0
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x280>
 800042e:	eb1c 0000 	adds.w	r0, ip, r0
 8000432:	f101 38ff 	add.w	r8, r1, #4294967295
 8000436:	d216      	bcs.n	8000466 <__udivmoddi4+0x2a6>
 8000438:	4282      	cmp	r2, r0
 800043a:	d914      	bls.n	8000466 <__udivmoddi4+0x2a6>
 800043c:	3902      	subs	r1, #2
 800043e:	4460      	add	r0, ip
 8000440:	1a80      	subs	r0, r0, r2
 8000442:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000446:	e73a      	b.n	80002be <__udivmoddi4+0xfe>
 8000448:	4631      	mov	r1, r6
 800044a:	4630      	mov	r0, r6
 800044c:	e70b      	b.n	8000266 <__udivmoddi4+0xa6>
 800044e:	4671      	mov	r1, lr
 8000450:	e6e9      	b.n	8000226 <__udivmoddi4+0x66>
 8000452:	4610      	mov	r0, r2
 8000454:	e6fe      	b.n	8000254 <__udivmoddi4+0x94>
 8000456:	454d      	cmp	r5, r9
 8000458:	d2ab      	bcs.n	80003b2 <__udivmoddi4+0x1f2>
 800045a:	ebb9 0802 	subs.w	r8, r9, r2
 800045e:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000462:	3801      	subs	r0, #1
 8000464:	e7a5      	b.n	80003b2 <__udivmoddi4+0x1f2>
 8000466:	4641      	mov	r1, r8
 8000468:	e7ea      	b.n	8000440 <__udivmoddi4+0x280>
 800046a:	4603      	mov	r3, r0
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1dc>
 800046e:	4645      	mov	r5, r8
 8000470:	e7d1      	b.n	8000416 <__udivmoddi4+0x256>
 8000472:	46d0      	mov	r8, sl
 8000474:	e77d      	b.n	8000372 <__udivmoddi4+0x1b2>
 8000476:	4464      	add	r4, ip
 8000478:	3802      	subs	r0, #2
 800047a:	e749      	b.n	8000310 <__udivmoddi4+0x150>
 800047c:	3d02      	subs	r5, #2
 800047e:	4462      	add	r2, ip
 8000480:	e731      	b.n	80002e6 <__udivmoddi4+0x126>
 8000482:	4608      	mov	r0, r1
 8000484:	e70a      	b.n	800029c <__udivmoddi4+0xdc>
 8000486:	4631      	mov	r1, r6
 8000488:	e6ed      	b.n	8000266 <__udivmoddi4+0xa6>
 800048a:	bf00      	nop

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <run_interface>:
#include "main_system.hpp"
#include "UARTDriver.hpp"

extern "C" {
    void run_interface()
    {
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
        run_main();
 8000494:	f000 f84c 	bl	8000530 <_Z8run_mainv>
    }
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}

0800049c <_ZN10UARTDriverC1EP13USART_TypeDef>:
 *	      based on the STM32 LL Library
 */
class UARTDriver
{
public:
	UARTDriver(USART_TypeDef* uartInstance) :
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
		kUart_(uartInstance),
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	683a      	ldr	r2, [r7, #0]
 80004aa:	601a      	str	r2, [r3, #0]
		rxCharBuf_(nullptr),
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2200      	movs	r2, #0
 80004b0:	605a      	str	r2, [r3, #4]
		rxReceiver_(nullptr) {}
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4618      	mov	r0, r3
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr

080004c4 <_ZN8CubeTask4InstEv>:

/* Class ------------------------------------------------------------------*/
class CubeTask : public Task
{
public:
    static CubeTask& Inst() {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
        static CubeTask inst;
 80004c8:	4b10      	ldr	r3, [pc, #64]	; (800050c <_ZN8CubeTask4InstEv+0x48>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f3bf 8f5b 	dmb	ish
 80004d0:	f003 0301 	and.w	r3, r3, #1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	bf0c      	ite	eq
 80004d8:	2301      	moveq	r3, #1
 80004da:	2300      	movne	r3, #0
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d010      	beq.n	8000504 <_ZN8CubeTask4InstEv+0x40>
 80004e2:	480a      	ldr	r0, [pc, #40]	; (800050c <_ZN8CubeTask4InstEv+0x48>)
 80004e4:	f005 fa26 	bl	8005934 <__cxa_guard_acquire>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	bf14      	ite	ne
 80004ee:	2301      	movne	r3, #1
 80004f0:	2300      	moveq	r3, #0
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d005      	beq.n	8000504 <_ZN8CubeTask4InstEv+0x40>
 80004f8:	4805      	ldr	r0, [pc, #20]	; (8000510 <_ZN8CubeTask4InstEv+0x4c>)
 80004fa:	f000 f80b 	bl	8000514 <_ZN8CubeTaskC1Ev>
 80004fe:	4803      	ldr	r0, [pc, #12]	; (800050c <_ZN8CubeTask4InstEv+0x48>)
 8000500:	f005 fa24 	bl	800594c <__cxa_guard_release>
        return inst;
 8000504:	4b02      	ldr	r3, [pc, #8]	; (8000510 <_ZN8CubeTask4InstEv+0x4c>)
    }
 8000506:	4618      	mov	r0, r3
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000084 	.word	0x20000084
 8000510:	2000007c 	.word	0x2000007c

08000514 <_ZN8CubeTaskC1Ev>:
    void Run(void* pvParams);    // Main run code

    void HandleCommand(Command& cm);

private:
    CubeTask() : Task(UART_TASK_QUEUE_DEPTH_OBJS) {}    // Private constructor
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	210a      	movs	r1, #10
 8000520:	4618      	mov	r0, r3
 8000522:	f000 fd5d 	bl	8000fe0 <_ZN4TaskC1Et>
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <_Z8run_mainv>:

/* Interface Functions ------------------------------------------------------------*/
/**
 * @brief Main function interface, called inside main.cpp before os initialization takes place.
*/
void run_main() {
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
    // Init Tasks
    CubeTask::Inst().InitTask();
 8000534:	f7ff ffc6 	bl	80004c4 <_ZN8CubeTask4InstEv>
 8000538:	4603      	mov	r3, r0
 800053a:	4618      	mov	r0, r3
 800053c:	f000 ff04 	bl	8001348 <_ZN8CubeTask8InitTaskEv>

    // Print System Boot Info : Warning, don't queue more than 10 prints before scheduler starts
    CUBE_PRINT("\n-- CUBE SYSTEM --\n");
 8000540:	480f      	ldr	r0, [pc, #60]	; (8000580 <_Z8run_mainv+0x50>)
 8000542:	f000 fd7d 	bl	8001040 <_Z10cube_printPKcz>
    CUBE_PRINT("System Reset Reason: [TODO]\n"); //TODO: System reset reason can be implemented via. Flash storage
 8000546:	480f      	ldr	r0, [pc, #60]	; (8000584 <_Z8run_mainv+0x54>)
 8000548:	f000 fd7a 	bl	8001040 <_Z10cube_printPKcz>
    CUBE_PRINT("Current System Heap Use: %d Bytes\n", xPortGetFreeHeapSize());
 800054c:	f005 f924 	bl	8005798 <xPortGetFreeHeapSize>
 8000550:	4603      	mov	r3, r0
 8000552:	4619      	mov	r1, r3
 8000554:	480c      	ldr	r0, [pc, #48]	; (8000588 <_Z8run_mainv+0x58>)
 8000556:	f000 fd73 	bl	8001040 <_Z10cube_printPKcz>
    CUBE_PRINT("Lowest Ever Heap Size: %d Bytes\n\n", xPortGetMinimumEverFreeHeapSize());
 800055a:	f005 f927 	bl	80057ac <xPortGetMinimumEverFreeHeapSize>
 800055e:	4603      	mov	r3, r0
 8000560:	4619      	mov	r1, r3
 8000562:	480a      	ldr	r0, [pc, #40]	; (800058c <_Z8run_mainv+0x5c>)
 8000564:	f000 fd6c 	bl	8001040 <_Z10cube_printPKcz>

    // Start the Scheduler
    // Guidelines:
    // - Be CAREFUL with race conditions after osKernelStart
    // - All uses of new and delete should be closely monitored after this point
    osKernelStart();
 8000568:	f002 fb0c 	bl	8002b84 <osKernelStart>

    // Should never reach here
    CUBE_ASSERT(false, "osKernelStart() failed");
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <_Z8run_mainv+0x60>)
 800056e:	2229      	movs	r2, #41	; 0x29
 8000570:	4908      	ldr	r1, [pc, #32]	; (8000594 <_Z8run_mainv+0x64>)
 8000572:	2000      	movs	r0, #0
 8000574:	f000 fdc4 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>

    while (1)
    {
        osDelay(100);
 8000578:	2064      	movs	r0, #100	; 0x64
 800057a:	f002 fb0a 	bl	8002b92 <osDelay>
 800057e:	e7fb      	b.n	8000578 <_Z8run_mainv+0x48>
 8000580:	08006418 	.word	0x08006418
 8000584:	0800642c 	.word	0x0800642c
 8000588:	0800644c 	.word	0x0800644c
 800058c:	08006470 	.word	0x08006470
 8000590:	08006494 	.word	0x08006494
 8000594:	080064ac 	.word	0x080064ac

08000598 <_Z41__static_initialization_and_destruction_0ii>:
    }
}
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d108      	bne.n	80005ba <_Z41__static_initialization_and_destruction_0ii+0x22>
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d103      	bne.n	80005ba <_Z41__static_initialization_and_destruction_0ii+0x22>
    UARTDriver uart5(UART5);
 80005b2:	4904      	ldr	r1, [pc, #16]	; (80005c4 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80005b4:	4804      	ldr	r0, [pc, #16]	; (80005c8 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80005b6:	f7ff ff71 	bl	800049c <_ZN10UARTDriverC1EP13USART_TypeDef>
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40005000 	.word	0x40005000
 80005c8:	20000088 	.word	0x20000088

080005cc <_GLOBAL__sub_I__ZN6Driver5uart5E>:
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80005d4:	2001      	movs	r0, #1
 80005d6:	f7ff ffdf 	bl	8000598 <_Z41__static_initialization_and_destruction_0ii>
 80005da:	bd80      	pop	{r7, pc}

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a06      	ldr	r2, [pc, #24]	; (8000604 <vApplicationGetIdleTaskMemory+0x28>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a05      	ldr	r2, [pc, #20]	; (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	22c0      	movs	r2, #192	; 0xc0
 80005f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr
 8000604:	20000094 	.word	0x20000094
 8000608:	20000134 	.word	0x20000134

0800060c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a07      	ldr	r2, [pc, #28]	; (8000638 <vApplicationGetTimerTaskMemory+0x2c>)
 800061c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	; (800063c <vApplicationGetTimerTaskMemory+0x30>)
 8000622:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800062a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000434 	.word	0x20000434
 800063c:	200004d4 	.word	0x200004d4

08000640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <__NVIC_GetPriorityGrouping+0x18>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	0a1b      	lsrs	r3, r3, #8
 800064a:	f003 0307 	and.w	r3, r3, #7
}
 800064e:	4618      	mov	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db0b      	blt.n	8000686 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	f003 021f 	and.w	r2, r3, #31
 8000674:	4906      	ldr	r1, [pc, #24]	; (8000690 <__NVIC_EnableIRQ+0x34>)
 8000676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067a:	095b      	lsrs	r3, r3, #5
 800067c:	2001      	movs	r0, #1
 800067e:	fa00 f202 	lsl.w	r2, r0, r2
 8000682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	e000e100 	.word	0xe000e100

08000694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	6039      	str	r1, [r7, #0]
 800069e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	db0a      	blt.n	80006be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	490c      	ldr	r1, [pc, #48]	; (80006e0 <__NVIC_SetPriority+0x4c>)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	0112      	lsls	r2, r2, #4
 80006b4:	b2d2      	uxtb	r2, r2
 80006b6:	440b      	add	r3, r1
 80006b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006bc:	e00a      	b.n	80006d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4908      	ldr	r1, [pc, #32]	; (80006e4 <__NVIC_SetPriority+0x50>)
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	f003 030f 	and.w	r3, r3, #15
 80006ca:	3b04      	subs	r3, #4
 80006cc:	0112      	lsls	r2, r2, #4
 80006ce:	b2d2      	uxtb	r2, r2
 80006d0:	440b      	add	r3, r1
 80006d2:	761a      	strb	r2, [r3, #24]
}
 80006d4:	bf00      	nop
 80006d6:	370c      	adds	r7, #12
 80006d8:	46bd      	mov	sp, r7
 80006da:	bc80      	pop	{r7}
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	e000e100 	.word	0xe000e100
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b089      	sub	sp, #36	; 0x24
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	f003 0307 	and.w	r3, r3, #7
 80006fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006fc:	69fb      	ldr	r3, [r7, #28]
 80006fe:	f1c3 0307 	rsb	r3, r3, #7
 8000702:	2b04      	cmp	r3, #4
 8000704:	bf28      	it	cs
 8000706:	2304      	movcs	r3, #4
 8000708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800070a:	69fb      	ldr	r3, [r7, #28]
 800070c:	3304      	adds	r3, #4
 800070e:	2b06      	cmp	r3, #6
 8000710:	d902      	bls.n	8000718 <NVIC_EncodePriority+0x30>
 8000712:	69fb      	ldr	r3, [r7, #28]
 8000714:	3b03      	subs	r3, #3
 8000716:	e000      	b.n	800071a <NVIC_EncodePriority+0x32>
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800071c:	f04f 32ff 	mov.w	r2, #4294967295
 8000720:	69bb      	ldr	r3, [r7, #24]
 8000722:	fa02 f303 	lsl.w	r3, r2, r3
 8000726:	43da      	mvns	r2, r3
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	401a      	ands	r2, r3
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000730:	f04f 31ff 	mov.w	r1, #4294967295
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	fa01 f303 	lsl.w	r3, r1, r3
 800073a:	43d9      	mvns	r1, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000740:	4313      	orrs	r3, r2
         );
}
 8000742:	4618      	mov	r0, r3
 8000744:	3724      	adds	r7, #36	; 0x24
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	60da      	str	r2, [r3, #12]
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr

0800076a <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800076a:	b480      	push	{r7}
 800076c:	b083      	sub	sp, #12
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	691b      	ldr	r3, [r3, #16]
 8000776:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	615a      	str	r2, [r3, #20]
}
 800078a:	bf00      	nop
 800078c:	370c      	adds	r7, #12
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800079e:	69da      	ldr	r2, [r3, #28]
 80007a0:	4907      	ldr	r1, [pc, #28]	; (80007c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007aa:	69da      	ldr	r2, [r3, #28]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4013      	ands	r3, r2
 80007b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007b2:	68fb      	ldr	r3, [r7, #12]
}
 80007b4:	bf00      	nop
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40023800 	.word	0x40023800

080007c4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80007cc:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80007ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80007d0:	4907      	ldr	r1, [pc, #28]	; (80007f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	624b      	str	r3, [r1, #36]	; 0x24
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80007d8:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80007da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4013      	ands	r3, r2
 80007e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007e2:	68fb      	ldr	r3, [r7, #12]
}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800

080007f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f8:	f000 fe9d 	bl	8001536 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007fc:	f000 f80c 	bl	8000818 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000800:	f000 f8de 	bl	80009c0 <MX_GPIO_Init>
  MX_UART5_Init();
 8000804:	f000 f864 	bl	80008d0 <MX_UART5_Init>
  MX_CRC_Init();
 8000808:	f000 f84e 	bl	80008a8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  run_interface();
 800080c:	f7ff fe40 	bl	8000490 <run_interface>
 8000810:	2300      	movs	r3, #0

    /* USER CODE BEGIN 3 */
  }
  #endif
  /* USER CODE END 3 */
}
 8000812:	4618      	mov	r0, r3
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b092      	sub	sp, #72	; 0x48
 800081c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	2234      	movs	r2, #52	; 0x34
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f005 f902 	bl	8005a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082c:	463b      	mov	r3, r7
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <SystemClock_Config+0x8c>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000842:	4a18      	ldr	r2, [pc, #96]	; (80008a4 <SystemClock_Config+0x8c>)
 8000844:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000848:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800084a:	2310      	movs	r3, #16
 800084c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800084e:	2301      	movs	r3, #1
 8000850:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000856:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800085a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800085c:	2300      	movs	r3, #0
 800085e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	4618      	mov	r0, r3
 8000866:	f000 ffef 	bl	8001848 <HAL_RCC_OscConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000870:	f000 f8c8 	bl	8000a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000874:	230f      	movs	r3, #15
 8000876:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000878:	2300      	movs	r3, #0
 800087a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000880:	2300      	movs	r3, #0
 8000882:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000884:	2300      	movs	r3, #0
 8000886:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000888:	463b      	mov	r3, r7
 800088a:	2100      	movs	r1, #0
 800088c:	4618      	mov	r0, r3
 800088e:	f001 fb0b 	bl	8001ea8 <HAL_RCC_ClockConfig>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000898:	f000 f8b4 	bl	8000a04 <Error_Handler>
  }
}
 800089c:	bf00      	nop
 800089e:	3748      	adds	r7, #72	; 0x48
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40007000 	.word	0x40007000

080008a8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80008ac:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <MX_CRC_Init+0x20>)
 80008ae:	4a07      	ldr	r2, [pc, #28]	; (80008cc <MX_CRC_Init+0x24>)
 80008b0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	; (80008c8 <MX_CRC_Init+0x20>)
 80008b4:	f000 ffab 	bl	800180e <HAL_CRC_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80008be:	f000 f8a1 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000ad4 	.word	0x20000ad4
 80008cc:	40023000 	.word	0x40023000

080008d0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08e      	sub	sp, #56	; 0x38
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]
 80008e6:	615a      	str	r2, [r3, #20]
 80008e8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
 80008f8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80008fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fe:	f7ff ff61 	bl	80007c4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000902:	2004      	movs	r0, #4
 8000904:	f7ff ff46 	bl	8000794 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8000908:	2008      	movs	r0, #8
 800090a:	f7ff ff43 	bl	8000794 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800090e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000912:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000914:	2302      	movs	r3, #2
 8000916:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000918:	2303      	movs	r3, #3
 800091a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000920:	2301      	movs	r3, #1
 8000922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8000924:	2308      	movs	r3, #8
 8000926:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	4619      	mov	r1, r3
 800092c:	4821      	ldr	r0, [pc, #132]	; (80009b4 <MX_UART5_Init+0xe4>)
 800092e:	f001 fe0c 	bl	800254a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000932:	2304      	movs	r3, #4
 8000934:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000936:	2302      	movs	r3, #2
 8000938:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800093a:	2303      	movs	r3, #3
 800093c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000942:	2301      	movs	r3, #1
 8000944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8000946:	2308      	movs	r3, #8
 8000948:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800094a:	1d3b      	adds	r3, r7, #4
 800094c:	4619      	mov	r1, r3
 800094e:	481a      	ldr	r0, [pc, #104]	; (80009b8 <MX_UART5_Init+0xe8>)
 8000950:	f001 fdfb 	bl	800254a <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000954:	f7ff fe74 	bl	8000640 <__NVIC_GetPriorityGrouping>
 8000958:	4603      	mov	r3, r0
 800095a:	2200      	movs	r2, #0
 800095c:	2105      	movs	r1, #5
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fec2 	bl	80006e8 <NVIC_EncodePriority>
 8000964:	4603      	mov	r3, r0
 8000966:	4619      	mov	r1, r3
 8000968:	2031      	movs	r0, #49	; 0x31
 800096a:	f7ff fe93 	bl	8000694 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 800096e:	2031      	movs	r0, #49	; 0x31
 8000970:	f7ff fe74 	bl	800065c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000974:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000978:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000986:	230c      	movs	r3, #12
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800098a:	2300      	movs	r3, #0
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800098e:	2300      	movs	r3, #0
 8000990:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	4808      	ldr	r0, [pc, #32]	; (80009bc <MX_UART5_Init+0xec>)
 800099a:	f002 f87d 	bl	8002a98 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 800099e:	4807      	ldr	r0, [pc, #28]	; (80009bc <MX_UART5_Init+0xec>)
 80009a0:	f7ff fee3 	bl	800076a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 80009a4:	4805      	ldr	r0, [pc, #20]	; (80009bc <MX_UART5_Init+0xec>)
 80009a6:	f7ff fed1 	bl	800074c <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	3738      	adds	r7, #56	; 0x38
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40020800 	.word	0x40020800
 80009b8:	40020c00 	.word	0x40020c00
 80009bc:	40005000 	.word	0x40005000

080009c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c6:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <MX_GPIO_Init+0x40>)
 80009c8:	69db      	ldr	r3, [r3, #28]
 80009ca:	4a0d      	ldr	r2, [pc, #52]	; (8000a00 <MX_GPIO_Init+0x40>)
 80009cc:	f043 0304 	orr.w	r3, r3, #4
 80009d0:	61d3      	str	r3, [r2, #28]
 80009d2:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <MX_GPIO_Init+0x40>)
 80009d4:	69db      	ldr	r3, [r3, #28]
 80009d6:	f003 0304 	and.w	r3, r3, #4
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009de:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <MX_GPIO_Init+0x40>)
 80009e0:	69db      	ldr	r3, [r3, #28]
 80009e2:	4a07      	ldr	r2, [pc, #28]	; (8000a00 <MX_GPIO_Init+0x40>)
 80009e4:	f043 0308 	orr.w	r3, r3, #8
 80009e8:	61d3      	str	r3, [r2, #28]
 80009ea:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <MX_GPIO_Init+0x40>)
 80009ec:	69db      	ldr	r3, [r3, #28]
 80009ee:	f003 0308 	and.w	r3, r3, #8
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr
 8000a00:	40023800 	.word	0x40023800

08000a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a0c:	e7fe      	b.n	8000a0c <Error_Handler+0x8>
	...

08000a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000a16:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <HAL_MspInit+0x64>)
 8000a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a1a:	4a16      	ldr	r2, [pc, #88]	; (8000a74 <HAL_MspInit+0x64>)
 8000a1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a20:	6253      	str	r3, [r2, #36]	; 0x24
 8000a22:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <HAL_MspInit+0x64>)
 8000a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2e:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <HAL_MspInit+0x64>)
 8000a30:	6a1b      	ldr	r3, [r3, #32]
 8000a32:	4a10      	ldr	r2, [pc, #64]	; (8000a74 <HAL_MspInit+0x64>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6213      	str	r3, [r2, #32]
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <HAL_MspInit+0x64>)
 8000a3c:	6a1b      	ldr	r3, [r3, #32]
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	60bb      	str	r3, [r7, #8]
 8000a44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a46:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <HAL_MspInit+0x64>)
 8000a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <HAL_MspInit+0x64>)
 8000a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a50:	6253      	str	r3, [r2, #36]	; 0x24
 8000a52:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <HAL_MspInit+0x64>)
 8000a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	210f      	movs	r1, #15
 8000a62:	f06f 0001 	mvn.w	r0, #1
 8000a66:	f000 fea6 	bl	80017b6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800

08000a78 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a09      	ldr	r2, [pc, #36]	; (8000aac <HAL_CRC_MspInit+0x34>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d10b      	bne.n	8000aa2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000a8a:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <HAL_CRC_MspInit+0x38>)
 8000a8c:	69db      	ldr	r3, [r3, #28]
 8000a8e:	4a08      	ldr	r2, [pc, #32]	; (8000ab0 <HAL_CRC_MspInit+0x38>)
 8000a90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a94:	61d3      	str	r3, [r2, #28]
 8000a96:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <HAL_CRC_MspInit+0x38>)
 8000a98:	69db      	ldr	r3, [r3, #28]
 8000a9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000aa2:	bf00      	nop
 8000aa4:	3714      	adds	r7, #20
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40023000 	.word	0x40023000
 8000ab0:	40023800 	.word	0x40023800

08000ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <NMI_Handler+0x4>

08000aba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000abe:	e7fe      	b.n	8000abe <HardFault_Handler+0x4>

08000ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <MemManage_Handler+0x4>

08000ac6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aca:	e7fe      	b.n	8000aca <BusFault_Handler+0x4>

08000acc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <UsageFault_Handler+0x4>

08000ad2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr

08000ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae2:	f000 fd7b 	bl	80015dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ae6:	f003 fe09 	bl	80046fc <xTaskGetSchedulerState>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d001      	beq.n	8000af4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000af0:	f004 fcb2 	bl	8005458 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b0c:	4a14      	ldr	r2, [pc, #80]	; (8000b60 <_sbrk+0x5c>)
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <_sbrk+0x60>)
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b18:	4b13      	ldr	r3, [pc, #76]	; (8000b68 <_sbrk+0x64>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b20:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <_sbrk+0x64>)
 8000b22:	4a12      	ldr	r2, [pc, #72]	; (8000b6c <_sbrk+0x68>)
 8000b24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b26:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d207      	bcs.n	8000b44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b34:	f004 ffda 	bl	8005aec <__errno>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	e009      	b.n	8000b58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <_sbrk+0x64>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b4a:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <_sbrk+0x64>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	4a05      	ldr	r2, [pc, #20]	; (8000b68 <_sbrk+0x64>)
 8000b54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b56:	68fb      	ldr	r3, [r7, #12]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3718      	adds	r7, #24
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20014000 	.word	0x20014000
 8000b64:	00000400 	.word	0x00000400
 8000b68:	20000adc 	.word	0x20000adc
 8000b6c:	20010ec0 	.word	0x20010ec0

08000b70 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr

08000b7c <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b7c:	f7ff fff8 	bl	8000b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b80:	480b      	ldr	r0, [pc, #44]	; (8000bb0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b82:	490c      	ldr	r1, [pc, #48]	; (8000bb4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b84:	4a0c      	ldr	r2, [pc, #48]	; (8000bb8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b88:	e002      	b.n	8000b90 <LoopCopyDataInit>

08000b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8e:	3304      	adds	r3, #4

08000b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b94:	d3f9      	bcc.n	8000b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b96:	4a09      	ldr	r2, [pc, #36]	; (8000bbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b98:	4c09      	ldr	r4, [pc, #36]	; (8000bc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b9c:	e001      	b.n	8000ba2 <LoopFillZerobss>

08000b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba0:	3204      	adds	r2, #4

08000ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba4:	d3fb      	bcc.n	8000b9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ba6:	f004 ffa7 	bl	8005af8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000baa:	f7ff fe23 	bl	80007f4 <main>
  bx lr
 8000bae:	4770      	bx	lr
  ldr r0, =_sdata
 8000bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000bb8:	0800681c 	.word	0x0800681c
  ldr r2, =_sbss
 8000bbc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000bc0:	20010ebc 	.word	0x20010ebc

08000bc4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC1_IRQHandler>

08000bc6 <_ZStanSt12memory_orderSt23__memory_order_modifier>:
    return memory_order(int(__m) | int(__mod));
  }

  constexpr memory_order
  operator&(memory_order __m, __memory_order_modifier __mod)
  {
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
 8000bce:	6039      	str	r1, [r7, #0]
    return memory_order(int(__m) & int(__mod));
 8000bd0:	683a      	ldr	r2, [r7, #0]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4013      	ands	r3, r2
  }
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	370c      	adds	r7, #12
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr

08000be0 <_Z11cube_mallocm>:
/**
 * @brief Malloc inline function, wraps malloc for multi-platform support, asserts successful allocation
 * @param size Size of data to malloc in bytes
 * @return Returns the pointer to the allocated data
*/
inline uint8_t* cube_malloc(uint32_t size) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
#ifdef COMPUTER_ENVIRONMENT
    uint8_t* ret = (uint8_t*)malloc(size);
#else
    uint8_t* ret = (uint8_t*)pvPortMalloc(size);
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f004 fcb7 	bl	800555c <pvPortMalloc>
 8000bee:	60f8      	str	r0, [r7, #12]
#endif
    CUBE_ASSERT(ret, "cube_malloc failed");
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d105      	bne.n	8000c02 <_Z11cube_mallocm+0x22>
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <_Z11cube_mallocm+0x2c>)
 8000bf8:	2247      	movs	r2, #71	; 0x47
 8000bfa:	4905      	ldr	r1, [pc, #20]	; (8000c10 <_Z11cube_mallocm+0x30>)
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 fa7f 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>
    return ret;
 8000c02:	68fb      	ldr	r3, [r7, #12]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	080064cc 	.word	0x080064cc
 8000c10:	080064e0 	.word	0x080064e0

08000c14 <_Z9cube_freePv>:

/**
 * @brief Free inline function, wraps free for multi-platform support
 * @param ptr Pointer to the data to free
 */
inline void cube_free(void* ptr) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
#ifdef COMPUTER_ENVIRONMENT
    free(ptr);
#else
    vPortFree(ptr);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f004 fd61 	bl	80056e4 <vPortFree>
#endif
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <_ZN7CommandC1Ev>:
/* Function Implementation ------------------------------------------------------------------*/

/**
 * @brief Default constructor for Command
*/
Command::Command(void)
 8000c2a:	b480      	push	{r7}
 8000c2c:	b083      	sub	sp, #12
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
{
    command = COMMAND_NONE;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
    taskCommand = 0;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	805a      	strh	r2, [r3, #2]
    data = nullptr;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2200      	movs	r2, #0
 8000c42:	605a      	str	r2, [r3, #4]
    dataSize = 0;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2200      	movs	r2, #0
 8000c48:	811a      	strh	r2, [r3, #8]
    bShouldFreeData = false;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	729a      	strb	r2, [r3, #10]
}
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bc80      	pop	{r7}
 8000c5a:	4770      	bx	lr

08000c5c <_ZN7CommandC1E15GLOBAL_COMMANDSt>:
/**
 * @brief Constructor with GLOBAL_COMMANDS and taskCommand params
 * @param command GLOBAL_COMMANDS param to initiate command with
 * @param taskCommand taskCommand param to initiate command with
*/
Command::Command(GLOBAL_COMMANDS command, uint16_t taskCommand)
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	460b      	mov	r3, r1
 8000c66:	70fb      	strb	r3, [r7, #3]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	803b      	strh	r3, [r7, #0]
{
    this->command = command;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	701a      	strb	r2, [r3, #0]
    this->taskCommand = taskCommand;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	883a      	ldrh	r2, [r7, #0]
 8000c76:	805a      	strh	r2, [r3, #2]
    data = nullptr;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	605a      	str	r2, [r3, #4]
    dataSize = 0;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	811a      	strh	r2, [r3, #8]
    bShouldFreeData = false;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2200      	movs	r2, #0
 8000c88:	729a      	strb	r2, [r3, #10]
}
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr
	...

08000c98 <_ZN7Command12AllocateDataEt>:
 * @brief Dynamically allocates memory for the command with the given data size
 * @param dataSize Size of array to allocate
 * @return Pointer to data on success, nullptr on failure (mem already allocated)
*/
uint8_t* Command::AllocateData(uint16_t dataSize)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	807b      	strh	r3, [r7, #2]
    // If we don't have anything allocated, allocate and return success
    if (this->data == nullptr && !bShouldFreeData) {
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d126      	bne.n	8000cfa <_ZN7Command12AllocateDataEt+0x62>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	7a9b      	ldrb	r3, [r3, #10]
 8000cb0:	f083 0301 	eor.w	r3, r3, #1
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d01f      	beq.n	8000cfa <_ZN7Command12AllocateDataEt+0x62>
        this->data = cube_malloc(dataSize);
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff8f 	bl	8000be0 <_Z11cube_mallocm>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	605a      	str	r2, [r3, #4]
        this->bShouldFreeData = true;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2201      	movs	r2, #1
 8000ccc:	729a      	strb	r2, [r3, #10]
        this->dataSize = dataSize;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	887a      	ldrh	r2, [r7, #2]
 8000cd2:	811a      	strh	r2, [r3, #8]
        statAllocationCounter += 1;
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	480b      	ldr	r0, [pc, #44]	; (8000d04 <_ZN7Command12AllocateDataEt+0x6c>)
 8000cd8:	f000 f871 	bl	8000dbe <_ZNSt13__atomic_baseItEpLEt>

        //TODO: May want to print out whenever we have an imbalance in statAllocationCounter by more than ~5 or so.
        CUBE_ASSERT(statAllocationCounter < MAX_NUMBER_OF_COMMAND_ALLOCATIONS);
 8000cdc:	4809      	ldr	r0, [pc, #36]	; (8000d04 <_ZN7Command12AllocateDataEt+0x6c>)
 8000cde:	f000 f887 	bl	8000df0 <_ZNKSt13__atomic_baseItEcvtEv>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b63      	cmp	r3, #99	; 0x63
 8000ce6:	d905      	bls.n	8000cf4 <_ZN7Command12AllocateDataEt+0x5c>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	2264      	movs	r2, #100	; 0x64
 8000cec:	4906      	ldr	r1, [pc, #24]	; (8000d08 <_ZN7Command12AllocateDataEt+0x70>)
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 fa06 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>
        return this->data;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	e000      	b.n	8000cfc <_ZN7Command12AllocateDataEt+0x64>
    }
    return nullptr;
 8000cfa:	2300      	movs	r3, #0
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000ae0 	.word	0x20000ae0
 8000d08:	08006530 	.word	0x08006530

08000d0c <_ZN7Command17CopyDataToCommandEPht>:

/**
 * @brief Copies data from the source array into memory owned by Command and sets the internal data pointer to the new array
 */
bool Command::CopyDataToCommand(uint8_t* dataSrc, uint16_t size)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	4613      	mov	r3, r2
 8000d18:	80fb      	strh	r3, [r7, #6]
    // If we successfully allocate, copy the data and return success
    if(this->AllocateData(size)
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	68f8      	ldr	r0, [r7, #12]
 8000d20:	f7ff ffba 	bl	8000c98 <_ZN7Command12AllocateDataEt>
 8000d24:	4603      	mov	r3, r0
        && this->data != nullptr) {
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d005      	beq.n	8000d36 <_ZN7Command17CopyDataToCommandEPht+0x2a>
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <_ZN7Command17CopyDataToCommandEPht+0x2a>
 8000d32:	2301      	movs	r3, #1
 8000d34:	e000      	b.n	8000d38 <_ZN7Command17CopyDataToCommandEPht+0x2c>
 8000d36:	2300      	movs	r3, #0
    if(this->AllocateData(size)
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d008      	beq.n	8000d4e <_ZN7Command17CopyDataToCommandEPht+0x42>
        memcpy(this->data, dataSrc, size);
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	88fa      	ldrh	r2, [r7, #6]
 8000d42:	68b9      	ldr	r1, [r7, #8]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f004 fefd 	bl	8005b44 <memcpy>
        return true;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <_ZN7Command17CopyDataToCommandEPht+0x44>
    }

    return false;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3710      	adds	r7, #16
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <_ZN7Command5ResetEv>:

/**
 * @brief Resets command, equivalent of a destructor that must be called, counts allocations and deallocations, asserts an error if the allocation count is too high
*/
void Command::Reset()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
    if(bShouldFreeData && data != nullptr) {
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	7a9b      	ldrb	r3, [r3, #10]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d012      	beq.n	8000d8e <_ZN7Command5ResetEv+0x36>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d00e      	beq.n	8000d8e <_ZN7Command5ResetEv+0x36>
        cube_free(data);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff ff4d 	bl	8000c14 <_Z9cube_freePv>
        statAllocationCounter -= 1;
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	4806      	ldr	r0, [pc, #24]	; (8000d98 <_ZN7Command5ResetEv+0x40>)
 8000d7e:	f000 f851 	bl	8000e24 <_ZNSt13__atomic_baseItEmIEt>
		data = nullptr;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	605a      	str	r2, [r3, #4]
        bShouldFreeData = false;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	729a      	strb	r2, [r3, #10]
    }
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000ae0 	.word	0x20000ae0

08000d9c <_ZNK7Command11GetDataSizeEv>:
/**
 * @brief Getter for Data size
 * @return data size if data is allocated, otherwise returns 0 
*/
uint16_t Command::GetDataSize() const
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
    if (data == nullptr)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d101      	bne.n	8000db0 <_ZNK7Command11GetDataSizeEv+0x14>
        return 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	e001      	b.n	8000db4 <_ZNK7Command11GetDataSizeEv+0x18>
    return dataSize;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	891b      	ldrh	r3, [r3, #8]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bc80      	pop	{r7}
 8000dbc:	4770      	bx	lr

08000dbe <_ZNSt13__atomic_baseItEpLEt>:
      __int_type
      operator--() volatile noexcept
      { return __atomic_sub_fetch(&_M_i, 1, int(memory_order_seq_cst)); }

      __int_type
      operator+=(__int_type __i) noexcept
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	807b      	strh	r3, [r7, #2]
      { return __atomic_add_fetch(&_M_i, __i, int(memory_order_seq_cst)); }
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	887a      	ldrh	r2, [r7, #2]
 8000dce:	f3bf 8f5b 	dmb	ish
 8000dd2:	e8d3 1f5f 	ldrexh	r1, [r3]
 8000dd6:	4411      	add	r1, r2
 8000dd8:	e8c3 1f50 	strexh	r0, r1, [r3]
 8000ddc:	2800      	cmp	r0, #0
 8000dde:	d1f8      	bne.n	8000dd2 <_ZNSt13__atomic_baseItEpLEt+0x14>
 8000de0:	f3bf 8f5b 	dmb	ish
 8000de4:	b28b      	uxth	r3, r1
 8000de6:	4618      	mov	r0, r3
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr

08000df0 <_ZNKSt13__atomic_baseItEcvtEv>:
      operator __int_type() const noexcept
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	2305      	movs	r3, #5
 8000dfe:	613b      	str	r3, [r7, #16]

      _GLIBCXX_ALWAYS_INLINE __int_type
      load(memory_order __m = memory_order_seq_cst) const noexcept
      {
	memory_order __b __attribute__ ((__unused__))
	  = __m & __memory_order_mask;
 8000e00:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e04:	6938      	ldr	r0, [r7, #16]
 8000e06:	f7ff fede 	bl	8000bc6 <_ZStanSt12memory_orderSt23__memory_order_modifier>
 8000e0a:	60f8      	str	r0, [r7, #12]
	__glibcxx_assert(__b != memory_order_release);
	__glibcxx_assert(__b != memory_order_acq_rel);

	return __atomic_load_n(&_M_i, int(__m));
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	f3bf 8f5b 	dmb	ish
 8000e12:	881b      	ldrh	r3, [r3, #0]
 8000e14:	f3bf 8f5b 	dmb	ish
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	bf00      	nop
      { return load(); }
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <_ZNSt13__atomic_baseItEmIEt>:
      operator-=(__int_type __i) noexcept
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	807b      	strh	r3, [r7, #2]
      { return __atomic_sub_fetch(&_M_i, __i, int(memory_order_seq_cst)); }
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	887a      	ldrh	r2, [r7, #2]
 8000e34:	f3bf 8f5b 	dmb	ish
 8000e38:	e8d3 1f5f 	ldrexh	r1, [r3]
 8000e3c:	eba1 0102 	sub.w	r1, r1, r2
 8000e40:	e8c3 1f50 	strexh	r0, r1, [r3]
 8000e44:	2800      	cmp	r0, #0
 8000e46:	d1f7      	bne.n	8000e38 <_ZNSt13__atomic_baseItEmIEt+0x14>
 8000e48:	f3bf 8f5b 	dmb	ish
 8000e4c:	b28b      	uxth	r3, r1
 8000e4e:	4618      	mov	r0, r3
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr

08000e58 <_ZN5MutexC1Ev>:
#include "semphr.h"

/**
 * @brief Constructor for the Mutex class.
 */
Mutex::Mutex()
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
{
    rtSemaphoreHandle = xSemaphoreCreateMutex();
 8000e60:	2001      	movs	r0, #1
 8000e62:	f002 f8af 	bl	8002fc4 <xQueueCreateMutex>
 8000e66:	4602      	mov	r2, r0
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	601a      	str	r2, [r3, #0]

    CUBE_ASSERT(rtSemaphoreHandle != NULL, "Semaphore creation failed.");
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d105      	bne.n	8000e80 <_ZN5MutexC1Ev+0x28>
 8000e74:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <_ZN5MutexC1Ev+0x34>)
 8000e76:	2215      	movs	r2, #21
 8000e78:	4905      	ldr	r1, [pc, #20]	; (8000e90 <_ZN5MutexC1Ev+0x38>)
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f000 f940 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>
}
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	0800654c 	.word	0x0800654c
 8000e90:	08006568 	.word	0x08006568

08000e94 <_ZN5MutexD1Ev>:


/**
 * @brief Destructor for the Mutex class.
 */
Mutex::~Mutex()
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
{
    vSemaphoreDelete(rtSemaphoreHandle);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f002 fc29 	bl	80036f8 <vQueueDelete>
}
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <_ZN5Mutex4LockEm>:
 * @brief This function is used to lock the Mutex.
 * @param timeout_ms The time to wait for the Mutex before it fails. If timeout_ms is not provided, the function will wait indefinitely.
 * @return True on success, false on failure.
*/
bool Mutex::Lock(uint32_t timeout_ms)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
    return xSemaphoreTake(rtSemaphoreHandle, MS_TO_TICKS(timeout_ms)) == pdTRUE;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ec4:	fb01 f303 	mul.w	r3, r1, r3
 8000ec8:	4908      	ldr	r1, [pc, #32]	; (8000eec <_ZN5Mutex4LockEm+0x3c>)
 8000eca:	fba1 1303 	umull	r1, r3, r1, r3
 8000ece:	099b      	lsrs	r3, r3, #6
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	f002 fb04 	bl	80034e0 <xQueueSemaphoreTake>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	bf0c      	ite	eq
 8000ede:	2301      	moveq	r3, #1
 8000ee0:	2300      	movne	r3, #0
 8000ee2:	b2db      	uxtb	r3, r3
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	10624dd3 	.word	0x10624dd3

08000ef0 <_ZN5Mutex6UnlockEv>:
/**
 * @brief This function will attempt to unlock the mutex
 * @return True on success (mutex unlocked) false in failure (mutex was not unlocked)
*/
bool Mutex::Unlock()
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
    return xSemaphoreGive(rtSemaphoreHandle) == pdTRUE;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6818      	ldr	r0, [r3, #0]
 8000efc:	2300      	movs	r3, #0
 8000efe:	2200      	movs	r2, #0
 8000f00:	2100      	movs	r1, #0
 8000f02:	f002 f877 	bl	8002ff4 <xQueueGenericSend>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	bf0c      	ite	eq
 8000f0c:	2301      	moveq	r3, #1
 8000f0e:	2300      	movne	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <_ZN5QueueC1Et>:

/**
 * @brief Constructor with depth for the Queue class
 * @param depth Queue depth
*/
Queue::Queue(uint16_t depth)
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	807b      	strh	r3, [r7, #2]
{
    //Initialize RTOS Queue handle with given depth
    rtQueueHandle = xQueueCreate(depth, sizeof(Command));
 8000f26:	887b      	ldrh	r3, [r7, #2]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	210c      	movs	r1, #12
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f001 ffd2 	bl	8002ed6 <xQueueGenericCreate>
 8000f32:	4602      	mov	r2, r0
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	601a      	str	r2, [r3, #0]
    queueDepth = depth;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	887a      	ldrh	r2, [r7, #2]
 8000f3c:	809a      	strh	r2, [r3, #4]
}
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <_ZN5Queue4SendER7Command>:
 * @brief Sends a command object to the queue (sends to back of queue in FIFO order)
 * @param command Command object reference to send
 * @return true on success, false on failure (queue full)
*/
bool Queue::Send(Command& command)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
    if (xQueueSend(rtQueueHandle, &command, DEFAULT_QUEUE_SEND_WAIT_TICKS) == pdPASS)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	2300      	movs	r3, #0
 8000f58:	220f      	movs	r2, #15
 8000f5a:	6839      	ldr	r1, [r7, #0]
 8000f5c:	f002 f84a 	bl	8002ff4 <xQueueGenericSend>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	bf0c      	ite	eq
 8000f66:	2301      	moveq	r3, #1
 8000f68:	2300      	movne	r3, #0
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <_ZN5Queue4SendER7Command+0x2c>
        return true;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e006      	b.n	8000f82 <_ZN5Queue4SendER7Command+0x3a>

    //TODO: It may be possible to have this automatically set the command to not free data externally as we've "passed" control of the data over, which might let us use a destructor to free the data

    CUBE_PRINT("Could not send data to queue!\n");
 8000f74:	4805      	ldr	r0, [pc, #20]	; (8000f8c <_ZN5Queue4SendER7Command+0x44>)
 8000f76:	f000 f863 	bl	8001040 <_Z10cube_printPKcz>
    command.Reset();
 8000f7a:	6838      	ldr	r0, [r7, #0]
 8000f7c:	f7ff feec 	bl	8000d58 <_ZN7Command5ResetEv>

    return false;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	080065ac 	.word	0x080065ac

08000f90 <_ZN5Queue11ReceiveWaitER7Command>:
 * @brief Polls queue with specific timeout, blocks forever
 * @param cm Command object to copy received data into
 * @return TRUE if we received a command, FALSE otherwise (should rarely return false)
*/
bool Queue::ReceiveWait(Command& cm)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
    if (xQueueReceive(rtQueueHandle, &cm, HAL_MAX_DELAY) == pdTRUE) {
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa2:	6839      	ldr	r1, [r7, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f002 f9bb 	bl	8003320 <xQueueReceive>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	bf0c      	ite	eq
 8000fb0:	2301      	moveq	r3, #1
 8000fb2:	2300      	movne	r3, #0
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <_ZN5Queue11ReceiveWaitER7Command+0x2e>
        return true;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e000      	b.n	8000fc0 <_ZN5Queue11ReceiveWaitER7Command+0x30>
    }
    return false;
 8000fbe:	2300      	movs	r3, #0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <_Znwj>:

/* Other ------------------------------------------------------------------*/
// Override the new and delete operator to ensure heap4 is used for dynamic memory allocation
inline void* operator new(size_t size) { return cube_malloc(size); }
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff fe05 	bl	8000be0 <_Z11cube_mallocm>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <_ZN4TaskC1Et>:

/**
 * @brief Constructor with queue depth
 * @param depth Optionally 0, uses the given depth for the event queue
*/
Task::Task(uint16_t depth)
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
{
    if (depth == 0)
 8000fec:	887b      	ldrh	r3, [r7, #2]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d103      	bne.n	8000ffa <_ZN4TaskC1Et+0x1a>
        qEvtQueue = nullptr;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	e00b      	b.n	8001012 <_ZN4TaskC1Et+0x32>
    else
        qEvtQueue = new Queue(depth);
 8000ffa:	2008      	movs	r0, #8
 8000ffc:	f7ff ffe4 	bl	8000fc8 <_Znwj>
 8001000:	4603      	mov	r3, r0
 8001002:	461c      	mov	r4, r3
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	4619      	mov	r1, r3
 8001008:	4620      	mov	r0, r4
 800100a:	f7ff ff86 	bl	8000f1a <_ZN5QueueC1Et>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	605c      	str	r4, [r3, #4]
    rtTaskHandle = nullptr;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
}
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bd90      	pop	{r4, r7, pc}

08001022 <_ZN4Task20SendCommandReferenceER7Command>:

    void InitTask();

    Queue* GetEventQueue() const { return qEvtQueue; }
    void SendCommand(Command cmd) { qEvtQueue->Send(cmd); }
    void SendCommandReference(Command& cmd) { qEvtQueue->Send(cmd); }
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
 800102a:	6039      	str	r1, [r7, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	6839      	ldr	r1, [r7, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff88 	bl	8000f48 <_ZN5Queue4SendER7Command>
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <_Z10cube_printPKcz>:
* @brief Variadic print function, sends a command packet to the queue
* @param str String to print with printf style formatting
* @param ... Additional arguments to print if assertion fails, in same format as printf
*/
void cube_print(const char* str, ...)
{
 8001040:	b40f      	push	{r0, r1, r2, r3}
 8001042:	b580      	push	{r7, lr}
 8001044:	b0b6      	sub	sp, #216	; 0xd8
 8001046:	af00      	add	r7, sp, #0
#ifndef DISABLE_DEBUG
    //Try to take the VA list mutex
    if (Global::vaListMutex.Lock(DEBUG_TAKE_MAX_TIME_MS)) {
 8001048:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800104c:	4829      	ldr	r0, [pc, #164]	; (80010f4 <_Z10cube_printPKcz+0xb4>)
 800104e:	f7ff ff2f 	bl	8000eb0 <_ZN5Mutex4LockEm>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d03f      	beq.n	80010d8 <_Z10cube_printPKcz+0x98>
        // If we have a message, and can use VA list, extract the string into a new buffer, and null terminate it
        uint8_t str_buffer[DEBUG_PRINT_MAX_SIZE] = {};
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	f107 0308 	add.w	r3, r7, #8
 8001060:	22bc      	movs	r2, #188	; 0xbc
 8001062:	2100      	movs	r1, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f004 fce3 	bl	8005a30 <memset>
        va_list argument_list;
        va_start(argument_list, str);
 800106a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800106e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
        int16_t buflen = vsnprintf(reinterpret_cast<char*>(str_buffer), sizeof(str_buffer) - 1, str, argument_list);
 8001072:	1d38      	adds	r0, r7, #4
 8001074:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001078:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800107c:	21bf      	movs	r1, #191	; 0xbf
 800107e:	f004 fcc9 	bl	8005a14 <vsniprintf>
 8001082:	4603      	mov	r3, r0
 8001084:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
        va_end(argument_list);
        if (buflen > 0) {
 8001088:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
 800108c:	2b00      	cmp	r3, #0
 800108e:	dd06      	ble.n	800109e <_Z10cube_printPKcz+0x5e>
            str_buffer[buflen] = '\0';
 8001090:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
 8001094:	33d8      	adds	r3, #216	; 0xd8
 8001096:	443b      	add	r3, r7
 8001098:	2200      	movs	r2, #0
 800109a:	f803 2cd4 	strb.w	r2, [r3, #-212]
        }

        // Release the VA List Mutex
        Global::vaListMutex.Unlock();
 800109e:	4815      	ldr	r0, [pc, #84]	; (80010f4 <_Z10cube_printPKcz+0xb4>)
 80010a0:	f7ff ff26 	bl	8000ef0 <_ZN5Mutex6UnlockEv>

        //Generate a command
        Command cmd(DATA_COMMAND, (uint16_t)CUBE_TASK_COMMAND_SEND_DEBUG); // Set the UART channel to send data on
 80010a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010a8:	2201      	movs	r2, #1
 80010aa:	2102      	movs	r1, #2
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fdd5 	bl	8000c5c <_ZN7CommandC1E15GLOBAL_COMMANDSt>

        //Copy data into the command
        cmd.CopyDataToCommand(str_buffer, buflen);
 80010b2:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 80010b6:	1d39      	adds	r1, r7, #4
 80010b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fe25 	bl	8000d0c <_ZN7Command17CopyDataToCommandEPht>

        //Send this packet off to the UART Task
        CubeTask::Inst().SendCommandReference(cmd);
 80010c2:	f7ff f9ff 	bl	80004c4 <_ZN8CubeTask4InstEv>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010ce:	4619      	mov	r1, r3
 80010d0:	4610      	mov	r0, r2
 80010d2:	f7ff ffa6 	bl	8001022 <_ZN4Task20SendCommandReferenceER7Command>
    {
        // Print out that we could not acquire the VA list mutex
        CUBE_ASSERT(false, "Could not acquire VA_LIST mutex");
    }
#endif
}
 80010d6:	e005      	b.n	80010e4 <_Z10cube_printPKcz+0xa4>
        CUBE_ASSERT(false, "Could not acquire VA_LIST mutex");
 80010d8:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <_Z10cube_printPKcz+0xb8>)
 80010da:	2238      	movs	r2, #56	; 0x38
 80010dc:	4907      	ldr	r1, [pc, #28]	; (80010fc <_Z10cube_printPKcz+0xbc>)
 80010de:	2000      	movs	r0, #0
 80010e0:	f000 f80e 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>
}
 80010e4:	bf00      	nop
 80010e6:	37d8      	adds	r7, #216	; 0xd8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010ee:	b004      	add	sp, #16
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000ae4 	.word	0x20000ae4
 80010f8:	080065cc 	.word	0x080065cc
 80010fc:	080065ec 	.word	0x080065ec

08001100 <_Z17cube_assert_debugbPKctS0_z>:
 * @param file File that the assertion is in (__FILE__)
 * @param line Line number that the assertion is on (__LINE__)
 * @param str Optional message to print if assertion fails. Must be less than 192 characters AFTER formatting
 * @param ... Additional arguments to print if assertion fails, in same format as printf
 */
void cube_assert_debug(bool condition, const char* file, const uint16_t line, const char* str, ...) {
 8001100:	b408      	push	{r3}
 8001102:	b580      	push	{r7, lr}
 8001104:	b0d9      	sub	sp, #356	; 0x164
 8001106:	af02      	add	r7, sp, #8
 8001108:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800110c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8001110:	6019      	str	r1, [r3, #0]
 8001112:	4611      	mov	r1, r2
 8001114:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001118:	f2a3 1351 	subw	r3, r3, #337	; 0x151
 800111c:	4602      	mov	r2, r0
 800111e:	701a      	strb	r2, [r3, #0]
 8001120:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001124:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001128:	460a      	mov	r2, r1
 800112a:	801a      	strh	r2, [r3, #0]
    // If assertion succeeds, do nothing
    if (condition) {
 800112c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001130:	f2a3 1351 	subw	r3, r3, #337	; 0x151
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	f040 8091 	bne.w	800125e <_Z17cube_assert_debugbPKctS0_z+0x15e>
        return;
    }

#ifndef DISABLE_DEBUG

    bool printMessage = false;
 800113c:	2300      	movs	r3, #0
 800113e:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157

    // NOTE: Be careful! If va_list funcs while RTOS is active ALL calls to any vsnprint functions MUST have a mutex lock/unlock
    // NOTE: https://nadler.com/embedded/newlibAndFreeRTOS.html

    // We have an assert fail, we try to take control of the Debug semaphore, and then suspend all other parts of the system
    if (Global::vaListMutex.Lock(ASSERT_TAKE_MAX_TIME_MS)) {
 8001142:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001146:	484a      	ldr	r0, [pc, #296]	; (8001270 <_Z17cube_assert_debugbPKctS0_z+0x170>)
 8001148:	f7ff feb2 	bl	8000eb0 <_ZN5Mutex4LockEm>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <_Z17cube_assert_debugbPKctS0_z+0x58>
        // We have the mutex, we can now safely print the message
        printMessage = true;
 8001152:	2301      	movs	r3, #1
 8001154:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
    }

    vTaskSuspendAll();
 8001158:	f002 fee4 	bl	8003f24 <vTaskSuspendAll>

    //If we have the vaListMutex, we can safely use vsnprintf
    if (printMessage) {
 800115c:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8001160:	2b00      	cmp	r3, #0
 8001162:	d072      	beq.n	800124a <_Z17cube_assert_debugbPKctS0_z+0x14a>
        // Print out the assertion header through the supported interface, we don't have a UART task running, so we directly use HAL
        uint8_t header_buf[ASSERT_BUFFER_MAX_SIZE] = {};
 8001164:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001168:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	3304      	adds	r3, #4
 8001172:	229c      	movs	r2, #156	; 0x9c
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f004 fc5a 	bl	8005a30 <memset>
        int16_t res = snprintf(reinterpret_cast<char*>(header_buf), ASSERT_BUFFER_MAX_SIZE - 1, "\r\n\n-- ASSERTION FAILED --\r\nFile [%s] @ Line # [%d]\r\n", file, line);
 800117c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001180:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001184:	881a      	ldrh	r2, [r3, #0]
 8001186:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800118a:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800118e:	f107 000c 	add.w	r0, r7, #12
 8001192:	9200      	str	r2, [sp, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a37      	ldr	r2, [pc, #220]	; (8001274 <_Z17cube_assert_debugbPKctS0_z+0x174>)
 8001198:	219f      	movs	r1, #159	; 0x9f
 800119a:	f004 fbdb 	bl	8005954 <sniprintf>
 800119e:	4603      	mov	r3, r0
 80011a0:	f8a7 3154 	strh.w	r3, [r7, #340]	; 0x154
        if (res < 0) {
 80011a4:	f9b7 3154 	ldrsh.w	r3, [r7, #340]	; 0x154
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	da0a      	bge.n	80011c2 <_Z17cube_assert_debugbPKctS0_z+0xc2>
            // If we failed to generate the header, just format the line number
            snprintf(reinterpret_cast<char*>(header_buf), ASSERT_BUFFER_MAX_SIZE - 1, "\r\n\n-- ASSERTION FAILED --\r\nFile [PATH_TOO_LONG] @ Line # [%d]\r\n", line);
 80011ac:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80011b0:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	f107 000c 	add.w	r0, r7, #12
 80011ba:	4a2f      	ldr	r2, [pc, #188]	; (8001278 <_Z17cube_assert_debugbPKctS0_z+0x178>)
 80011bc:	219f      	movs	r1, #159	; 0x9f
 80011be:	f004 fbc9 	bl	8005954 <sniprintf>
        }

        // Output the header to the debug port
        DEFAULT_DEBUG_UART_DRIVER->Transmit(header_buf, strlen(reinterpret_cast<char*>(header_buf)));
 80011c2:	f107 030c 	add.w	r3, r7, #12
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7fe ffda 	bl	8000180 <strlen>
 80011cc:	4603      	mov	r3, r0
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	4619      	mov	r1, r3
 80011d6:	4829      	ldr	r0, [pc, #164]	; (800127c <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 80011d8:	f000 f972 	bl	80014c0 <_ZN10UARTDriver8TransmitEPht>

        // If we have a message, and can use VA list, extract the string into a new buffer, and null terminate it
        if (printMessage && str != nullptr) {
 80011dc:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d037      	beq.n	8001254 <_Z17cube_assert_debugbPKctS0_z+0x154>
 80011e4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d033      	beq.n	8001254 <_Z17cube_assert_debugbPKctS0_z+0x154>
            uint8_t str_buffer[ASSERT_BUFFER_MAX_SIZE] = {};
 80011ec:	2300      	movs	r3, #0
 80011ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80011f2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011f6:	229c      	movs	r2, #156	; 0x9c
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f004 fc18 	bl	8005a30 <memset>
            va_list argument_list;
            va_start(argument_list, str);
 8001200:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001204:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
            int16_t buflen = vsnprintf(reinterpret_cast<char*>(str_buffer), sizeof(str_buffer) - 1, str, argument_list);
 8001208:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 800120c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001210:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001214:	219f      	movs	r1, #159	; 0x9f
 8001216:	f004 fbfd 	bl	8005a14 <vsniprintf>
 800121a:	4603      	mov	r3, r0
 800121c:	f8a7 3152 	strh.w	r3, [r7, #338]	; 0x152
            va_end(argument_list);
            if (buflen > 0) {
 8001220:	f9b7 3152 	ldrsh.w	r3, [r7, #338]	; 0x152
 8001224:	2b00      	cmp	r3, #0
 8001226:	dd15      	ble.n	8001254 <_Z17cube_assert_debugbPKctS0_z+0x154>
                str_buffer[buflen] = '\0';
 8001228:	f9b7 3152 	ldrsh.w	r3, [r7, #338]	; 0x152
 800122c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001230:	443b      	add	r3, r7
 8001232:	2200      	movs	r2, #0
 8001234:	f803 2cac 	strb.w	r2, [r3, #-172]
                DEFAULT_DEBUG_UART_DRIVER->Transmit(str_buffer, buflen);
 8001238:	f8b7 2152 	ldrh.w	r2, [r7, #338]	; 0x152
 800123c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001240:	4619      	mov	r1, r3
 8001242:	480e      	ldr	r0, [pc, #56]	; (800127c <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 8001244:	f000 f93c 	bl	80014c0 <_ZN10UARTDriver8TransmitEPht>
 8001248:	e004      	b.n	8001254 <_Z17cube_assert_debugbPKctS0_z+0x154>
            }
        }
    }
    else {
        DEFAULT_DEBUG_UART_DRIVER->Transmit((uint8_t*)"-- ASSERTION FAILED --\r\nCould not acquire vaListMutex\r\n", 55);
 800124a:	2237      	movs	r2, #55	; 0x37
 800124c:	490c      	ldr	r1, [pc, #48]	; (8001280 <_Z17cube_assert_debugbPKctS0_z+0x180>)
 800124e:	480b      	ldr	r0, [pc, #44]	; (800127c <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 8001250:	f000 f936 	bl	80014c0 <_ZN10UARTDriver8TransmitEPht>
    }

#endif

    HAL_NVIC_SystemReset();
 8001254:	f000 facb 	bl	80017ee <HAL_NVIC_SystemReset>

    // We should not reach this code, but if we do, we should resume the scheduler
    xTaskResumeAll();
 8001258:	f002 fe72 	bl	8003f40 <xTaskResumeAll>
 800125c:	e000      	b.n	8001260 <_Z17cube_assert_debugbPKctS0_z+0x160>
        return;
 800125e:	bf00      	nop
}
 8001260:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 8001264:	46bd      	mov	sp, r7
 8001266:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800126a:	b001      	add	sp, #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000ae4 	.word	0x20000ae4
 8001274:	08006608 	.word	0x08006608
 8001278:	08006640 	.word	0x08006640
 800127c:	20000088 	.word	0x20000088
 8001280:	08006680 	.word	0x08006680

08001284 <_Z41__static_initialization_and_destruction_0ii>:
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d107      	bne.n	80012a4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800129a:	4293      	cmp	r3, r2
 800129c:	d102      	bne.n	80012a4 <_Z41__static_initialization_and_destruction_0ii+0x20>
Mutex Global::vaListMutex;
 800129e:	4809      	ldr	r0, [pc, #36]	; (80012c4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80012a0:	f7ff fdda 	bl	8000e58 <_ZN5MutexC1Ev>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d107      	bne.n	80012ba <_Z41__static_initialization_and_destruction_0ii+0x36>
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d102      	bne.n	80012ba <_Z41__static_initialization_and_destruction_0ii+0x36>
 80012b4:	4803      	ldr	r0, [pc, #12]	; (80012c4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80012b6:	f7ff fded 	bl	8000e94 <_ZN5MutexD1Ev>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000ae4 	.word	0x20000ae4

080012c8 <_GLOBAL__sub_I__ZN6Global11vaListMutexE>:
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012d0:	2001      	movs	r0, #1
 80012d2:	f7ff ffd7 	bl	8001284 <_Z41__static_initialization_and_destruction_0ii>
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <_GLOBAL__sub_D__ZN6Global11vaListMutexE>:
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
 80012dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012e0:	2000      	movs	r0, #0
 80012e2:	f7ff ffcf 	bl	8001284 <_Z41__static_initialization_and_destruction_0ii>
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <_ZNK7Command14GetDataPointerEv>:

    void Reset();    // Reset the command, equivalent of a destructor that must be called, counts allocations and deallocations, asserts an error if the allocation count is too high

    // Getters
    uint16_t GetDataSize() const;
    uint8_t* GetDataPointer() const { return data; }
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr

080012fe <_ZNK7Command10GetCommandEv>:
    GLOBAL_COMMANDS GetCommand() const { return command; }
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr

08001314 <_ZNK7Command14GetTaskCommandEv>:
    uint16_t GetTaskCommand() const { return taskCommand; }
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	885b      	ldrh	r3, [r3, #2]
 8001320:	4618      	mov	r0, r3
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr

0800132a <_ZN8CubeTask7RunTaskEPv>:
    }

    void InitTask();

protected:
    static void RunTask(void* pvParams) { CubeTask::Inst().Run(pvParams); } // Static Task Interface, passes control to the instance Run();
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	f7ff f8c7 	bl	80004c4 <_ZN8CubeTask4InstEv>
 8001336:	4603      	mov	r3, r0
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f836 	bl	80013ac <_ZN8CubeTask3RunEPv>
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <_ZN8CubeTask8InitTaskEv>:

/**
 * @brief Initializes Cube task with the RTOS scheduler
*/
void CubeTask::InitTask()
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af02      	add	r7, sp, #8
 800134e:	6078      	str	r0, [r7, #4]
    // Make sure the task is not already initialized
    CUBE_ASSERT(rtTaskHandle == nullptr, "Cannot initialize UART task twice");
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d005      	beq.n	8001364 <_ZN8CubeTask8InitTaskEv+0x1c>
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <_ZN8CubeTask8InitTaskEv+0x50>)
 800135a:	2211      	movs	r2, #17
 800135c:	490f      	ldr	r1, [pc, #60]	; (800139c <_ZN8CubeTask8InitTaskEv+0x54>)
 800135e:	2000      	movs	r0, #0
 8001360:	f7ff fece 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>

    // Start the task
    BaseType_t rtValue =
        xTaskCreate((TaskFunction_t)CubeTask::RunTask,
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	9301      	str	r3, [sp, #4]
 8001368:	2302      	movs	r3, #2
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001372:	490b      	ldr	r1, [pc, #44]	; (80013a0 <_ZN8CubeTask8InitTaskEv+0x58>)
 8001374:	480b      	ldr	r0, [pc, #44]	; (80013a4 <_ZN8CubeTask8InitTaskEv+0x5c>)
 8001376:	f002 fbeb 	bl	8003b50 <xTaskCreate>
 800137a:	60f8      	str	r0, [r7, #12]
            (void*)this,
            (UBaseType_t)UART_TASK_RTOS_PRIORITY,
            (TaskHandle_t*)&rtTaskHandle);

    //Ensure creation succeded
    CUBE_ASSERT(rtValue == pdPASS, "CUBETask::InitTask() - xTaskCreate() failed");
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d005      	beq.n	800138e <_ZN8CubeTask8InitTaskEv+0x46>
 8001382:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <_ZN8CubeTask8InitTaskEv+0x60>)
 8001384:	221d      	movs	r2, #29
 8001386:	4905      	ldr	r1, [pc, #20]	; (800139c <_ZN8CubeTask8InitTaskEv+0x54>)
 8001388:	2000      	movs	r0, #0
 800138a:	f7ff feb9 	bl	8001100 <_Z17cube_assert_debugbPKctS0_z>
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	080066b8 	.word	0x080066b8
 800139c:	080066dc 	.word	0x080066dc
 80013a0:	080066f4 	.word	0x080066f4
 80013a4:	0800132b 	.word	0x0800132b
 80013a8:	08006700 	.word	0x08006700

080013ac <_ZN8CubeTask3RunEPv>:
/**
 * @brief Instance Run loop for the Cube Task, runs on scheduler start as long as the task is initialized.
 * @param pvParams RTOS Passed void parameters, contains a pointer to the object instance, should not be used
*/
void CubeTask::Run(void * pvParams)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
    //UART Task loop
    while(1) {
        Command cm;
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fc35 	bl	8000c2a <_ZN7CommandC1Ev>

        //Wait forever for a command
        qEvtQueue->ReceiveWait(cm);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f107 020c 	add.w	r2, r7, #12
 80013c8:	4611      	mov	r1, r2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fde0 	bl	8000f90 <_ZN5Queue11ReceiveWaitER7Command>

        //Process the command
        HandleCommand(cm);
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	4619      	mov	r1, r3
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f000 f802 	bl	80013e0 <_ZN8CubeTask13HandleCommandER7Command>
    }
 80013dc:	e7eb      	b.n	80013b6 <_ZN8CubeTask3RunEPv+0xa>
	...

080013e0 <_ZN8CubeTask13HandleCommandER7Command>:
 * @brief HandleCommand handles any command passed to the Cube task primary event queue. Responsible for
 *           handling all commands, even if unsupported. (Unexpected commands must still be reset)
 * @param cm Reference to the command object to handle
*/
void CubeTask::HandleCommand(Command& cm)
{
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
    //Switch for the GLOBAL_COMMAND
    switch (cm.GetCommand()) {
 80013ea:	6838      	ldr	r0, [r7, #0]
 80013ec:	f7ff ff87 	bl	80012fe <_ZNK7Command10GetCommandEv>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d11c      	bne.n	8001430 <_ZN8CubeTask13HandleCommandER7Command+0x50>
    case DATA_COMMAND: {
        //Switch for task specific command within DATA_COMMAND
        switch (cm.GetTaskCommand()) {
 80013f6:	6838      	ldr	r0, [r7, #0]
 80013f8:	f7ff ff8c 	bl	8001314 <_ZNK7Command14GetTaskCommandEv>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d10d      	bne.n	800141e <_ZN8CubeTask13HandleCommandER7Command+0x3e>
        case CUBE_TASK_COMMAND_SEND_DEBUG:
#ifndef DISABLE_DEBUG
                DEFAULT_DEBUG_UART_DRIVER->Transmit(cm.GetDataPointer(), cm.GetDataSize());
 8001402:	6838      	ldr	r0, [r7, #0]
 8001404:	f7ff ff70 	bl	80012e8 <_ZNK7Command14GetDataPointerEv>
 8001408:	4604      	mov	r4, r0
 800140a:	6838      	ldr	r0, [r7, #0]
 800140c:	f7ff fcc6 	bl	8000d9c <_ZNK7Command11GetDataSizeEv>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	4621      	mov	r1, r4
 8001416:	480e      	ldr	r0, [pc, #56]	; (8001450 <_ZN8CubeTask13HandleCommandER7Command+0x70>)
 8001418:	f000 f852 	bl	80014c0 <_ZN10UARTDriver8TransmitEPht>
#endif
            break;
 800141c:	e008      	b.n	8001430 <_ZN8CubeTask13HandleCommandER7Command+0x50>
        default:
            CUBE_PRINT("CUBETask - Received Unsupported DATA_COMMAND {%d}\n", cm.GetTaskCommand());
 800141e:	6838      	ldr	r0, [r7, #0]
 8001420:	f7ff ff78 	bl	8001314 <_ZNK7Command14GetTaskCommandEv>
 8001424:	4603      	mov	r3, r0
 8001426:	4619      	mov	r1, r3
 8001428:	480a      	ldr	r0, [pc, #40]	; (8001454 <_ZN8CubeTask13HandleCommandER7Command+0x74>)
 800142a:	f7ff fe09 	bl	8001040 <_Z10cube_printPKcz>
            break;
 800142e:	bf00      	nop
        }
    default:
        CUBE_PRINT("CUBETask - Received Unsupported Command {%d}\n", cm.GetCommand());
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	f7ff ff64 	bl	80012fe <_ZNK7Command10GetCommandEv>
 8001436:	4603      	mov	r3, r0
 8001438:	4619      	mov	r1, r3
 800143a:	4807      	ldr	r0, [pc, #28]	; (8001458 <_ZN8CubeTask13HandleCommandER7Command+0x78>)
 800143c:	f7ff fe00 	bl	8001040 <_Z10cube_printPKcz>
        break;
 8001440:	bf00      	nop
    }
    }

    //No matter what we happens, we must reset allocated data
    cm.Reset();
 8001442:	6838      	ldr	r0, [r7, #0]
 8001444:	f7ff fc88 	bl	8000d58 <_ZN7Command5ResetEv>
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bd90      	pop	{r4, r7, pc}
 8001450:	20000088 	.word	0x20000088
 8001454:	0800672c 	.word	0x0800672c
 8001458:	08006760 	.word	0x08006760

0800145c <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800146c:	2b40      	cmp	r3, #64	; 0x40
 800146e:	bf0c      	ite	eq
 8001470:	2301      	moveq	r3, #1
 8001472:	2300      	movne	r3, #0
 8001474:	b2db      	uxtb	r3, r3
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001490:	2b80      	cmp	r3, #128	; 0x80
 8001492:	bf0c      	ite	eq
 8001494:	2301      	moveq	r3, #1
 8001496:	2300      	movne	r3, #0
 8001498:	b2db      	uxtb	r3, r3
}
 800149a:	4618      	mov	r0, r3
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80014b0:	78fa      	ldrb	r2, [r7, #3]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	605a      	str	r2, [r3, #4]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <_ZN10UARTDriver8TransmitEPht>:
 * @param data The data to transmit
 * @param len The length of the data to transmit
 * @return True if the transmission was successful, false otherwise
 */
bool UARTDriver::Transmit(uint8_t* data, uint16_t len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	4613      	mov	r3, r2
 80014cc:	80fb      	strh	r3, [r7, #6]
    // Loop through and transmit each byte via. polling
    for (uint16_t i = 0; i < len; i++) {
 80014ce:	2300      	movs	r3, #0
 80014d0:	82fb      	strh	r3, [r7, #22]
 80014d2:	e019      	b.n	8001508 <_ZN10UARTDriver8TransmitEPht+0x48>
        LL_USART_TransmitData8(kUart_, data[i]);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6818      	ldr	r0, [r3, #0]
 80014d8:	8afb      	ldrh	r3, [r7, #22]
 80014da:	68ba      	ldr	r2, [r7, #8]
 80014dc:	4413      	add	r3, r2
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff ffdf 	bl	80014a4 <LL_USART_TransmitData8>

        // Wait until the TX Register Empty Flag is set
        while (!LL_USART_IsActiveFlag_TXE(kUart_)) {}
 80014e6:	bf00      	nop
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ffc7 	bl	8001480 <LL_USART_IsActiveFlag_TXE>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	bf0c      	ite	eq
 80014f8:	2301      	moveq	r3, #1
 80014fa:	2300      	movne	r3, #0
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f2      	bne.n	80014e8 <_ZN10UARTDriver8TransmitEPht+0x28>
    for (uint16_t i = 0; i < len; i++) {
 8001502:	8afb      	ldrh	r3, [r7, #22]
 8001504:	3301      	adds	r3, #1
 8001506:	82fb      	strh	r3, [r7, #22]
 8001508:	8afa      	ldrh	r2, [r7, #22]
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	429a      	cmp	r2, r3
 800150e:	d3e1      	bcc.n	80014d4 <_ZN10UARTDriver8TransmitEPht+0x14>
    }

    // Wait until the transfer complete flag is set
    while (!LL_USART_IsActiveFlag_TC(kUart_)) {}
 8001510:	bf00      	nop
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff ffa0 	bl	800145c <LL_USART_IsActiveFlag_TC>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	bf0c      	ite	eq
 8001522:	2301      	moveq	r3, #1
 8001524:	2300      	movne	r3, #0
 8001526:	b2db      	uxtb	r3, r3
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f2      	bne.n	8001512 <_ZN10UARTDriver8TransmitEPht+0x52>

    return true;
 800152c:	2301      	movs	r3, #1
}
 800152e:	4618      	mov	r0, r3
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800153c:	2300      	movs	r3, #0
 800153e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001540:	2003      	movs	r0, #3
 8001542:	f000 f92d 	bl	80017a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001546:	200f      	movs	r0, #15
 8001548:	f000 f80e 	bl	8001568 <HAL_InitTick>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d002      	beq.n	8001558 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	71fb      	strb	r3, [r7, #7]
 8001556:	e001      	b.n	800155c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001558:	f7ff fa5a 	bl	8000a10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800155c:	79fb      	ldrb	r3, [r7, #7]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001570:	2300      	movs	r3, #0
 8001572:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_InitTick+0x68>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d022      	beq.n	80015c2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_InitTick+0x6c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_InitTick+0x68>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001588:	fbb1 f3f3 	udiv	r3, r1, r3
 800158c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f000 f930 	bl	80017f6 <HAL_SYSTICK_Config>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d10f      	bne.n	80015bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b0f      	cmp	r3, #15
 80015a0:	d809      	bhi.n	80015b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a2:	2200      	movs	r2, #0
 80015a4:	6879      	ldr	r1, [r7, #4]
 80015a6:	f04f 30ff 	mov.w	r0, #4294967295
 80015aa:	f000 f904 	bl	80017b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015ae:	4a0a      	ldr	r2, [pc, #40]	; (80015d8 <HAL_InitTick+0x70>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	e007      	b.n	80015c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	73fb      	strb	r3, [r7, #15]
 80015ba:	e004      	b.n	80015c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	73fb      	strb	r3, [r7, #15]
 80015c0:	e001      	b.n	80015c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000008 	.word	0x20000008
 80015d4:	20000000 	.word	0x20000000
 80015d8:	20000004 	.word	0x20000004

080015dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <HAL_IncTick+0x1c>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4b05      	ldr	r3, [pc, #20]	; (80015fc <HAL_IncTick+0x20>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4413      	add	r3, r2
 80015ea:	4a03      	ldr	r2, [pc, #12]	; (80015f8 <HAL_IncTick+0x1c>)
 80015ec:	6013      	str	r3, [r2, #0]
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000ae8 	.word	0x20000ae8
 80015fc:	20000008 	.word	0x20000008

08001600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return uwTick;
 8001604:	4b02      	ldr	r3, [pc, #8]	; (8001610 <HAL_GetTick+0x10>)
 8001606:	681b      	ldr	r3, [r3, #0]
}
 8001608:	4618      	mov	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	20000ae8 	.word	0x20000ae8

08001614 <__NVIC_SetPriorityGrouping>:
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <__NVIC_SetPriorityGrouping+0x44>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001630:	4013      	ands	r3, r2
 8001632:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800163c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001646:	4a04      	ldr	r2, [pc, #16]	; (8001658 <__NVIC_SetPriorityGrouping+0x44>)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	60d3      	str	r3, [r2, #12]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <__NVIC_GetPriorityGrouping>:
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001660:	4b04      	ldr	r3, [pc, #16]	; (8001674 <__NVIC_GetPriorityGrouping+0x18>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	0a1b      	lsrs	r3, r3, #8
 8001666:	f003 0307 	and.w	r3, r3, #7
}
 800166a:	4618      	mov	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_SetPriority>:
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	2b00      	cmp	r3, #0
 800168a:	db0a      	blt.n	80016a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	b2da      	uxtb	r2, r3
 8001690:	490c      	ldr	r1, [pc, #48]	; (80016c4 <__NVIC_SetPriority+0x4c>)
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	0112      	lsls	r2, r2, #4
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	440b      	add	r3, r1
 800169c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80016a0:	e00a      	b.n	80016b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4908      	ldr	r1, [pc, #32]	; (80016c8 <__NVIC_SetPriority+0x50>)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	3b04      	subs	r3, #4
 80016b0:	0112      	lsls	r2, r2, #4
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	440b      	add	r3, r1
 80016b6:	761a      	strb	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	e000e100 	.word	0xe000e100
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <NVIC_EncodePriority>:
{
 80016cc:	b480      	push	{r7}
 80016ce:	b089      	sub	sp, #36	; 0x24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f1c3 0307 	rsb	r3, r3, #7
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	bf28      	it	cs
 80016ea:	2304      	movcs	r3, #4
 80016ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	3304      	adds	r3, #4
 80016f2:	2b06      	cmp	r3, #6
 80016f4:	d902      	bls.n	80016fc <NVIC_EncodePriority+0x30>
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	3b03      	subs	r3, #3
 80016fa:	e000      	b.n	80016fe <NVIC_EncodePriority+0x32>
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	f04f 32ff 	mov.w	r2, #4294967295
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	43da      	mvns	r2, r3
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	401a      	ands	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001714:	f04f 31ff 	mov.w	r1, #4294967295
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	fa01 f303 	lsl.w	r3, r1, r3
 800171e:	43d9      	mvns	r1, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001724:	4313      	orrs	r3, r2
}
 8001726:	4618      	mov	r0, r3
 8001728:	3724      	adds	r7, #36	; 0x24
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001734:	f3bf 8f4f 	dsb	sy
}
 8001738:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800173a:	4b06      	ldr	r3, [pc, #24]	; (8001754 <__NVIC_SystemReset+0x24>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001742:	4904      	ldr	r1, [pc, #16]	; (8001754 <__NVIC_SystemReset+0x24>)
 8001744:	4b04      	ldr	r3, [pc, #16]	; (8001758 <__NVIC_SystemReset+0x28>)
 8001746:	4313      	orrs	r3, r2
 8001748:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800174a:	f3bf 8f4f 	dsb	sy
}
 800174e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <__NVIC_SystemReset+0x20>
 8001754:	e000ed00 	.word	0xe000ed00
 8001758:	05fa0004 	.word	0x05fa0004

0800175c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800176c:	d301      	bcc.n	8001772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176e:	2301      	movs	r3, #1
 8001770:	e00f      	b.n	8001792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001772:	4a0a      	ldr	r2, [pc, #40]	; (800179c <SysTick_Config+0x40>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800177a:	210f      	movs	r1, #15
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f7ff ff7a 	bl	8001678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <SysTick_Config+0x40>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800178a:	4b04      	ldr	r3, [pc, #16]	; (800179c <SysTick_Config+0x40>)
 800178c:	2207      	movs	r2, #7
 800178e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	e000e010 	.word	0xe000e010

080017a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff ff33 	bl	8001614 <__NVIC_SetPriorityGrouping>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b086      	sub	sp, #24
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	4603      	mov	r3, r0
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
 80017c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c8:	f7ff ff48 	bl	800165c <__NVIC_GetPriorityGrouping>
 80017cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	6978      	ldr	r0, [r7, #20]
 80017d4:	f7ff ff7a 	bl	80016cc <NVIC_EncodePriority>
 80017d8:	4602      	mov	r2, r0
 80017da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff49 	bl	8001678 <__NVIC_SetPriority>
}
 80017e6:	bf00      	nop
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80017f2:	f7ff ff9d 	bl	8001730 <__NVIC_SystemReset>

080017f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ffac 	bl	800175c <SysTick_Config>
 8001804:	4603      	mov	r3, r0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e00e      	b.n	800183e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	795b      	ldrb	r3, [r3, #5]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d105      	bne.n	8001836 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff f921 	bl	8000a78 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2201      	movs	r2, #1
 800183a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e31d      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800185a:	4b94      	ldr	r3, [pc, #592]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001864:	4b91      	ldr	r3, [pc, #580]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800186c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	2b00      	cmp	r3, #0
 8001878:	d07b      	beq.n	8001972 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b08      	cmp	r3, #8
 800187e:	d006      	beq.n	800188e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2b0c      	cmp	r3, #12
 8001884:	d10f      	bne.n	80018a6 <HAL_RCC_OscConfig+0x5e>
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800188c:	d10b      	bne.n	80018a6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188e:	4b87      	ldr	r3, [pc, #540]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d06a      	beq.n	8001970 <HAL_RCC_OscConfig+0x128>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d166      	bne.n	8001970 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e2f7      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d106      	bne.n	80018bc <HAL_RCC_OscConfig+0x74>
 80018ae:	4b7f      	ldr	r3, [pc, #508]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a7e      	ldr	r2, [pc, #504]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	e02d      	b.n	8001918 <HAL_RCC_OscConfig+0xd0>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d10c      	bne.n	80018de <HAL_RCC_OscConfig+0x96>
 80018c4:	4b79      	ldr	r3, [pc, #484]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a78      	ldr	r2, [pc, #480]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	4b76      	ldr	r3, [pc, #472]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a75      	ldr	r2, [pc, #468]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	e01c      	b.n	8001918 <HAL_RCC_OscConfig+0xd0>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b05      	cmp	r3, #5
 80018e4:	d10c      	bne.n	8001900 <HAL_RCC_OscConfig+0xb8>
 80018e6:	4b71      	ldr	r3, [pc, #452]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a70      	ldr	r2, [pc, #448]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	4b6e      	ldr	r3, [pc, #440]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a6d      	ldr	r2, [pc, #436]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80018f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	e00b      	b.n	8001918 <HAL_RCC_OscConfig+0xd0>
 8001900:	4b6a      	ldr	r3, [pc, #424]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a69      	ldr	r2, [pc, #420]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800190a:	6013      	str	r3, [r2, #0]
 800190c:	4b67      	ldr	r3, [pc, #412]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a66      	ldr	r2, [pc, #408]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d013      	beq.n	8001948 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001920:	f7ff fe6e 	bl	8001600 <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001928:	f7ff fe6a 	bl	8001600 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b64      	cmp	r3, #100	; 0x64
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e2ad      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800193a:	4b5c      	ldr	r3, [pc, #368]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0f0      	beq.n	8001928 <HAL_RCC_OscConfig+0xe0>
 8001946:	e014      	b.n	8001972 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001948:	f7ff fe5a 	bl	8001600 <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001950:	f7ff fe56 	bl	8001600 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b64      	cmp	r3, #100	; 0x64
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e299      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001962:	4b52      	ldr	r3, [pc, #328]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f0      	bne.n	8001950 <HAL_RCC_OscConfig+0x108>
 800196e:	e000      	b.n	8001972 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d05a      	beq.n	8001a34 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	2b04      	cmp	r3, #4
 8001982:	d005      	beq.n	8001990 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	2b0c      	cmp	r3, #12
 8001988:	d119      	bne.n	80019be <HAL_RCC_OscConfig+0x176>
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d116      	bne.n	80019be <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001990:	4b46      	ldr	r3, [pc, #280]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <HAL_RCC_OscConfig+0x160>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d001      	beq.n	80019a8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e276      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a8:	4b40      	ldr	r3, [pc, #256]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	691b      	ldr	r3, [r3, #16]
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	493d      	ldr	r1, [pc, #244]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019bc:	e03a      	b.n	8001a34 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d020      	beq.n	8001a08 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c6:	4b3a      	ldr	r3, [pc, #232]	; (8001ab0 <HAL_RCC_OscConfig+0x268>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7ff fe18 	bl	8001600 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d4:	f7ff fe14 	bl	8001600 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e257      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019e6:	4b31      	ldr	r3, [pc, #196]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f2:	4b2e      	ldr	r3, [pc, #184]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	492a      	ldr	r1, [pc, #168]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	604b      	str	r3, [r1, #4]
 8001a06:	e015      	b.n	8001a34 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a08:	4b29      	ldr	r3, [pc, #164]	; (8001ab0 <HAL_RCC_OscConfig+0x268>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fdf7 	bl	8001600 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a16:	f7ff fdf3 	bl	8001600 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e236      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a28:	4b20      	ldr	r3, [pc, #128]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1f0      	bne.n	8001a16 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0310 	and.w	r3, r3, #16
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80b8 	beq.w	8001bb2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d170      	bne.n	8001b2a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a48:	4b18      	ldr	r3, [pc, #96]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d005      	beq.n	8001a60 <HAL_RCC_OscConfig+0x218>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e21a      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a1a      	ldr	r2, [r3, #32]
 8001a64:	4b11      	ldr	r3, [pc, #68]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d921      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 fc09 	bl	800228c <RCC_SetFlashLatencyFromMSIRange>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e208      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a84:	4b09      	ldr	r3, [pc, #36]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	4906      	ldr	r1, [pc, #24]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a96:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	061b      	lsls	r3, r3, #24
 8001aa4:	4901      	ldr	r1, [pc, #4]	; (8001aac <HAL_RCC_OscConfig+0x264>)
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	604b      	str	r3, [r1, #4]
 8001aaa:	e020      	b.n	8001aee <HAL_RCC_OscConfig+0x2a6>
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab4:	4b99      	ldr	r3, [pc, #612]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	4996      	ldr	r1, [pc, #600]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac6:	4b95      	ldr	r3, [pc, #596]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	061b      	lsls	r3, r3, #24
 8001ad4:	4991      	ldr	r1, [pc, #580]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1b      	ldr	r3, [r3, #32]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 fbd4 	bl	800228c <RCC_SetFlashLatencyFromMSIRange>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e1d3      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a1b      	ldr	r3, [r3, #32]
 8001af2:	0b5b      	lsrs	r3, r3, #13
 8001af4:	3301      	adds	r3, #1
 8001af6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001afe:	4a87      	ldr	r2, [pc, #540]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001b00:	6892      	ldr	r2, [r2, #8]
 8001b02:	0912      	lsrs	r2, r2, #4
 8001b04:	f002 020f 	and.w	r2, r2, #15
 8001b08:	4985      	ldr	r1, [pc, #532]	; (8001d20 <HAL_RCC_OscConfig+0x4d8>)
 8001b0a:	5c8a      	ldrb	r2, [r1, r2]
 8001b0c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b0e:	4a85      	ldr	r2, [pc, #532]	; (8001d24 <HAL_RCC_OscConfig+0x4dc>)
 8001b10:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b12:	4b85      	ldr	r3, [pc, #532]	; (8001d28 <HAL_RCC_OscConfig+0x4e0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fd26 	bl	8001568 <HAL_InitTick>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d045      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001b26:	7bfb      	ldrb	r3, [r7, #15]
 8001b28:	e1b5      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d029      	beq.n	8001b86 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b32:	4b7e      	ldr	r3, [pc, #504]	; (8001d2c <HAL_RCC_OscConfig+0x4e4>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff fd62 	bl	8001600 <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b40:	f7ff fd5e 	bl	8001600 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e1a1      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b52:	4b72      	ldr	r3, [pc, #456]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0f0      	beq.n	8001b40 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b5e:	4b6f      	ldr	r3, [pc, #444]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a1b      	ldr	r3, [r3, #32]
 8001b6a:	496c      	ldr	r1, [pc, #432]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b70:	4b6a      	ldr	r3, [pc, #424]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	061b      	lsls	r3, r3, #24
 8001b7e:	4967      	ldr	r1, [pc, #412]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
 8001b84:	e015      	b.n	8001bb2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b86:	4b69      	ldr	r3, [pc, #420]	; (8001d2c <HAL_RCC_OscConfig+0x4e4>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fd38 	bl	8001600 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b94:	f7ff fd34 	bl	8001600 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e177      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ba6:	4b5d      	ldr	r3, [pc, #372]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d030      	beq.n	8001c20 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d016      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc6:	4b5a      	ldr	r3, [pc, #360]	; (8001d30 <HAL_RCC_OscConfig+0x4e8>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fd18 	bl	8001600 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bd4:	f7ff fd14 	bl	8001600 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e157      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001be6:	4b4d      	ldr	r3, [pc, #308]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x38c>
 8001bf2:	e015      	b.n	8001c20 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bf4:	4b4e      	ldr	r3, [pc, #312]	; (8001d30 <HAL_RCC_OscConfig+0x4e8>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff fd01 	bl	8001600 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c02:	f7ff fcfd 	bl	8001600 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e140      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c14:	4b41      	ldr	r3, [pc, #260]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f0      	bne.n	8001c02 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 80b5 	beq.w	8001d98 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c32:	4b3a      	ldr	r3, [pc, #232]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10d      	bne.n	8001c5a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	4b37      	ldr	r3, [pc, #220]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c42:	4a36      	ldr	r2, [pc, #216]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c48:	6253      	str	r3, [r2, #36]	; 0x24
 8001c4a:	4b34      	ldr	r3, [pc, #208]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c56:	2301      	movs	r3, #1
 8001c58:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5a:	4b36      	ldr	r3, [pc, #216]	; (8001d34 <HAL_RCC_OscConfig+0x4ec>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d118      	bne.n	8001c98 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c66:	4b33      	ldr	r3, [pc, #204]	; (8001d34 <HAL_RCC_OscConfig+0x4ec>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a32      	ldr	r2, [pc, #200]	; (8001d34 <HAL_RCC_OscConfig+0x4ec>)
 8001c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c72:	f7ff fcc5 	bl	8001600 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c7a:	f7ff fcc1 	bl	8001600 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b64      	cmp	r3, #100	; 0x64
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e104      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8c:	4b29      	ldr	r3, [pc, #164]	; (8001d34 <HAL_RCC_OscConfig+0x4ec>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x466>
 8001ca0:	4b1e      	ldr	r3, [pc, #120]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca4:	4a1d      	ldr	r2, [pc, #116]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001caa:	6353      	str	r3, [r2, #52]	; 0x34
 8001cac:	e02d      	b.n	8001d0a <HAL_RCC_OscConfig+0x4c2>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d10c      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x488>
 8001cb6:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cba:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cc0:	6353      	str	r3, [r2, #52]	; 0x34
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cc6:	4a15      	ldr	r2, [pc, #84]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ccc:	6353      	str	r3, [r2, #52]	; 0x34
 8001cce:	e01c      	b.n	8001d0a <HAL_RCC_OscConfig+0x4c2>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	2b05      	cmp	r3, #5
 8001cd6:	d10c      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4aa>
 8001cd8:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cdc:	4a0f      	ldr	r2, [pc, #60]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ce2:	6353      	str	r3, [r2, #52]	; 0x34
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001ce6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ce8:	4a0c      	ldr	r2, [pc, #48]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cee:	6353      	str	r3, [r2, #52]	; 0x34
 8001cf0:	e00b      	b.n	8001d0a <HAL_RCC_OscConfig+0x4c2>
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cf6:	4a09      	ldr	r2, [pc, #36]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001cf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cfc:	6353      	str	r3, [r2, #52]	; 0x34
 8001cfe:	4b07      	ldr	r3, [pc, #28]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d02:	4a06      	ldr	r2, [pc, #24]	; (8001d1c <HAL_RCC_OscConfig+0x4d4>)
 8001d04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d08:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d024      	beq.n	8001d5c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d12:	f7ff fc75 	bl	8001600 <HAL_GetTick>
 8001d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d18:	e019      	b.n	8001d4e <HAL_RCC_OscConfig+0x506>
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	080067b4 	.word	0x080067b4
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20000004 	.word	0x20000004
 8001d2c:	42470020 	.word	0x42470020
 8001d30:	42470680 	.word	0x42470680
 8001d34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d38:	f7ff fc62 	bl	8001600 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e0a3      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d4e:	4b54      	ldr	r3, [pc, #336]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d0ee      	beq.n	8001d38 <HAL_RCC_OscConfig+0x4f0>
 8001d5a:	e014      	b.n	8001d86 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff fc50 	bl	8001600 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d62:	e00a      	b.n	8001d7a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d64:	f7ff fc4c 	bl	8001600 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e08d      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d7a:	4b49      	ldr	r3, [pc, #292]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1ee      	bne.n	8001d64 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d86:	7ffb      	ldrb	r3, [r7, #31]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d105      	bne.n	8001d98 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d8c:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d90:	4a43      	ldr	r2, [pc, #268]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001d92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d96:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d079      	beq.n	8001e94 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	2b0c      	cmp	r3, #12
 8001da4:	d056      	beq.n	8001e54 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d13b      	bne.n	8001e26 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dae:	4b3d      	ldr	r3, [pc, #244]	; (8001ea4 <HAL_RCC_OscConfig+0x65c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fc24 	bl	8001600 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dbc:	f7ff fc20 	bl	8001600 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e063      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dce:	4b34      	ldr	r3, [pc, #208]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dda:	4b31      	ldr	r3, [pc, #196]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dea:	4319      	orrs	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df0:	430b      	orrs	r3, r1
 8001df2:	492b      	ldr	r1, [pc, #172]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001df8:	4b2a      	ldr	r3, [pc, #168]	; (8001ea4 <HAL_RCC_OscConfig+0x65c>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfe:	f7ff fbff 	bl	8001600 <HAL_GetTick>
 8001e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e06:	f7ff fbfb 	bl	8001600 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e03e      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e18:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0f0      	beq.n	8001e06 <HAL_RCC_OscConfig+0x5be>
 8001e24:	e036      	b.n	8001e94 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e26:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <HAL_RCC_OscConfig+0x65c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2c:	f7ff fbe8 	bl	8001600 <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e34:	f7ff fbe4 	bl	8001600 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e027      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e46:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d1f0      	bne.n	8001e34 <HAL_RCC_OscConfig+0x5ec>
 8001e52:	e01f      	b.n	8001e94 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e01a      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_RCC_OscConfig+0x658>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d10d      	bne.n	8001e90 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d106      	bne.n	8001e90 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d001      	beq.n	8001e94 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3720      	adds	r7, #32
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	42470060 	.word	0x42470060

08001ea8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d101      	bne.n	8001ebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e11a      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ebc:	4b8f      	ldr	r3, [pc, #572]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	683a      	ldr	r2, [r7, #0]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d919      	bls.n	8001efe <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d105      	bne.n	8001edc <HAL_RCC_ClockConfig+0x34>
 8001ed0:	4b8a      	ldr	r3, [pc, #552]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a89      	ldr	r2, [pc, #548]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8001ed6:	f043 0304 	orr.w	r3, r3, #4
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	4b87      	ldr	r3, [pc, #540]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f023 0201 	bic.w	r2, r3, #1
 8001ee4:	4985      	ldr	r1, [pc, #532]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eec:	4b83      	ldr	r3, [pc, #524]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d001      	beq.n	8001efe <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e0f9      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d008      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f0a:	4b7d      	ldr	r3, [pc, #500]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	497a      	ldr	r1, [pc, #488]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 808e 	beq.w	8002046 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d107      	bne.n	8001f42 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f32:	4b73      	ldr	r3, [pc, #460]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d121      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e0d7      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	2b03      	cmp	r3, #3
 8001f48:	d107      	bne.n	8001f5a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f4a:	4b6d      	ldr	r3, [pc, #436]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d115      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e0cb      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d107      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f62:	4b67      	ldr	r3, [pc, #412]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d109      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e0bf      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f72:	4b63      	ldr	r3, [pc, #396]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0b7      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f82:	4b5f      	ldr	r3, [pc, #380]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f023 0203 	bic.w	r2, r3, #3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	495c      	ldr	r1, [pc, #368]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f94:	f7ff fb34 	bl	8001600 <HAL_GetTick>
 8001f98:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d112      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa4:	f7ff fb2c 	bl	8001600 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e09b      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fba:	4b51      	ldr	r3, [pc, #324]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b08      	cmp	r3, #8
 8001fc4:	d1ee      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0xfc>
 8001fc6:	e03e      	b.n	8002046 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	d112      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fd0:	e00a      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd2:	f7ff fb15 	bl	8001600 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e084      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fe8:	4b45      	ldr	r3, [pc, #276]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 030c 	and.w	r3, r3, #12
 8001ff0:	2b0c      	cmp	r3, #12
 8001ff2:	d1ee      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0x12a>
 8001ff4:	e027      	b.n	8002046 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d11d      	bne.n	800203a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ffe:	e00a      	b.n	8002016 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002000:	f7ff fafe 	bl	8001600 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	f241 3288 	movw	r2, #5000	; 0x1388
 800200e:	4293      	cmp	r3, r2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e06d      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002016:	4b3a      	ldr	r3, [pc, #232]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b04      	cmp	r3, #4
 8002020:	d1ee      	bne.n	8002000 <HAL_RCC_ClockConfig+0x158>
 8002022:	e010      	b.n	8002046 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002024:	f7ff faec 	bl	8001600 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002032:	4293      	cmp	r3, r2
 8002034:	d901      	bls.n	800203a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e05b      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800203a:	4b31      	ldr	r3, [pc, #196]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1ee      	bne.n	8002024 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002046:	4b2d      	ldr	r3, [pc, #180]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d219      	bcs.n	8002088 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d105      	bne.n	8002066 <HAL_RCC_ClockConfig+0x1be>
 800205a:	4b28      	ldr	r3, [pc, #160]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a27      	ldr	r2, [pc, #156]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8002060:	f043 0304 	orr.w	r3, r3, #4
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	4b25      	ldr	r3, [pc, #148]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f023 0201 	bic.w	r2, r3, #1
 800206e:	4923      	ldr	r1, [pc, #140]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	4313      	orrs	r3, r2
 8002074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002076:	4b21      	ldr	r3, [pc, #132]	; (80020fc <HAL_RCC_ClockConfig+0x254>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d001      	beq.n	8002088 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e034      	b.n	80020f2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b00      	cmp	r3, #0
 8002092:	d008      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002094:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	4917      	ldr	r1, [pc, #92]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d009      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020b2:	4b13      	ldr	r3, [pc, #76]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	490f      	ldr	r1, [pc, #60]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020c6:	f000 f823 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 80020ca:	4602      	mov	r2, r0
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <HAL_RCC_ClockConfig+0x258>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	091b      	lsrs	r3, r3, #4
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	490b      	ldr	r1, [pc, #44]	; (8002104 <HAL_RCC_ClockConfig+0x25c>)
 80020d8:	5ccb      	ldrb	r3, [r1, r3]
 80020da:	fa22 f303 	lsr.w	r3, r2, r3
 80020de:	4a0a      	ldr	r2, [pc, #40]	; (8002108 <HAL_RCC_ClockConfig+0x260>)
 80020e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020e2:	4b0a      	ldr	r3, [pc, #40]	; (800210c <HAL_RCC_ClockConfig+0x264>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fa3e 	bl	8001568 <HAL_InitTick>
 80020ec:	4603      	mov	r3, r0
 80020ee:	72fb      	strb	r3, [r7, #11]

  return status;
 80020f0:	7afb      	ldrb	r3, [r7, #11]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023c00 	.word	0x40023c00
 8002100:	40023800 	.word	0x40023800
 8002104:	080067b4 	.word	0x080067b4
 8002108:	20000000 	.word	0x20000000
 800210c:	20000004 	.word	0x20000004

08002110 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002114:	b08e      	sub	sp, #56	; 0x38
 8002116:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002118:	4b58      	ldr	r3, [pc, #352]	; (800227c <HAL_RCC_GetSysClockFreq+0x16c>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800211e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002120:	f003 030c 	and.w	r3, r3, #12
 8002124:	2b0c      	cmp	r3, #12
 8002126:	d00d      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x34>
 8002128:	2b0c      	cmp	r3, #12
 800212a:	f200 8092 	bhi.w	8002252 <HAL_RCC_GetSysClockFreq+0x142>
 800212e:	2b04      	cmp	r3, #4
 8002130:	d002      	beq.n	8002138 <HAL_RCC_GetSysClockFreq+0x28>
 8002132:	2b08      	cmp	r3, #8
 8002134:	d003      	beq.n	800213e <HAL_RCC_GetSysClockFreq+0x2e>
 8002136:	e08c      	b.n	8002252 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002138:	4b51      	ldr	r3, [pc, #324]	; (8002280 <HAL_RCC_GetSysClockFreq+0x170>)
 800213a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800213c:	e097      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800213e:	4b51      	ldr	r3, [pc, #324]	; (8002284 <HAL_RCC_GetSysClockFreq+0x174>)
 8002140:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002142:	e094      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002146:	0c9b      	lsrs	r3, r3, #18
 8002148:	f003 020f 	and.w	r2, r3, #15
 800214c:	4b4e      	ldr	r3, [pc, #312]	; (8002288 <HAL_RCC_GetSysClockFreq+0x178>)
 800214e:	5c9b      	ldrb	r3, [r3, r2]
 8002150:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002154:	0d9b      	lsrs	r3, r3, #22
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	3301      	adds	r3, #1
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800215e:	4b47      	ldr	r3, [pc, #284]	; (800227c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d021      	beq.n	80021ae <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	2200      	movs	r2, #0
 800216e:	61bb      	str	r3, [r7, #24]
 8002170:	61fa      	str	r2, [r7, #28]
 8002172:	4b44      	ldr	r3, [pc, #272]	; (8002284 <HAL_RCC_GetSysClockFreq+0x174>)
 8002174:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002178:	464a      	mov	r2, r9
 800217a:	fb03 f202 	mul.w	r2, r3, r2
 800217e:	2300      	movs	r3, #0
 8002180:	4644      	mov	r4, r8
 8002182:	fb04 f303 	mul.w	r3, r4, r3
 8002186:	4413      	add	r3, r2
 8002188:	4a3e      	ldr	r2, [pc, #248]	; (8002284 <HAL_RCC_GetSysClockFreq+0x174>)
 800218a:	4644      	mov	r4, r8
 800218c:	fba4 0102 	umull	r0, r1, r4, r2
 8002190:	440b      	add	r3, r1
 8002192:	4619      	mov	r1, r3
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	2200      	movs	r2, #0
 8002198:	613b      	str	r3, [r7, #16]
 800219a:	617a      	str	r2, [r7, #20]
 800219c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80021a0:	f7fd fff6 	bl	8000190 <__aeabi_uldivmod>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4613      	mov	r3, r2
 80021aa:	637b      	str	r3, [r7, #52]	; 0x34
 80021ac:	e04e      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b0:	2200      	movs	r2, #0
 80021b2:	469a      	mov	sl, r3
 80021b4:	4693      	mov	fp, r2
 80021b6:	4652      	mov	r2, sl
 80021b8:	465b      	mov	r3, fp
 80021ba:	f04f 0000 	mov.w	r0, #0
 80021be:	f04f 0100 	mov.w	r1, #0
 80021c2:	0159      	lsls	r1, r3, #5
 80021c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021c8:	0150      	lsls	r0, r2, #5
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	ebb2 080a 	subs.w	r8, r2, sl
 80021d2:	eb63 090b 	sbc.w	r9, r3, fp
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80021ea:	ebb2 0408 	subs.w	r4, r2, r8
 80021ee:	eb63 0509 	sbc.w	r5, r3, r9
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	00eb      	lsls	r3, r5, #3
 80021fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002200:	00e2      	lsls	r2, r4, #3
 8002202:	4614      	mov	r4, r2
 8002204:	461d      	mov	r5, r3
 8002206:	eb14 030a 	adds.w	r3, r4, sl
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	eb45 030b 	adc.w	r3, r5, fp
 8002210:	607b      	str	r3, [r7, #4]
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800221e:	4629      	mov	r1, r5
 8002220:	028b      	lsls	r3, r1, #10
 8002222:	4620      	mov	r0, r4
 8002224:	4629      	mov	r1, r5
 8002226:	4604      	mov	r4, r0
 8002228:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800222c:	4601      	mov	r1, r0
 800222e:	028a      	lsls	r2, r1, #10
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002236:	2200      	movs	r2, #0
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	60fa      	str	r2, [r7, #12]
 800223c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002240:	f7fd ffa6 	bl	8000190 <__aeabi_uldivmod>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	4613      	mov	r3, r2
 800224a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 800224c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800224e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002250:	e00d      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002252:	4b0a      	ldr	r3, [pc, #40]	; (800227c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	0b5b      	lsrs	r3, r3, #13
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	3301      	adds	r3, #1
 8002262:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800226c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800226e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002270:	4618      	mov	r0, r3
 8002272:	3738      	adds	r7, #56	; 0x38
 8002274:	46bd      	mov	sp, r7
 8002276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	00f42400 	.word	0x00f42400
 8002284:	016e3600 	.word	0x016e3600
 8002288:	080067a8 	.word	0x080067a8

0800228c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800228c:	b480      	push	{r7}
 800228e:	b087      	sub	sp, #28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002294:	2300      	movs	r3, #0
 8002296:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002298:	4b29      	ldr	r3, [pc, #164]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d12c      	bne.n	80022fe <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022a4:	4b26      	ldr	r3, [pc, #152]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80022b0:	4b24      	ldr	r3, [pc, #144]	; (8002344 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	e016      	b.n	80022ea <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022bc:	4b20      	ldr	r3, [pc, #128]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c0:	4a1f      	ldr	r2, [pc, #124]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022c6:	6253      	str	r3, [r2, #36]	; 0x24
 80022c8:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80022d4:	4b1b      	ldr	r3, [pc, #108]	; (8002344 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80022dc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80022de:	4b18      	ldr	r3, [pc, #96]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e2:	4a17      	ldr	r2, [pc, #92]	; (8002340 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80022e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e8:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80022f0:	d105      	bne.n	80022fe <RCC_SetFlashLatencyFromMSIRange+0x72>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80022f8:	d101      	bne.n	80022fe <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80022fa:	2301      	movs	r3, #1
 80022fc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d105      	bne.n	8002310 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002304:	4b10      	ldr	r3, [pc, #64]	; (8002348 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a0f      	ldr	r2, [pc, #60]	; (8002348 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800230a:	f043 0304 	orr.w	r3, r3, #4
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	4b0d      	ldr	r3, [pc, #52]	; (8002348 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f023 0201 	bic.w	r2, r3, #1
 8002318:	490b      	ldr	r1, [pc, #44]	; (8002348 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002320:	4b09      	ldr	r3, [pc, #36]	; (8002348 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	429a      	cmp	r2, r3
 800232c:	d001      	beq.n	8002332 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	371c      	adds	r7, #28
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	40023800 	.word	0x40023800
 8002344:	40007000 	.word	0x40007000
 8002348:	40023c00 	.word	0x40023c00

0800234c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800234c:	b480      	push	{r7}
 800234e:	b089      	sub	sp, #36	; 0x24
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	fab3 f383 	clz	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	2103      	movs	r1, #3
 8002374:	fa01 f303 	lsl.w	r3, r1, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	401a      	ands	r2, r3
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	fa93 f3a3 	rbit	r3, r3
 8002386:	61bb      	str	r3, [r7, #24]
  return result;
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	fab3 f383 	clz	r3, r3
 800238e:	b2db      	uxtb	r3, r3
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	fa01 f303 	lsl.w	r3, r1, r3
 8002398:	431a      	orrs	r2, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	601a      	str	r2, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	3724      	adds	r7, #36	; 0x24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	43db      	mvns	r3, r3
 80023bc:	401a      	ands	r2, r3
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	6879      	ldr	r1, [r7, #4]
 80023c2:	fb01 f303 	mul.w	r3, r1, r3
 80023c6:	431a      	orrs	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	605a      	str	r2, [r3, #4]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr

080023d6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b089      	sub	sp, #36	; 0x24
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	fa93 f3a3 	rbit	r3, r3
 80023f0:	613b      	str	r3, [r7, #16]
  return result;
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	fab3 f383 	clz	r3, r3
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	2103      	movs	r1, #3
 80023fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002402:	43db      	mvns	r3, r3
 8002404:	401a      	ands	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	fa93 f3a3 	rbit	r3, r3
 8002410:	61bb      	str	r3, [r7, #24]
  return result;
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	fab3 f383 	clz	r3, r3
 8002418:	b2db      	uxtb	r3, r3
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	431a      	orrs	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002428:	bf00      	nop
 800242a:	3724      	adds	r7, #36	; 0x24
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr

08002432 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002432:	b480      	push	{r7}
 8002434:	b089      	sub	sp, #36	; 0x24
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	68da      	ldr	r2, [r3, #12]
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	fa93 f3a3 	rbit	r3, r3
 800244c:	613b      	str	r3, [r7, #16]
  return result;
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	fab3 f383 	clz	r3, r3
 8002454:	b2db      	uxtb	r3, r3
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	2103      	movs	r1, #3
 800245a:	fa01 f303 	lsl.w	r3, r1, r3
 800245e:	43db      	mvns	r3, r3
 8002460:	401a      	ands	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa93 f3a3 	rbit	r3, r3
 800246c:	61bb      	str	r3, [r7, #24]
  return result;
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	fab3 f383 	clz	r3, r3
 8002474:	b2db      	uxtb	r3, r3
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	fa01 f303 	lsl.w	r3, r1, r3
 800247e:	431a      	orrs	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	60da      	str	r2, [r3, #12]
}
 8002484:	bf00      	nop
 8002486:	3724      	adds	r7, #36	; 0x24
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr

0800248e <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800248e:	b480      	push	{r7}
 8002490:	b089      	sub	sp, #36	; 0x24
 8002492:	af00      	add	r7, sp, #0
 8002494:	60f8      	str	r0, [r7, #12]
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a1a      	ldr	r2, [r3, #32]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	fa93 f3a3 	rbit	r3, r3
 80024a8:	613b      	str	r3, [r7, #16]
  return result;
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	fab3 f383 	clz	r3, r3
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	210f      	movs	r1, #15
 80024b6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ba:	43db      	mvns	r3, r3
 80024bc:	401a      	ands	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	61bb      	str	r3, [r7, #24]
  return result;
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	fab3 f383 	clz	r3, r3
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	431a      	orrs	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80024e0:	bf00      	nop
 80024e2:	3724      	adds	r7, #36	; 0x24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr

080024ea <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b089      	sub	sp, #36	; 0x24
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	60f8      	str	r0, [r7, #12]
 80024f2:	60b9      	str	r1, [r7, #8]
 80024f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	0a1b      	lsrs	r3, r3, #8
 80024fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa93 f3a3 	rbit	r3, r3
 8002506:	613b      	str	r3, [r7, #16]
  return result;
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	fab3 f383 	clz	r3, r3
 800250e:	b2db      	uxtb	r3, r3
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	210f      	movs	r1, #15
 8002514:	fa01 f303 	lsl.w	r3, r1, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	401a      	ands	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	fa93 f3a3 	rbit	r3, r3
 8002528:	61bb      	str	r3, [r7, #24]
  return result;
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	fab3 f383 	clz	r3, r3
 8002530:	b2db      	uxtb	r3, r3
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	6879      	ldr	r1, [r7, #4]
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	431a      	orrs	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002540:	bf00      	nop
 8002542:	3724      	adds	r7, #36	; 0x24
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b088      	sub	sp, #32
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002554:	2300      	movs	r3, #0
 8002556:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8002558:	2300      	movs	r3, #0
 800255a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	fa93 f3a3 	rbit	r3, r3
 8002568:	613b      	str	r3, [r7, #16]
  return result;
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	fab3 f383 	clz	r3, r3
 8002570:	b2db      	uxtb	r3, r3
 8002572:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002574:	e050      	b.n	8002618 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	2101      	movs	r1, #1
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	fa01 f303 	lsl.w	r3, r1, r3
 8002582:	4013      	ands	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d042      	beq.n	8002612 <LL_GPIO_Init+0xc8>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d003      	beq.n	800259c <LL_GPIO_Init+0x52>
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b02      	cmp	r3, #2
 800259a:	d10d      	bne.n	80025b8 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	461a      	mov	r2, r3
 80025a2:	69b9      	ldr	r1, [r7, #24]
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7ff ff16 	bl	80023d6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	461a      	mov	r2, r3
 80025b0:	69b9      	ldr	r1, [r7, #24]
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff fef8 	bl	80023a8 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	461a      	mov	r2, r3
 80025be:	69b9      	ldr	r1, [r7, #24]
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff ff36 	bl	8002432 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d11a      	bne.n	8002604 <LL_GPIO_Init+0xba>
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	fa93 f3a3 	rbit	r3, r3
 80025d8:	60bb      	str	r3, [r7, #8]
  return result;
 80025da:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b07      	cmp	r3, #7
 80025e4:	d807      	bhi.n	80025f6 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	461a      	mov	r2, r3
 80025ec:	69b9      	ldr	r1, [r7, #24]
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7ff ff4d 	bl	800248e <LL_GPIO_SetAFPin_0_7>
 80025f4:	e006      	b.n	8002604 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	461a      	mov	r2, r3
 80025fc:	69b9      	ldr	r1, [r7, #24]
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff ff73 	bl	80024ea <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	461a      	mov	r2, r3
 800260a:	69b9      	ldr	r1, [r7, #24]
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7ff fe9d 	bl	800234c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3301      	adds	r3, #1
 8002616:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	fa22 f303 	lsr.w	r3, r2, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1a7      	bne.n	8002576 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3720      	adds	r7, #32
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_4
  *         @arg @ref LL_RCC_MSIRANGE_5
  *         @arg @ref LL_RCC_MSIRANGE_6
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 8002634:	4b03      	ldr	r3, [pc, #12]	; (8002644 <LL_RCC_MSI_GetRange+0x14>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800263c:	4618      	mov	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	40023800 	.word	0x40023800

08002648 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800264c:	4b03      	ldr	r3, [pc, #12]	; (800265c <LL_RCC_GetSysClkSource+0x14>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 030c 	and.w	r3, r3, #12
}
 8002654:	4618      	mov	r0, r3
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr
 800265c:	40023800 	.word	0x40023800

08002660 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002664:	4b03      	ldr	r3, [pc, #12]	; (8002674 <LL_RCC_GetAHBPrescaler+0x14>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	40023800 	.word	0x40023800

08002678 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800267c:	4b03      	ldr	r3, [pc, #12]	; (800268c <LL_RCC_GetAPB1Prescaler+0x14>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr
 800268c:	40023800 	.word	0x40023800

08002690 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002694:	4b03      	ldr	r3, [pc, #12]	; (80026a4 <LL_RCC_GetAPB2Prescaler+0x14>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800269c:	4618      	mov	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	40023800 	.word	0x40023800

080026a8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80026ac:	4b03      	ldr	r3, [pc, #12]	; (80026bc <LL_RCC_PLL_GetMainSource+0x14>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	40023800 	.word	0x40023800

080026c0 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_24
  *         @arg @ref LL_RCC_PLL_MUL_32
  *         @arg @ref LL_RCC_PLL_MUL_48
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80026c4:	4b03      	ldr	r3, [pc, #12]	; (80026d4 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr
 80026d4:	40023800 	.word	0x40023800

080026d8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLL_DIV_2
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 80026dc:	4b03      	ldr	r3, [pc, #12]	; (80026ec <LL_RCC_PLL_GetDivider+0x14>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr
 80026ec:	40023800 	.word	0x40023800

080026f0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80026f8:	f000 f820 	bl	800273c <RCC_GetSystemClockFreq>
 80026fc:	4602      	mov	r2, r0
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f000 f868 	bl	80027dc <RCC_GetHCLKClockFreq>
 800270c:	4602      	mov	r2, r0
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f876 	bl	8002808 <RCC_GetPCLK1ClockFreq>
 800271c:	4602      	mov	r2, r0
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f882 	bl	8002830 <RCC_GetPCLK2ClockFreq>
 800272c:	4602      	mov	r2, r0
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	60da      	str	r2, [r3, #12]
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002742:	f7ff ff81 	bl	8002648 <LL_RCC_GetSysClkSource>
 8002746:	4603      	mov	r3, r0
 8002748:	2b0c      	cmp	r3, #12
 800274a:	d832      	bhi.n	80027b2 <RCC_GetSystemClockFreq+0x76>
 800274c:	a201      	add	r2, pc, #4	; (adr r2, 8002754 <RCC_GetSystemClockFreq+0x18>)
 800274e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002752:	bf00      	nop
 8002754:	08002789 	.word	0x08002789
 8002758:	080027b3 	.word	0x080027b3
 800275c:	080027b3 	.word	0x080027b3
 8002760:	080027b3 	.word	0x080027b3
 8002764:	0800279f 	.word	0x0800279f
 8002768:	080027b3 	.word	0x080027b3
 800276c:	080027b3 	.word	0x080027b3
 8002770:	080027b3 	.word	0x080027b3
 8002774:	080027a5 	.word	0x080027a5
 8002778:	080027b3 	.word	0x080027b3
 800277c:	080027b3 	.word	0x080027b3
 8002780:	080027b3 	.word	0x080027b3
 8002784:	080027ab 	.word	0x080027ab
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002788:	f7ff ff52 	bl	8002630 <LL_RCC_MSI_GetRange>
 800278c:	4603      	mov	r3, r0
 800278e:	0b5b      	lsrs	r3, r3, #13
 8002790:	3301      	adds	r3, #1
 8002792:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	607b      	str	r3, [r7, #4]
      break;
 800279c:	e014      	b.n	80027c8 <RCC_GetSystemClockFreq+0x8c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <RCC_GetSystemClockFreq+0x98>)
 80027a0:	607b      	str	r3, [r7, #4]
      break;
 80027a2:	e011      	b.n	80027c8 <RCC_GetSystemClockFreq+0x8c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80027a4:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <RCC_GetSystemClockFreq+0x9c>)
 80027a6:	607b      	str	r3, [r7, #4]
      break;
 80027a8:	e00e      	b.n	80027c8 <RCC_GetSystemClockFreq+0x8c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80027aa:	f000 f855 	bl	8002858 <RCC_PLL_GetFreqDomain_SYS>
 80027ae:	6078      	str	r0, [r7, #4]
      break;
 80027b0:	e00a      	b.n	80027c8 <RCC_GetSystemClockFreq+0x8c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80027b2:	f7ff ff3d 	bl	8002630 <LL_RCC_MSI_GetRange>
 80027b6:	4603      	mov	r3, r0
 80027b8:	0b5b      	lsrs	r3, r3, #13
 80027ba:	3301      	adds	r3, #1
 80027bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	607b      	str	r3, [r7, #4]
      break;
 80027c6:	bf00      	nop
  }

  return frequency;
 80027c8:	687b      	ldr	r3, [r7, #4]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	016e3600 	.word	0x016e3600

080027dc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80027e4:	f7ff ff3c 	bl	8002660 <LL_RCC_GetAHBPrescaler>
 80027e8:	4603      	mov	r3, r0
 80027ea:	091b      	lsrs	r3, r3, #4
 80027ec:	f003 030f 	and.w	r3, r3, #15
 80027f0:	4a04      	ldr	r2, [pc, #16]	; (8002804 <RCC_GetHCLKClockFreq+0x28>)
 80027f2:	5cd3      	ldrb	r3, [r2, r3]
 80027f4:	461a      	mov	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	40d3      	lsrs	r3, r2
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	080067b4 	.word	0x080067b4

08002808 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002810:	f7ff ff32 	bl	8002678 <LL_RCC_GetAPB1Prescaler>
 8002814:	4603      	mov	r3, r0
 8002816:	0a1b      	lsrs	r3, r3, #8
 8002818:	4a04      	ldr	r2, [pc, #16]	; (800282c <RCC_GetPCLK1ClockFreq+0x24>)
 800281a:	5cd3      	ldrb	r3, [r2, r3]
 800281c:	461a      	mov	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	40d3      	lsrs	r3, r2
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	080067c4 	.word	0x080067c4

08002830 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002838:	f7ff ff2a 	bl	8002690 <LL_RCC_GetAPB2Prescaler>
 800283c:	4603      	mov	r3, r0
 800283e:	0adb      	lsrs	r3, r3, #11
 8002840:	4a04      	ldr	r2, [pc, #16]	; (8002854 <RCC_GetPCLK2ClockFreq+0x24>)
 8002842:	5cd3      	ldrb	r3, [r2, r3]
 8002844:	461a      	mov	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	40d3      	lsrs	r3, r2
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	080067c4 	.word	0x080067c4

08002858 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002858:	b590      	push	{r4, r7, lr}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
  uint32_t pllsource, pllinputfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800285e:	f7ff ff23 	bl	80026a8 <LL_RCC_PLL_GetMainSource>
 8002862:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d004      	beq.n	8002874 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002870:	d003      	beq.n	800287a <RCC_PLL_GetFreqDomain_SYS+0x22>
 8002872:	e005      	b.n	8002880 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002874:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8002876:	607b      	str	r3, [r7, #4]
      break;
 8002878:	e005      	b.n	8002886 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800287a:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800287c:	607b      	str	r3, [r7, #4]
      break;
 800287e:	e002      	b.n	8002886 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 8002880:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8002882:	607b      	str	r3, [r7, #4]
      break;
 8002884:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 8002886:	f7ff ff1b 	bl	80026c0 <LL_RCC_PLL_GetMultiplicator>
 800288a:	4603      	mov	r3, r0
 800288c:	0c9b      	lsrs	r3, r3, #18
 800288e:	4a0a      	ldr	r2, [pc, #40]	; (80028b8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8002890:	5cd3      	ldrb	r3, [r2, r3]
 8002892:	461a      	mov	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	fb03 f402 	mul.w	r4, r3, r2
 800289a:	f7ff ff1d 	bl	80026d8 <LL_RCC_PLL_GetDivider>
 800289e:	4603      	mov	r3, r0
 80028a0:	0d9b      	lsrs	r3, r3, #22
 80028a2:	3301      	adds	r3, #1
 80028a4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd90      	pop	{r4, r7, pc}
 80028b0:	00f42400 	.word	0x00f42400
 80028b4:	016e3600 	.word	0x016e3600
 80028b8:	080067a8 	.word	0x080067a8

080028bc <LL_USART_IsEnabled>:
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028d0:	bf0c      	ite	eq
 80028d2:	2301      	moveq	r3, #1
 80028d4:	2300      	movne	r3, #0
 80028d6:	b2db      	uxtb	r3, r3
}
 80028d8:	4618      	mov	r0, r3
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	bc80      	pop	{r7}
 80028e0:	4770      	bx	lr

080028e2 <LL_USART_SetStopBitsLength>:
{
 80028e2:	b480      	push	{r7}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
 80028ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	611a      	str	r2, [r3, #16]
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <LL_USART_SetHWFlowCtrl>:
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	615a      	str	r2, [r3, #20]
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr
	...

0800292c <LL_USART_SetBaudRate>:
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
 8002938:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002940:	d152      	bne.n	80029e8 <LL_USART_SetBaudRate+0xbc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	4613      	mov	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	009a      	lsls	r2, r3, #2
 800294c:	441a      	add	r2, r3
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	4a4f      	ldr	r2, [pc, #316]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	095b      	lsrs	r3, r3, #5
 800295e:	b29b      	uxth	r3, r3
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	b299      	uxth	r1, r3
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	4613      	mov	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	009a      	lsls	r2, r3, #2
 800296e:	441a      	add	r2, r3
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	fbb2 f2f3 	udiv	r2, r2, r3
 8002978:	4b46      	ldr	r3, [pc, #280]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 800297a:	fba3 0302 	umull	r0, r3, r3, r2
 800297e:	095b      	lsrs	r3, r3, #5
 8002980:	2064      	movs	r0, #100	; 0x64
 8002982:	fb00 f303 	mul.w	r3, r0, r3
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	3332      	adds	r3, #50	; 0x32
 800298c:	4a41      	ldr	r2, [pc, #260]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 800298e:	fba2 2303 	umull	r2, r3, r2, r3
 8002992:	095b      	lsrs	r3, r3, #5
 8002994:	b29b      	uxth	r3, r3
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	b29b      	uxth	r3, r3
 800299a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800299e:	b29b      	uxth	r3, r3
 80029a0:	440b      	add	r3, r1
 80029a2:	b299      	uxth	r1, r3
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	4613      	mov	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	009a      	lsls	r2, r3, #2
 80029ae:	441a      	add	r2, r3
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80029b8:	4b36      	ldr	r3, [pc, #216]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 80029ba:	fba3 0302 	umull	r0, r3, r3, r2
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	2064      	movs	r0, #100	; 0x64
 80029c2:	fb00 f303 	mul.w	r3, r0, r3
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	00db      	lsls	r3, r3, #3
 80029ca:	3332      	adds	r3, #50	; 0x32
 80029cc:	4a31      	ldr	r2, [pc, #196]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 80029ce:	fba2 2303 	umull	r2, r3, r2, r3
 80029d2:	095b      	lsrs	r3, r3, #5
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	b29b      	uxth	r3, r3
 80029dc:	440b      	add	r3, r1
 80029de:	b29b      	uxth	r3, r3
 80029e0:	461a      	mov	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	609a      	str	r2, [r3, #8]
}
 80029e6:	e04f      	b.n	8002a88 <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	4613      	mov	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	009a      	lsls	r2, r3, #2
 80029f2:	441a      	add	r2, r3
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029fc:	4a25      	ldr	r2, [pc, #148]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	095b      	lsrs	r3, r3, #5
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	b299      	uxth	r1, r3
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	009a      	lsls	r2, r3, #2
 8002a14:	441a      	add	r2, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a1e:	4b1d      	ldr	r3, [pc, #116]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 8002a20:	fba3 0302 	umull	r0, r3, r3, r2
 8002a24:	095b      	lsrs	r3, r3, #5
 8002a26:	2064      	movs	r0, #100	; 0x64
 8002a28:	fb00 f303 	mul.w	r3, r0, r3
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	011b      	lsls	r3, r3, #4
 8002a30:	3332      	adds	r3, #50	; 0x32
 8002a32:	4a18      	ldr	r2, [pc, #96]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 8002a34:	fba2 2303 	umull	r2, r3, r2, r3
 8002a38:	095b      	lsrs	r3, r3, #5
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	440b      	add	r3, r1
 8002a44:	b299      	uxth	r1, r3
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4413      	add	r3, r2
 8002a4e:	009a      	lsls	r2, r3, #2
 8002a50:	441a      	add	r2, r3
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a5a:	4b0e      	ldr	r3, [pc, #56]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 8002a5c:	fba3 0302 	umull	r0, r3, r3, r2
 8002a60:	095b      	lsrs	r3, r3, #5
 8002a62:	2064      	movs	r0, #100	; 0x64
 8002a64:	fb00 f303 	mul.w	r3, r0, r3
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	3332      	adds	r3, #50	; 0x32
 8002a6e:	4a09      	ldr	r2, [pc, #36]	; (8002a94 <LL_USART_SetBaudRate+0x168>)
 8002a70:	fba2 2303 	umull	r2, r3, r2, r3
 8002a74:	095b      	lsrs	r3, r3, #5
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	440b      	add	r3, r1
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	461a      	mov	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	609a      	str	r2, [r3, #8]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	51eb851f 	.word	0x51eb851f

08002a98 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff ff06 	bl	80028bc <LL_USART_IsEnabled>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d157      	bne.n	8002b66 <LL_USART_Init+0xce>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002abe:	f023 030c 	bic.w	r3, r3, #12
 8002ac2:	683a      	ldr	r2, [r7, #0]
 8002ac4:	6851      	ldr	r1, [r2, #4]
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	68d2      	ldr	r2, [r2, #12]
 8002aca:	4311      	orrs	r1, r2
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	6912      	ldr	r2, [r2, #16]
 8002ad0:	4311      	orrs	r1, r2
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	6992      	ldr	r2, [r2, #24]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff fefc 	bl	80028e2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	4619      	mov	r1, r3
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7ff ff08 	bl	8002906 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002af6:	f107 0308 	add.w	r3, r7, #8
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff fdf8 	bl	80026f0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a1b      	ldr	r2, [pc, #108]	; (8002b70 <LL_USART_Init+0xd8>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d102      	bne.n	8002b0e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	61bb      	str	r3, [r7, #24]
 8002b0c:	e01a      	b.n	8002b44 <LL_USART_Init+0xac>
    }
    else if (USARTx == USART2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a18      	ldr	r2, [pc, #96]	; (8002b74 <LL_USART_Init+0xdc>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d102      	bne.n	8002b1c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	61bb      	str	r3, [r7, #24]
 8002b1a:	e013      	b.n	8002b44 <LL_USART_Init+0xac>
    }
    else if (USARTx == USART3)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a16      	ldr	r2, [pc, #88]	; (8002b78 <LL_USART_Init+0xe0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d102      	bne.n	8002b2a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	61bb      	str	r3, [r7, #24]
 8002b28:	e00c      	b.n	8002b44 <LL_USART_Init+0xac>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <LL_USART_Init+0xe4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d102      	bne.n	8002b38 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	61bb      	str	r3, [r7, #24]
 8002b36:	e005      	b.n	8002b44 <LL_USART_Init+0xac>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a11      	ldr	r2, [pc, #68]	; (8002b80 <LL_USART_Init+0xe8>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d101      	bne.n	8002b44 <LL_USART_Init+0xac>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00d      	beq.n	8002b66 <LL_USART_Init+0xce>
        && (USART_InitStruct->BaudRate != 0U))
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d009      	beq.n	8002b66 <LL_USART_Init+0xce>
    {
      status = SUCCESS;
 8002b52:	2300      	movs	r3, #0
 8002b54:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002b5e:	69b9      	ldr	r1, [r7, #24]
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff fee3 	bl	800292c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002b66:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3720      	adds	r7, #32
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40013800 	.word	0x40013800
 8002b74:	40004400 	.word	0x40004400
 8002b78:	40004800 	.word	0x40004800
 8002b7c:	40004c00 	.word	0x40004c00
 8002b80:	40005000 	.word	0x40005000

08002b84 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002b88:	f001 f95c 	bl	8003e44 <vTaskStartScheduler>
  
  return osOK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b084      	sub	sp, #16
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <osDelay+0x16>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	e000      	b.n	8002baa <osDelay+0x18>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	4618      	mov	r0, r3
 8002bac:	f001 f916 	bl	8003ddc <vTaskDelay>
  
  return osOK;
 8002bb0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f103 0208 	add.w	r2, r3, #8
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f103 0208 	add.w	r2, r3, #8
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f103 0208 	add.w	r2, r3, #8
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr

08002bf8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	601a      	str	r2, [r3, #0]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr

08002c56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c56:	b480      	push	{r7}
 8002c58:	b085      	sub	sp, #20
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
 8002c5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c6c:	d103      	bne.n	8002c76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	e00c      	b.n	8002c90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3308      	adds	r3, #8
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	e002      	b.n	8002c84 <vListInsert+0x2e>
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	60fb      	str	r3, [r7, #12]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d2f6      	bcs.n	8002c7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	1c5a      	adds	r2, r3, #1
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	601a      	str	r2, [r3, #0]
}
 8002cbc:	bf00      	nop
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr

08002cc6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b085      	sub	sp, #20
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6892      	ldr	r2, [r2, #8]
 8002cdc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	6852      	ldr	r2, [r2, #4]
 8002ce6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d103      	bne.n	8002cfa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	1e5a      	subs	r2, r3, #1
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3714      	adds	r7, #20
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr

08002d18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d10a      	bne.n	8002d42 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d30:	f383 8811 	msr	BASEPRI, r3
 8002d34:	f3bf 8f6f 	isb	sy
 8002d38:	f3bf 8f4f 	dsb	sy
 8002d3c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002d3e:	bf00      	nop
 8002d40:	e7fe      	b.n	8002d40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002d42:	f002 fb0b 	bl	800535c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4e:	68f9      	ldr	r1, [r7, #12]
 8002d50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d52:	fb01 f303 	mul.w	r3, r1, r3
 8002d56:	441a      	add	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d72:	3b01      	subs	r3, #1
 8002d74:	68f9      	ldr	r1, [r7, #12]
 8002d76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d78:	fb01 f303 	mul.w	r3, r1, r3
 8002d7c:	441a      	add	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	22ff      	movs	r2, #255	; 0xff
 8002d86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	22ff      	movs	r2, #255	; 0xff
 8002d8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d114      	bne.n	8002dc2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01a      	beq.n	8002dd6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	3310      	adds	r3, #16
 8002da4:	4618      	mov	r0, r3
 8002da6:	f001 fae5 	bl	8004374 <xTaskRemoveFromEventList>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d012      	beq.n	8002dd6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <xQueueGenericReset+0xcc>)
 8002db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	e009      	b.n	8002dd6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	3310      	adds	r3, #16
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff fef7 	bl	8002bba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	3324      	adds	r3, #36	; 0x24
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fef2 	bl	8002bba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002dd6:	f002 faf1 	bl	80053bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002dda:	2301      	movs	r3, #1
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	e000ed04 	.word	0xe000ed04

08002de8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08e      	sub	sp, #56	; 0x38
 8002dec:	af02      	add	r7, sp, #8
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
 8002df4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d10a      	bne.n	8002e12 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e00:	f383 8811 	msr	BASEPRI, r3
 8002e04:	f3bf 8f6f 	isb	sy
 8002e08:	f3bf 8f4f 	dsb	sy
 8002e0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e0e:	bf00      	nop
 8002e10:	e7fe      	b.n	8002e10 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1c:	f383 8811 	msr	BASEPRI, r3
 8002e20:	f3bf 8f6f 	isb	sy
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e2a:	bf00      	nop
 8002e2c:	e7fe      	b.n	8002e2c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <xQueueGenericCreateStatic+0x52>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <xQueueGenericCreateStatic+0x56>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e000      	b.n	8002e40 <xQueueGenericCreateStatic+0x58>
 8002e3e:	2300      	movs	r3, #0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10a      	bne.n	8002e5a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	623b      	str	r3, [r7, #32]
}
 8002e56:	bf00      	nop
 8002e58:	e7fe      	b.n	8002e58 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <xQueueGenericCreateStatic+0x7e>
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <xQueueGenericCreateStatic+0x82>
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <xQueueGenericCreateStatic+0x84>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10a      	bne.n	8002e86 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e74:	f383 8811 	msr	BASEPRI, r3
 8002e78:	f3bf 8f6f 	isb	sy
 8002e7c:	f3bf 8f4f 	dsb	sy
 8002e80:	61fb      	str	r3, [r7, #28]
}
 8002e82:	bf00      	nop
 8002e84:	e7fe      	b.n	8002e84 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e86:	2348      	movs	r3, #72	; 0x48
 8002e88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b48      	cmp	r3, #72	; 0x48
 8002e8e:	d00a      	beq.n	8002ea6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e94:	f383 8811 	msr	BASEPRI, r3
 8002e98:	f3bf 8f6f 	isb	sy
 8002e9c:	f3bf 8f4f 	dsb	sy
 8002ea0:	61bb      	str	r3, [r7, #24]
}
 8002ea2:	bf00      	nop
 8002ea4:	e7fe      	b.n	8002ea4 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00d      	beq.n	8002ecc <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002eb8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 f843 	bl	8002f52 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3730      	adds	r7, #48	; 0x30
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b08a      	sub	sp, #40	; 0x28
 8002eda:	af02      	add	r7, sp, #8
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10a      	bne.n	8002f00 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eee:	f383 8811 	msr	BASEPRI, r3
 8002ef2:	f3bf 8f6f 	isb	sy
 8002ef6:	f3bf 8f4f 	dsb	sy
 8002efa:	613b      	str	r3, [r7, #16]
}
 8002efc:	bf00      	nop
 8002efe:	e7fe      	b.n	8002efe <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d102      	bne.n	8002f0c <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002f06:	2300      	movs	r3, #0
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	e004      	b.n	8002f16 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	fb02 f303 	mul.w	r3, r2, r3
 8002f14:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	3348      	adds	r3, #72	; 0x48
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f002 fb1e 	bl	800555c <pvPortMalloc>
 8002f20:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00f      	beq.n	8002f48 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	3348      	adds	r3, #72	; 0x48
 8002f2c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f36:	79fa      	ldrb	r2, [r7, #7]
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	68b9      	ldr	r1, [r7, #8]
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 f805 	bl	8002f52 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002f48:	69bb      	ldr	r3, [r7, #24]
	}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b084      	sub	sp, #16
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	60b9      	str	r1, [r7, #8]
 8002f5c:	607a      	str	r2, [r7, #4]
 8002f5e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d103      	bne.n	8002f6e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e002      	b.n	8002f74 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	68ba      	ldr	r2, [r7, #8]
 8002f7e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f80:	2101      	movs	r1, #1
 8002f82:	69b8      	ldr	r0, [r7, #24]
 8002f84:	f7ff fec8 	bl	8002d18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f88:	bf00      	nop
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00e      	beq.n	8002fbc <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f81c 	bl	8002ff4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002fbc:	bf00      	nop
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	617b      	str	r3, [r7, #20]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	6939      	ldr	r1, [r7, #16]
 8002fdc:	6978      	ldr	r0, [r7, #20]
 8002fde:	f7ff ff7a 	bl	8002ed6 <xQueueGenericCreate>
 8002fe2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f7ff ffd3 	bl	8002f90 <prvInitialiseMutex>

		return pxNewQueue;
 8002fea:	68fb      	ldr	r3, [r7, #12]
	}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08e      	sub	sp, #56	; 0x38
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003002:	2300      	movs	r3, #0
 8003004:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800300a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10a      	bne.n	8003026 <xQueueGenericSend+0x32>
	__asm volatile
 8003010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003014:	f383 8811 	msr	BASEPRI, r3
 8003018:	f3bf 8f6f 	isb	sy
 800301c:	f3bf 8f4f 	dsb	sy
 8003020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003022:	bf00      	nop
 8003024:	e7fe      	b.n	8003024 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d103      	bne.n	8003034 <xQueueGenericSend+0x40>
 800302c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <xQueueGenericSend+0x44>
 8003034:	2301      	movs	r3, #1
 8003036:	e000      	b.n	800303a <xQueueGenericSend+0x46>
 8003038:	2300      	movs	r3, #0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10a      	bne.n	8003054 <xQueueGenericSend+0x60>
	__asm volatile
 800303e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003042:	f383 8811 	msr	BASEPRI, r3
 8003046:	f3bf 8f6f 	isb	sy
 800304a:	f3bf 8f4f 	dsb	sy
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003050:	bf00      	nop
 8003052:	e7fe      	b.n	8003052 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	2b02      	cmp	r3, #2
 8003058:	d103      	bne.n	8003062 <xQueueGenericSend+0x6e>
 800305a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <xQueueGenericSend+0x72>
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <xQueueGenericSend+0x74>
 8003066:	2300      	movs	r3, #0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <xQueueGenericSend+0x8e>
	__asm volatile
 800306c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003070:	f383 8811 	msr	BASEPRI, r3
 8003074:	f3bf 8f6f 	isb	sy
 8003078:	f3bf 8f4f 	dsb	sy
 800307c:	623b      	str	r3, [r7, #32]
}
 800307e:	bf00      	nop
 8003080:	e7fe      	b.n	8003080 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003082:	f001 fb3b 	bl	80046fc <xTaskGetSchedulerState>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d102      	bne.n	8003092 <xQueueGenericSend+0x9e>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <xQueueGenericSend+0xa2>
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <xQueueGenericSend+0xa4>
 8003096:	2300      	movs	r3, #0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10a      	bne.n	80030b2 <xQueueGenericSend+0xbe>
	__asm volatile
 800309c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a0:	f383 8811 	msr	BASEPRI, r3
 80030a4:	f3bf 8f6f 	isb	sy
 80030a8:	f3bf 8f4f 	dsb	sy
 80030ac:	61fb      	str	r3, [r7, #28]
}
 80030ae:	bf00      	nop
 80030b0:	e7fe      	b.n	80030b0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030b2:	f002 f953 	bl	800535c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030be:	429a      	cmp	r2, r3
 80030c0:	d302      	bcc.n	80030c8 <xQueueGenericSend+0xd4>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d129      	bne.n	800311c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	68b9      	ldr	r1, [r7, #8]
 80030cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030ce:	f000 fb4d 	bl	800376c <prvCopyDataToQueue>
 80030d2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d010      	beq.n	80030fe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030de:	3324      	adds	r3, #36	; 0x24
 80030e0:	4618      	mov	r0, r3
 80030e2:	f001 f947 	bl	8004374 <xTaskRemoveFromEventList>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d013      	beq.n	8003114 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80030ec:	4b3f      	ldr	r3, [pc, #252]	; (80031ec <xQueueGenericSend+0x1f8>)
 80030ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	f3bf 8f4f 	dsb	sy
 80030f8:	f3bf 8f6f 	isb	sy
 80030fc:	e00a      	b.n	8003114 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80030fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003100:	2b00      	cmp	r3, #0
 8003102:	d007      	beq.n	8003114 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003104:	4b39      	ldr	r3, [pc, #228]	; (80031ec <xQueueGenericSend+0x1f8>)
 8003106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	f3bf 8f4f 	dsb	sy
 8003110:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003114:	f002 f952 	bl	80053bc <vPortExitCritical>
				return pdPASS;
 8003118:	2301      	movs	r3, #1
 800311a:	e063      	b.n	80031e4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d103      	bne.n	800312a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003122:	f002 f94b 	bl	80053bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003126:	2300      	movs	r3, #0
 8003128:	e05c      	b.n	80031e4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800312a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800312c:	2b00      	cmp	r3, #0
 800312e:	d106      	bne.n	800313e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003130:	f107 0314 	add.w	r3, r7, #20
 8003134:	4618      	mov	r0, r3
 8003136:	f001 f97f 	bl	8004438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800313a:	2301      	movs	r3, #1
 800313c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800313e:	f002 f93d 	bl	80053bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003142:	f000 feef 	bl	8003f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003146:	f002 f909 	bl	800535c <vPortEnterCritical>
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003150:	b25b      	sxtb	r3, r3
 8003152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003156:	d103      	bne.n	8003160 <xQueueGenericSend+0x16c>
 8003158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003166:	b25b      	sxtb	r3, r3
 8003168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800316c:	d103      	bne.n	8003176 <xQueueGenericSend+0x182>
 800316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003176:	f002 f921 	bl	80053bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800317a:	1d3a      	adds	r2, r7, #4
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	4611      	mov	r1, r2
 8003182:	4618      	mov	r0, r3
 8003184:	f001 f96e 	bl	8004464 <xTaskCheckForTimeOut>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d124      	bne.n	80031d8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800318e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003190:	f000 fbe4 	bl	800395c <prvIsQueueFull>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d018      	beq.n	80031cc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800319a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800319c:	3310      	adds	r3, #16
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	4611      	mov	r1, r2
 80031a2:	4618      	mov	r0, r3
 80031a4:	f001 f896 	bl	80042d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80031a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031aa:	f000 fb6f 	bl	800388c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80031ae:	f000 fec7 	bl	8003f40 <xTaskResumeAll>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f47f af7c 	bne.w	80030b2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80031ba:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <xQueueGenericSend+0x1f8>)
 80031bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	f3bf 8f4f 	dsb	sy
 80031c6:	f3bf 8f6f 	isb	sy
 80031ca:	e772      	b.n	80030b2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80031cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031ce:	f000 fb5d 	bl	800388c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031d2:	f000 feb5 	bl	8003f40 <xTaskResumeAll>
 80031d6:	e76c      	b.n	80030b2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80031d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031da:	f000 fb57 	bl	800388c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031de:	f000 feaf 	bl	8003f40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80031e2:	2300      	movs	r3, #0
		}
	}
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3738      	adds	r7, #56	; 0x38
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	e000ed04 	.word	0xe000ed04

080031f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08e      	sub	sp, #56	; 0x38
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
 80031fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10a      	bne.n	800321e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800320c:	f383 8811 	msr	BASEPRI, r3
 8003210:	f3bf 8f6f 	isb	sy
 8003214:	f3bf 8f4f 	dsb	sy
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
}
 800321a:	bf00      	nop
 800321c:	e7fe      	b.n	800321c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d103      	bne.n	800322c <xQueueGenericSendFromISR+0x3c>
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <xQueueGenericSendFromISR+0x40>
 800322c:	2301      	movs	r3, #1
 800322e:	e000      	b.n	8003232 <xQueueGenericSendFromISR+0x42>
 8003230:	2300      	movs	r3, #0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10a      	bne.n	800324c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800323a:	f383 8811 	msr	BASEPRI, r3
 800323e:	f3bf 8f6f 	isb	sy
 8003242:	f3bf 8f4f 	dsb	sy
 8003246:	623b      	str	r3, [r7, #32]
}
 8003248:	bf00      	nop
 800324a:	e7fe      	b.n	800324a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b02      	cmp	r3, #2
 8003250:	d103      	bne.n	800325a <xQueueGenericSendFromISR+0x6a>
 8003252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003256:	2b01      	cmp	r3, #1
 8003258:	d101      	bne.n	800325e <xQueueGenericSendFromISR+0x6e>
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <xQueueGenericSendFromISR+0x70>
 800325e:	2300      	movs	r3, #0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10a      	bne.n	800327a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003268:	f383 8811 	msr	BASEPRI, r3
 800326c:	f3bf 8f6f 	isb	sy
 8003270:	f3bf 8f4f 	dsb	sy
 8003274:	61fb      	str	r3, [r7, #28]
}
 8003276:	bf00      	nop
 8003278:	e7fe      	b.n	8003278 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800327a:	f002 f931 	bl	80054e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800327e:	f3ef 8211 	mrs	r2, BASEPRI
 8003282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003286:	f383 8811 	msr	BASEPRI, r3
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	61ba      	str	r2, [r7, #24]
 8003294:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003296:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003298:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800329a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800329e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d302      	bcc.n	80032ac <xQueueGenericSendFromISR+0xbc>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d12c      	bne.n	8003306 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	68b9      	ldr	r1, [r7, #8]
 80032ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032bc:	f000 fa56 	bl	800376c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80032c0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80032c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c8:	d112      	bne.n	80032f0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d016      	beq.n	8003300 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d4:	3324      	adds	r3, #36	; 0x24
 80032d6:	4618      	mov	r0, r3
 80032d8:	f001 f84c 	bl	8004374 <xTaskRemoveFromEventList>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00e      	beq.n	8003300 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00b      	beq.n	8003300 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	e007      	b.n	8003300 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80032f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80032f4:	3301      	adds	r3, #1
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	b25a      	sxtb	r2, r3
 80032fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003300:	2301      	movs	r3, #1
 8003302:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003304:	e001      	b.n	800330a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003306:	2300      	movs	r3, #0
 8003308:	637b      	str	r3, [r7, #52]	; 0x34
 800330a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800330c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003314:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003318:	4618      	mov	r0, r3
 800331a:	3738      	adds	r7, #56	; 0x38
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08c      	sub	sp, #48	; 0x30
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800332c:	2300      	movs	r3, #0
 800332e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <xQueueReceive+0x30>
	__asm volatile
 800333a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333e:	f383 8811 	msr	BASEPRI, r3
 8003342:	f3bf 8f6f 	isb	sy
 8003346:	f3bf 8f4f 	dsb	sy
 800334a:	623b      	str	r3, [r7, #32]
}
 800334c:	bf00      	nop
 800334e:	e7fe      	b.n	800334e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d103      	bne.n	800335e <xQueueReceive+0x3e>
 8003356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <xQueueReceive+0x42>
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <xQueueReceive+0x44>
 8003362:	2300      	movs	r3, #0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10a      	bne.n	800337e <xQueueReceive+0x5e>
	__asm volatile
 8003368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800336c:	f383 8811 	msr	BASEPRI, r3
 8003370:	f3bf 8f6f 	isb	sy
 8003374:	f3bf 8f4f 	dsb	sy
 8003378:	61fb      	str	r3, [r7, #28]
}
 800337a:	bf00      	nop
 800337c:	e7fe      	b.n	800337c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800337e:	f001 f9bd 	bl	80046fc <xTaskGetSchedulerState>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d102      	bne.n	800338e <xQueueReceive+0x6e>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d101      	bne.n	8003392 <xQueueReceive+0x72>
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <xQueueReceive+0x74>
 8003392:	2300      	movs	r3, #0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10a      	bne.n	80033ae <xQueueReceive+0x8e>
	__asm volatile
 8003398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339c:	f383 8811 	msr	BASEPRI, r3
 80033a0:	f3bf 8f6f 	isb	sy
 80033a4:	f3bf 8f4f 	dsb	sy
 80033a8:	61bb      	str	r3, [r7, #24]
}
 80033aa:	bf00      	nop
 80033ac:	e7fe      	b.n	80033ac <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80033ae:	f001 ffd5 	bl	800535c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d01f      	beq.n	80033fe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80033be:	68b9      	ldr	r1, [r7, #8]
 80033c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033c2:	f000 fa3d 	bl	8003840 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80033c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c8:	1e5a      	subs	r2, r3, #1
 80033ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033cc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00f      	beq.n	80033f6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d8:	3310      	adds	r3, #16
 80033da:	4618      	mov	r0, r3
 80033dc:	f000 ffca 	bl	8004374 <xTaskRemoveFromEventList>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80033e6:	4b3d      	ldr	r3, [pc, #244]	; (80034dc <xQueueReceive+0x1bc>)
 80033e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	f3bf 8f4f 	dsb	sy
 80033f2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80033f6:	f001 ffe1 	bl	80053bc <vPortExitCritical>
				return pdPASS;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e069      	b.n	80034d2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d103      	bne.n	800340c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003404:	f001 ffda 	bl	80053bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003408:	2300      	movs	r3, #0
 800340a:	e062      	b.n	80034d2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800340c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340e:	2b00      	cmp	r3, #0
 8003410:	d106      	bne.n	8003420 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003412:	f107 0310 	add.w	r3, r7, #16
 8003416:	4618      	mov	r0, r3
 8003418:	f001 f80e 	bl	8004438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800341c:	2301      	movs	r3, #1
 800341e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003420:	f001 ffcc 	bl	80053bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003424:	f000 fd7e 	bl	8003f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003428:	f001 ff98 	bl	800535c <vPortEnterCritical>
 800342c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003432:	b25b      	sxtb	r3, r3
 8003434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003438:	d103      	bne.n	8003442 <xQueueReceive+0x122>
 800343a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003448:	b25b      	sxtb	r3, r3
 800344a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344e:	d103      	bne.n	8003458 <xQueueReceive+0x138>
 8003450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003458:	f001 ffb0 	bl	80053bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800345c:	1d3a      	adds	r2, r7, #4
 800345e:	f107 0310 	add.w	r3, r7, #16
 8003462:	4611      	mov	r1, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fffd 	bl	8004464 <xTaskCheckForTimeOut>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d123      	bne.n	80034b8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003470:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003472:	f000 fa5d 	bl	8003930 <prvIsQueueEmpty>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d017      	beq.n	80034ac <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800347c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800347e:	3324      	adds	r3, #36	; 0x24
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f000 ff25 	bl	80042d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800348a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800348c:	f000 f9fe 	bl	800388c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003490:	f000 fd56 	bl	8003f40 <xTaskResumeAll>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d189      	bne.n	80033ae <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800349a:	4b10      	ldr	r3, [pc, #64]	; (80034dc <xQueueReceive+0x1bc>)
 800349c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	f3bf 8f4f 	dsb	sy
 80034a6:	f3bf 8f6f 	isb	sy
 80034aa:	e780      	b.n	80033ae <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80034ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034ae:	f000 f9ed 	bl	800388c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034b2:	f000 fd45 	bl	8003f40 <xTaskResumeAll>
 80034b6:	e77a      	b.n	80033ae <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80034b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034ba:	f000 f9e7 	bl	800388c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034be:	f000 fd3f 	bl	8003f40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034c4:	f000 fa34 	bl	8003930 <prvIsQueueEmpty>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f43f af6f 	beq.w	80033ae <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80034d0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3730      	adds	r7, #48	; 0x30
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	e000ed04 	.word	0xe000ed04

080034e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08e      	sub	sp, #56	; 0x38
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80034f2:	2300      	movs	r3, #0
 80034f4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80034f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10a      	bne.n	8003512 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80034fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003500:	f383 8811 	msr	BASEPRI, r3
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	f3bf 8f4f 	dsb	sy
 800350c:	623b      	str	r3, [r7, #32]
}
 800350e:	bf00      	nop
 8003510:	e7fe      	b.n	8003510 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00a      	beq.n	8003530 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800351a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351e:	f383 8811 	msr	BASEPRI, r3
 8003522:	f3bf 8f6f 	isb	sy
 8003526:	f3bf 8f4f 	dsb	sy
 800352a:	61fb      	str	r3, [r7, #28]
}
 800352c:	bf00      	nop
 800352e:	e7fe      	b.n	800352e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003530:	f001 f8e4 	bl	80046fc <xTaskGetSchedulerState>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d102      	bne.n	8003540 <xQueueSemaphoreTake+0x60>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <xQueueSemaphoreTake+0x64>
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <xQueueSemaphoreTake+0x66>
 8003544:	2300      	movs	r3, #0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10a      	bne.n	8003560 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800354a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354e:	f383 8811 	msr	BASEPRI, r3
 8003552:	f3bf 8f6f 	isb	sy
 8003556:	f3bf 8f4f 	dsb	sy
 800355a:	61bb      	str	r3, [r7, #24]
}
 800355c:	bf00      	nop
 800355e:	e7fe      	b.n	800355e <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003560:	f001 fefc 	bl	800535c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003568:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800356a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356c:	2b00      	cmp	r3, #0
 800356e:	d024      	beq.n	80035ba <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003572:	1e5a      	subs	r2, r3, #1
 8003574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003576:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d104      	bne.n	800358a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8003580:	f001 fa86 	bl	8004a90 <pvTaskIncrementMutexHeldCount>
 8003584:	4602      	mov	r2, r0
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800358a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00f      	beq.n	80035b2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003594:	3310      	adds	r3, #16
 8003596:	4618      	mov	r0, r3
 8003598:	f000 feec 	bl	8004374 <xTaskRemoveFromEventList>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80035a2:	4b54      	ldr	r3, [pc, #336]	; (80036f4 <xQueueSemaphoreTake+0x214>)
 80035a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	f3bf 8f4f 	dsb	sy
 80035ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80035b2:	f001 ff03 	bl	80053bc <vPortExitCritical>
				return pdPASS;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e097      	b.n	80036ea <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d111      	bne.n	80035e4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80035c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80035c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ca:	f383 8811 	msr	BASEPRI, r3
 80035ce:	f3bf 8f6f 	isb	sy
 80035d2:	f3bf 8f4f 	dsb	sy
 80035d6:	617b      	str	r3, [r7, #20]
}
 80035d8:	bf00      	nop
 80035da:	e7fe      	b.n	80035da <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80035dc:	f001 feee 	bl	80053bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80035e0:	2300      	movs	r3, #0
 80035e2:	e082      	b.n	80036ea <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80035e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d106      	bne.n	80035f8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80035ea:	f107 030c 	add.w	r3, r7, #12
 80035ee:	4618      	mov	r0, r3
 80035f0:	f000 ff22 	bl	8004438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80035f4:	2301      	movs	r3, #1
 80035f6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80035f8:	f001 fee0 	bl	80053bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80035fc:	f000 fc92 	bl	8003f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003600:	f001 feac 	bl	800535c <vPortEnterCritical>
 8003604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003606:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800360a:	b25b      	sxtb	r3, r3
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003610:	d103      	bne.n	800361a <xQueueSemaphoreTake+0x13a>
 8003612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003614:	2200      	movs	r2, #0
 8003616:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800361a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003620:	b25b      	sxtb	r3, r3
 8003622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003626:	d103      	bne.n	8003630 <xQueueSemaphoreTake+0x150>
 8003628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003630:	f001 fec4 	bl	80053bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003634:	463a      	mov	r2, r7
 8003636:	f107 030c 	add.w	r3, r7, #12
 800363a:	4611      	mov	r1, r2
 800363c:	4618      	mov	r0, r3
 800363e:	f000 ff11 	bl	8004464 <xTaskCheckForTimeOut>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d132      	bne.n	80036ae <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003648:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800364a:	f000 f971 	bl	8003930 <prvIsQueueEmpty>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d026      	beq.n	80036a2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d109      	bne.n	8003670 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800365c:	f001 fe7e 	bl	800535c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8003660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	4618      	mov	r0, r3
 8003666:	f001 f867 	bl	8004738 <xTaskPriorityInherit>
 800366a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800366c:	f001 fea6 	bl	80053bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003672:	3324      	adds	r3, #36	; 0x24
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	4611      	mov	r1, r2
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fe2b 	bl	80042d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800367e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003680:	f000 f904 	bl	800388c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003684:	f000 fc5c 	bl	8003f40 <xTaskResumeAll>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	f47f af68 	bne.w	8003560 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003690:	4b18      	ldr	r3, [pc, #96]	; (80036f4 <xQueueSemaphoreTake+0x214>)
 8003692:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	f3bf 8f4f 	dsb	sy
 800369c:	f3bf 8f6f 	isb	sy
 80036a0:	e75e      	b.n	8003560 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80036a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036a4:	f000 f8f2 	bl	800388c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80036a8:	f000 fc4a 	bl	8003f40 <xTaskResumeAll>
 80036ac:	e758      	b.n	8003560 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80036ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036b0:	f000 f8ec 	bl	800388c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80036b4:	f000 fc44 	bl	8003f40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036ba:	f000 f939 	bl	8003930 <prvIsQueueEmpty>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f43f af4d 	beq.w	8003560 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80036c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00d      	beq.n	80036e8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80036cc:	f001 fe46 	bl	800535c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80036d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036d2:	f000 f834 	bl	800373e <prvGetDisinheritPriorityAfterTimeout>
 80036d6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80036d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 f936 	bl	8004950 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80036e4:	f001 fe6a 	bl	80053bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80036e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3738      	adds	r7, #56	; 0x38
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	e000ed04 	.word	0xe000ed04

080036f8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10a      	bne.n	8003720 <vQueueDelete+0x28>
	__asm volatile
 800370a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800370e:	f383 8811 	msr	BASEPRI, r3
 8003712:	f3bf 8f6f 	isb	sy
 8003716:	f3bf 8f4f 	dsb	sy
 800371a:	60bb      	str	r3, [r7, #8]
}
 800371c:	bf00      	nop
 800371e:	e7fe      	b.n	800371e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f95b 	bl	80039dc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800372c:	2b00      	cmp	r3, #0
 800372e:	d102      	bne.n	8003736 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f001 ffd7 	bl	80056e4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	2b00      	cmp	r3, #0
 800374c:	d006      	beq.n	800375c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f1c3 0307 	rsb	r3, r3, #7
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	e001      	b.n	8003760 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003760:	68fb      	ldr	r3, [r7, #12]
	}
 8003762:	4618      	mov	r0, r3
 8003764:	3714      	adds	r7, #20
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr

0800376c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003780:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10d      	bne.n	80037a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d14d      	bne.n	800382e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	4618      	mov	r0, r3
 8003798:	f001 f854 	bl	8004844 <xTaskPriorityDisinherit>
 800379c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	e043      	b.n	800382e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d119      	bne.n	80037e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6898      	ldr	r0, [r3, #8]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	461a      	mov	r2, r3
 80037b6:	68b9      	ldr	r1, [r7, #8]
 80037b8:	f002 f9c4 	bl	8005b44 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	441a      	add	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d32b      	bcc.n	800382e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	609a      	str	r2, [r3, #8]
 80037de:	e026      	b.n	800382e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	68d8      	ldr	r0, [r3, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e8:	461a      	mov	r2, r3
 80037ea:	68b9      	ldr	r1, [r7, #8]
 80037ec:	f002 f9aa 	bl	8005b44 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f8:	425b      	negs	r3, r3
 80037fa:	441a      	add	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	68da      	ldr	r2, [r3, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	429a      	cmp	r2, r3
 800380a:	d207      	bcs.n	800381c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	425b      	negs	r3, r3
 8003816:	441a      	add	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b02      	cmp	r3, #2
 8003820:	d105      	bne.n	800382e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d002      	beq.n	800382e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	3b01      	subs	r3, #1
 800382c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003836:	697b      	ldr	r3, [r7, #20]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	2b00      	cmp	r3, #0
 8003850:	d018      	beq.n	8003884 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68da      	ldr	r2, [r3, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	441a      	add	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68da      	ldr	r2, [r3, #12]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	429a      	cmp	r2, r3
 800386a:	d303      	bcc.n	8003874 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68d9      	ldr	r1, [r3, #12]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	461a      	mov	r2, r3
 800387e:	6838      	ldr	r0, [r7, #0]
 8003880:	f002 f960 	bl	8005b44 <memcpy>
	}
}
 8003884:	bf00      	nop
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003894:	f001 fd62 	bl	800535c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800389e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038a0:	e011      	b.n	80038c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d012      	beq.n	80038d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3324      	adds	r3, #36	; 0x24
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fd60 	bl	8004374 <xTaskRemoveFromEventList>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80038ba:	f000 fe35 	bl	8004528 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	dce9      	bgt.n	80038a2 <prvUnlockQueue+0x16>
 80038ce:	e000      	b.n	80038d2 <prvUnlockQueue+0x46>
					break;
 80038d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	22ff      	movs	r2, #255	; 0xff
 80038d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80038da:	f001 fd6f 	bl	80053bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80038de:	f001 fd3d 	bl	800535c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80038ea:	e011      	b.n	8003910 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d012      	beq.n	800391a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3310      	adds	r3, #16
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 fd3b 	bl	8004374 <xTaskRemoveFromEventList>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003904:	f000 fe10 	bl	8004528 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003908:	7bbb      	ldrb	r3, [r7, #14]
 800390a:	3b01      	subs	r3, #1
 800390c:	b2db      	uxtb	r3, r3
 800390e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003910:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003914:	2b00      	cmp	r3, #0
 8003916:	dce9      	bgt.n	80038ec <prvUnlockQueue+0x60>
 8003918:	e000      	b.n	800391c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800391a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	22ff      	movs	r2, #255	; 0xff
 8003920:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003924:	f001 fd4a 	bl	80053bc <vPortExitCritical>
}
 8003928:	bf00      	nop
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003938:	f001 fd10 	bl	800535c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003940:	2b00      	cmp	r3, #0
 8003942:	d102      	bne.n	800394a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003944:	2301      	movs	r3, #1
 8003946:	60fb      	str	r3, [r7, #12]
 8003948:	e001      	b.n	800394e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800394a:	2300      	movs	r3, #0
 800394c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800394e:	f001 fd35 	bl	80053bc <vPortExitCritical>

	return xReturn;
 8003952:	68fb      	ldr	r3, [r7, #12]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003964:	f001 fcfa 	bl	800535c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003970:	429a      	cmp	r2, r3
 8003972:	d102      	bne.n	800397a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003974:	2301      	movs	r3, #1
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	e001      	b.n	800397e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800397e:	f001 fd1d 	bl	80053bc <vPortExitCritical>

	return xReturn;
 8003982:	68fb      	ldr	r3, [r7, #12]
}
 8003984:	4618      	mov	r0, r3
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003996:	2300      	movs	r3, #0
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	e014      	b.n	80039c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800399c:	4a0e      	ldr	r2, [pc, #56]	; (80039d8 <vQueueAddToRegistry+0x4c>)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10b      	bne.n	80039c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80039a8:	490b      	ldr	r1, [pc, #44]	; (80039d8 <vQueueAddToRegistry+0x4c>)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80039b2:	4a09      	ldr	r2, [pc, #36]	; (80039d8 <vQueueAddToRegistry+0x4c>)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80039be:	e006      	b.n	80039ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	3301      	adds	r3, #1
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2b07      	cmp	r3, #7
 80039ca:	d9e7      	bls.n	800399c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80039cc:	bf00      	nop
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr
 80039d8:	20000aec 	.word	0x20000aec

080039dc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039e4:	2300      	movs	r3, #0
 80039e6:	60fb      	str	r3, [r7, #12]
 80039e8:	e016      	b.n	8003a18 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80039ea:	4a10      	ldr	r2, [pc, #64]	; (8003a2c <vQueueUnregisterQueue+0x50>)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	4413      	add	r3, r2
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d10b      	bne.n	8003a12 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80039fa:	4a0c      	ldr	r2, [pc, #48]	; (8003a2c <vQueueUnregisterQueue+0x50>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2100      	movs	r1, #0
 8003a00:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8003a04:	4a09      	ldr	r2, [pc, #36]	; (8003a2c <vQueueUnregisterQueue+0x50>)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	4413      	add	r3, r2
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	605a      	str	r2, [r3, #4]
				break;
 8003a10:	e006      	b.n	8003a20 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	3301      	adds	r3, #1
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2b07      	cmp	r3, #7
 8003a1c:	d9e5      	bls.n	80039ea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8003a1e:	bf00      	nop
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bc80      	pop	{r7}
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	20000aec 	.word	0x20000aec

08003a30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a40:	f001 fc8c 	bl	800535c <vPortEnterCritical>
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a4a:	b25b      	sxtb	r3, r3
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a50:	d103      	bne.n	8003a5a <vQueueWaitForMessageRestricted+0x2a>
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a60:	b25b      	sxtb	r3, r3
 8003a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a66:	d103      	bne.n	8003a70 <vQueueWaitForMessageRestricted+0x40>
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a70:	f001 fca4 	bl	80053bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d106      	bne.n	8003a8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	3324      	adds	r3, #36	; 0x24
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	68b9      	ldr	r1, [r7, #8]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 fc49 	bl	800431c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a8a:	6978      	ldr	r0, [r7, #20]
 8003a8c:	f7ff fefe 	bl	800388c <prvUnlockQueue>
	}
 8003a90:	bf00      	nop
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08e      	sub	sp, #56	; 0x38
 8003a9c:	af04      	add	r7, sp, #16
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10a      	bne.n	8003ac2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab0:	f383 8811 	msr	BASEPRI, r3
 8003ab4:	f3bf 8f6f 	isb	sy
 8003ab8:	f3bf 8f4f 	dsb	sy
 8003abc:	623b      	str	r3, [r7, #32]
}
 8003abe:	bf00      	nop
 8003ac0:	e7fe      	b.n	8003ac0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10a      	bne.n	8003ade <xTaskCreateStatic+0x46>
	__asm volatile
 8003ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003acc:	f383 8811 	msr	BASEPRI, r3
 8003ad0:	f3bf 8f6f 	isb	sy
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	61fb      	str	r3, [r7, #28]
}
 8003ada:	bf00      	nop
 8003adc:	e7fe      	b.n	8003adc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ade:	23a0      	movs	r3, #160	; 0xa0
 8003ae0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	2ba0      	cmp	r3, #160	; 0xa0
 8003ae6:	d00a      	beq.n	8003afe <xTaskCreateStatic+0x66>
	__asm volatile
 8003ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aec:	f383 8811 	msr	BASEPRI, r3
 8003af0:	f3bf 8f6f 	isb	sy
 8003af4:	f3bf 8f4f 	dsb	sy
 8003af8:	61bb      	str	r3, [r7, #24]
}
 8003afa:	bf00      	nop
 8003afc:	e7fe      	b.n	8003afc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d01e      	beq.n	8003b42 <xTaskCreateStatic+0xaa>
 8003b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d01b      	beq.n	8003b42 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b12:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	2202      	movs	r2, #2
 8003b18:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	9303      	str	r3, [sp, #12]
 8003b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b22:	9302      	str	r3, [sp, #8]
 8003b24:	f107 0314 	add.w	r3, r7, #20
 8003b28:	9301      	str	r3, [sp, #4]
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	68b9      	ldr	r1, [r7, #8]
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	f000 f851 	bl	8003bdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b3c:	f000 f8e4 	bl	8003d08 <prvAddNewTaskToReadyList>
 8003b40:	e001      	b.n	8003b46 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b46:	697b      	ldr	r3, [r7, #20]
	}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3728      	adds	r7, #40	; 0x28
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08c      	sub	sp, #48	; 0x30
 8003b54:	af04      	add	r7, sp, #16
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	603b      	str	r3, [r7, #0]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4618      	mov	r0, r3
 8003b66:	f001 fcf9 	bl	800555c <pvPortMalloc>
 8003b6a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00e      	beq.n	8003b90 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003b72:	20a0      	movs	r0, #160	; 0xa0
 8003b74:	f001 fcf2 	bl	800555c <pvPortMalloc>
 8003b78:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	631a      	str	r2, [r3, #48]	; 0x30
 8003b86:	e005      	b.n	8003b94 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b88:	6978      	ldr	r0, [r7, #20]
 8003b8a:	f001 fdab 	bl	80056e4 <vPortFree>
 8003b8e:	e001      	b.n	8003b94 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d017      	beq.n	8003bca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003ba2:	88fa      	ldrh	r2, [r7, #6]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	9303      	str	r3, [sp, #12]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	9302      	str	r3, [sp, #8]
 8003bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bae:	9301      	str	r3, [sp, #4]
 8003bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 f80f 	bl	8003bdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bbe:	69f8      	ldr	r0, [r7, #28]
 8003bc0:	f000 f8a2 	bl	8003d08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	61bb      	str	r3, [r7, #24]
 8003bc8:	e002      	b.n	8003bd0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bca:	f04f 33ff 	mov.w	r3, #4294967295
 8003bce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bd0:	69bb      	ldr	r3, [r7, #24]
	}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3720      	adds	r7, #32
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
 8003be8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	f023 0307 	bic.w	r3, r3, #7
 8003c02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c12:	f383 8811 	msr	BASEPRI, r3
 8003c16:	f3bf 8f6f 	isb	sy
 8003c1a:	f3bf 8f4f 	dsb	sy
 8003c1e:	617b      	str	r3, [r7, #20]
}
 8003c20:	bf00      	nop
 8003c22:	e7fe      	b.n	8003c22 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c24:	2300      	movs	r3, #0
 8003c26:	61fb      	str	r3, [r7, #28]
 8003c28:	e012      	b.n	8003c50 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	4413      	add	r3, r2
 8003c30:	7819      	ldrb	r1, [r3, #0]
 8003c32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	4413      	add	r3, r2
 8003c38:	3334      	adds	r3, #52	; 0x34
 8003c3a:	460a      	mov	r2, r1
 8003c3c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	4413      	add	r3, r2
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d006      	beq.n	8003c58 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	61fb      	str	r3, [r7, #28]
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	2b0f      	cmp	r3, #15
 8003c54:	d9e9      	bls.n	8003c2a <prvInitialiseNewTask+0x4e>
 8003c56:	e000      	b.n	8003c5a <prvInitialiseNewTask+0x7e>
		{
			break;
 8003c58:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c64:	2b06      	cmp	r3, #6
 8003c66:	d901      	bls.n	8003c6c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c68:	2306      	movs	r3, #6
 8003c6a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c70:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c76:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c80:	3304      	adds	r3, #4
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fe ffb8 	bl	8002bf8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8a:	3318      	adds	r3, #24
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fe ffb3 	bl	8002bf8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9a:	f1c3 0207 	rsb	r2, r3, #7
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ca6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003caa:	2200      	movs	r2, #0
 8003cac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cba:	334c      	adds	r3, #76	; 0x4c
 8003cbc:	224c      	movs	r2, #76	; 0x4c
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f001 feb5 	bl	8005a30 <memset>
 8003cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc8:	4a0c      	ldr	r2, [pc, #48]	; (8003cfc <prvInitialiseNewTask+0x120>)
 8003cca:	651a      	str	r2, [r3, #80]	; 0x50
 8003ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cce:	4a0c      	ldr	r2, [pc, #48]	; (8003d00 <prvInitialiseNewTask+0x124>)
 8003cd0:	655a      	str	r2, [r3, #84]	; 0x54
 8003cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd4:	4a0b      	ldr	r2, [pc, #44]	; (8003d04 <prvInitialiseNewTask+0x128>)
 8003cd6:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	68f9      	ldr	r1, [r7, #12]
 8003cdc:	69b8      	ldr	r0, [r7, #24]
 8003cde:	f001 fa49 	bl	8005174 <pxPortInitialiseStack>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d002      	beq.n	8003cf4 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cf2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cf4:	bf00      	nop
 8003cf6:	3720      	adds	r7, #32
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	20010d74 	.word	0x20010d74
 8003d00:	20010ddc 	.word	0x20010ddc
 8003d04:	20010e44 	.word	0x20010e44

08003d08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d10:	f001 fb24 	bl	800535c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d14:	4b2a      	ldr	r3, [pc, #168]	; (8003dc0 <prvAddNewTaskToReadyList+0xb8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	4a29      	ldr	r2, [pc, #164]	; (8003dc0 <prvAddNewTaskToReadyList+0xb8>)
 8003d1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d1e:	4b29      	ldr	r3, [pc, #164]	; (8003dc4 <prvAddNewTaskToReadyList+0xbc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d109      	bne.n	8003d3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d26:	4a27      	ldr	r2, [pc, #156]	; (8003dc4 <prvAddNewTaskToReadyList+0xbc>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d2c:	4b24      	ldr	r3, [pc, #144]	; (8003dc0 <prvAddNewTaskToReadyList+0xb8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d110      	bne.n	8003d56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d34:	f000 fc1c 	bl	8004570 <prvInitialiseTaskLists>
 8003d38:	e00d      	b.n	8003d56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d3a:	4b23      	ldr	r3, [pc, #140]	; (8003dc8 <prvAddNewTaskToReadyList+0xc0>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d109      	bne.n	8003d56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d42:	4b20      	ldr	r3, [pc, #128]	; (8003dc4 <prvAddNewTaskToReadyList+0xbc>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d802      	bhi.n	8003d56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d50:	4a1c      	ldr	r2, [pc, #112]	; (8003dc4 <prvAddNewTaskToReadyList+0xbc>)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d56:	4b1d      	ldr	r3, [pc, #116]	; (8003dcc <prvAddNewTaskToReadyList+0xc4>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	4a1b      	ldr	r2, [pc, #108]	; (8003dcc <prvAddNewTaskToReadyList+0xc4>)
 8003d5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d64:	2201      	movs	r2, #1
 8003d66:	409a      	lsls	r2, r3
 8003d68:	4b19      	ldr	r3, [pc, #100]	; (8003dd0 <prvAddNewTaskToReadyList+0xc8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	4a18      	ldr	r2, [pc, #96]	; (8003dd0 <prvAddNewTaskToReadyList+0xc8>)
 8003d70:	6013      	str	r3, [r2, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d76:	4613      	mov	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4a15      	ldr	r2, [pc, #84]	; (8003dd4 <prvAddNewTaskToReadyList+0xcc>)
 8003d80:	441a      	add	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3304      	adds	r3, #4
 8003d86:	4619      	mov	r1, r3
 8003d88:	4610      	mov	r0, r2
 8003d8a:	f7fe ff41 	bl	8002c10 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d8e:	f001 fb15 	bl	80053bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d92:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <prvAddNewTaskToReadyList+0xc0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00e      	beq.n	8003db8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d9a:	4b0a      	ldr	r3, [pc, #40]	; (8003dc4 <prvAddNewTaskToReadyList+0xbc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d207      	bcs.n	8003db8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003da8:	4b0b      	ldr	r3, [pc, #44]	; (8003dd8 <prvAddNewTaskToReadyList+0xd0>)
 8003daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dae:	601a      	str	r2, [r3, #0]
 8003db0:	f3bf 8f4f 	dsb	sy
 8003db4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003db8:	bf00      	nop
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	20000c2c 	.word	0x20000c2c
 8003dc4:	20000b2c 	.word	0x20000b2c
 8003dc8:	20000c38 	.word	0x20000c38
 8003dcc:	20000c48 	.word	0x20000c48
 8003dd0:	20000c34 	.word	0x20000c34
 8003dd4:	20000b30 	.word	0x20000b30
 8003dd8:	e000ed04 	.word	0xe000ed04

08003ddc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003de4:	2300      	movs	r3, #0
 8003de6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d017      	beq.n	8003e1e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003dee:	4b13      	ldr	r3, [pc, #76]	; (8003e3c <vTaskDelay+0x60>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <vTaskDelay+0x30>
	__asm volatile
 8003df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfa:	f383 8811 	msr	BASEPRI, r3
 8003dfe:	f3bf 8f6f 	isb	sy
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	60bb      	str	r3, [r7, #8]
}
 8003e08:	bf00      	nop
 8003e0a:	e7fe      	b.n	8003e0a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003e0c:	f000 f88a 	bl	8003f24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e10:	2100      	movs	r1, #0
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fe50 	bl	8004ab8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e18:	f000 f892 	bl	8003f40 <xTaskResumeAll>
 8003e1c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d107      	bne.n	8003e34 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003e24:	4b06      	ldr	r3, [pc, #24]	; (8003e40 <vTaskDelay+0x64>)
 8003e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	f3bf 8f4f 	dsb	sy
 8003e30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e34:	bf00      	nop
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20000c54 	.word	0x20000c54
 8003e40:	e000ed04 	.word	0xe000ed04

08003e44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08a      	sub	sp, #40	; 0x28
 8003e48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e52:	463a      	mov	r2, r7
 8003e54:	1d39      	adds	r1, r7, #4
 8003e56:	f107 0308 	add.w	r3, r7, #8
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fc fbbe 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e60:	6839      	ldr	r1, [r7, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	9202      	str	r2, [sp, #8]
 8003e68:	9301      	str	r3, [sp, #4]
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	9300      	str	r3, [sp, #0]
 8003e6e:	2300      	movs	r3, #0
 8003e70:	460a      	mov	r2, r1
 8003e72:	4924      	ldr	r1, [pc, #144]	; (8003f04 <vTaskStartScheduler+0xc0>)
 8003e74:	4824      	ldr	r0, [pc, #144]	; (8003f08 <vTaskStartScheduler+0xc4>)
 8003e76:	f7ff fe0f 	bl	8003a98 <xTaskCreateStatic>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	4a23      	ldr	r2, [pc, #140]	; (8003f0c <vTaskStartScheduler+0xc8>)
 8003e7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e80:	4b22      	ldr	r3, [pc, #136]	; (8003f0c <vTaskStartScheduler+0xc8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d002      	beq.n	8003e8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	617b      	str	r3, [r7, #20]
 8003e8c:	e001      	b.n	8003e92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d102      	bne.n	8003e9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003e98:	f000 fe74 	bl	8004b84 <xTimerCreateTimerTask>
 8003e9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d11b      	bne.n	8003edc <vTaskStartScheduler+0x98>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	613b      	str	r3, [r7, #16]
}
 8003eb6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003eb8:	4b15      	ldr	r3, [pc, #84]	; (8003f10 <vTaskStartScheduler+0xcc>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	334c      	adds	r3, #76	; 0x4c
 8003ebe:	4a15      	ldr	r2, [pc, #84]	; (8003f14 <vTaskStartScheduler+0xd0>)
 8003ec0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ec2:	4b15      	ldr	r3, [pc, #84]	; (8003f18 <vTaskStartScheduler+0xd4>)
 8003ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003eca:	4b14      	ldr	r3, [pc, #80]	; (8003f1c <vTaskStartScheduler+0xd8>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003ed0:	4b13      	ldr	r3, [pc, #76]	; (8003f20 <vTaskStartScheduler+0xdc>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ed6:	f001 f9cf 	bl	8005278 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003eda:	e00e      	b.n	8003efa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee2:	d10a      	bne.n	8003efa <vTaskStartScheduler+0xb6>
	__asm volatile
 8003ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee8:	f383 8811 	msr	BASEPRI, r3
 8003eec:	f3bf 8f6f 	isb	sy
 8003ef0:	f3bf 8f4f 	dsb	sy
 8003ef4:	60fb      	str	r3, [r7, #12]
}
 8003ef6:	bf00      	nop
 8003ef8:	e7fe      	b.n	8003ef8 <vTaskStartScheduler+0xb4>
}
 8003efa:	bf00      	nop
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	08006790 	.word	0x08006790
 8003f08:	08004541 	.word	0x08004541
 8003f0c:	20000c50 	.word	0x20000c50
 8003f10:	20000b2c 	.word	0x20000b2c
 8003f14:	2000005c 	.word	0x2000005c
 8003f18:	20000c4c 	.word	0x20000c4c
 8003f1c:	20000c38 	.word	0x20000c38
 8003f20:	20000c30 	.word	0x20000c30

08003f24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003f28:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <vTaskSuspendAll+0x18>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	4a03      	ldr	r2, [pc, #12]	; (8003f3c <vTaskSuspendAll+0x18>)
 8003f30:	6013      	str	r3, [r2, #0]
}
 8003f32:	bf00      	nop
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bc80      	pop	{r7}
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	20000c54 	.word	0x20000c54

08003f40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f4e:	4b41      	ldr	r3, [pc, #260]	; (8004054 <xTaskResumeAll+0x114>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10a      	bne.n	8003f6c <xTaskResumeAll+0x2c>
	__asm volatile
 8003f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	603b      	str	r3, [r7, #0]
}
 8003f68:	bf00      	nop
 8003f6a:	e7fe      	b.n	8003f6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f6c:	f001 f9f6 	bl	800535c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f70:	4b38      	ldr	r3, [pc, #224]	; (8004054 <xTaskResumeAll+0x114>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	4a37      	ldr	r2, [pc, #220]	; (8004054 <xTaskResumeAll+0x114>)
 8003f78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f7a:	4b36      	ldr	r3, [pc, #216]	; (8004054 <xTaskResumeAll+0x114>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d161      	bne.n	8004046 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f82:	4b35      	ldr	r3, [pc, #212]	; (8004058 <xTaskResumeAll+0x118>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d05d      	beq.n	8004046 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f8a:	e02e      	b.n	8003fea <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003f8c:	4b33      	ldr	r3, [pc, #204]	; (800405c <xTaskResumeAll+0x11c>)
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	3318      	adds	r3, #24
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fe fe94 	bl	8002cc6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fe8f 	bl	8002cc6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fac:	2201      	movs	r2, #1
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	4b2b      	ldr	r3, [pc, #172]	; (8004060 <xTaskResumeAll+0x120>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	4a2a      	ldr	r2, [pc, #168]	; (8004060 <xTaskResumeAll+0x120>)
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4a27      	ldr	r2, [pc, #156]	; (8004064 <xTaskResumeAll+0x124>)
 8003fc8:	441a      	add	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	4619      	mov	r1, r3
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	f7fe fe1d 	bl	8002c10 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fda:	4b23      	ldr	r3, [pc, #140]	; (8004068 <xTaskResumeAll+0x128>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d302      	bcc.n	8003fea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003fe4:	4b21      	ldr	r3, [pc, #132]	; (800406c <xTaskResumeAll+0x12c>)
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fea:	4b1c      	ldr	r3, [pc, #112]	; (800405c <xTaskResumeAll+0x11c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1cc      	bne.n	8003f8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ff8:	f000 fb5c 	bl	80046b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003ffc:	4b1c      	ldr	r3, [pc, #112]	; (8004070 <xTaskResumeAll+0x130>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d010      	beq.n	800402a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004008:	f000 f844 	bl	8004094 <xTaskIncrementTick>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004012:	4b16      	ldr	r3, [pc, #88]	; (800406c <xTaskResumeAll+0x12c>)
 8004014:	2201      	movs	r2, #1
 8004016:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3b01      	subs	r3, #1
 800401c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1f1      	bne.n	8004008 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004024:	4b12      	ldr	r3, [pc, #72]	; (8004070 <xTaskResumeAll+0x130>)
 8004026:	2200      	movs	r2, #0
 8004028:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800402a:	4b10      	ldr	r3, [pc, #64]	; (800406c <xTaskResumeAll+0x12c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004032:	2301      	movs	r3, #1
 8004034:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004036:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <xTaskResumeAll+0x134>)
 8004038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	f3bf 8f4f 	dsb	sy
 8004042:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004046:	f001 f9b9 	bl	80053bc <vPortExitCritical>

	return xAlreadyYielded;
 800404a:	68bb      	ldr	r3, [r7, #8]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20000c54 	.word	0x20000c54
 8004058:	20000c2c 	.word	0x20000c2c
 800405c:	20000bec 	.word	0x20000bec
 8004060:	20000c34 	.word	0x20000c34
 8004064:	20000b30 	.word	0x20000b30
 8004068:	20000b2c 	.word	0x20000b2c
 800406c:	20000c40 	.word	0x20000c40
 8004070:	20000c3c 	.word	0x20000c3c
 8004074:	e000ed04 	.word	0xe000ed04

08004078 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800407e:	4b04      	ldr	r3, [pc, #16]	; (8004090 <xTaskGetTickCount+0x18>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004084:	687b      	ldr	r3, [r7, #4]
}
 8004086:	4618      	mov	r0, r3
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	bc80      	pop	{r7}
 800408e:	4770      	bx	lr
 8004090:	20000c30 	.word	0x20000c30

08004094 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800409a:	2300      	movs	r3, #0
 800409c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800409e:	4b51      	ldr	r3, [pc, #324]	; (80041e4 <xTaskIncrementTick+0x150>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f040 808d 	bne.w	80041c2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040a8:	4b4f      	ldr	r3, [pc, #316]	; (80041e8 <xTaskIncrementTick+0x154>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3301      	adds	r3, #1
 80040ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040b0:	4a4d      	ldr	r2, [pc, #308]	; (80041e8 <xTaskIncrementTick+0x154>)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d120      	bne.n	80040fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80040bc:	4b4b      	ldr	r3, [pc, #300]	; (80041ec <xTaskIncrementTick+0x158>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <xTaskIncrementTick+0x48>
	__asm volatile
 80040c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ca:	f383 8811 	msr	BASEPRI, r3
 80040ce:	f3bf 8f6f 	isb	sy
 80040d2:	f3bf 8f4f 	dsb	sy
 80040d6:	603b      	str	r3, [r7, #0]
}
 80040d8:	bf00      	nop
 80040da:	e7fe      	b.n	80040da <xTaskIncrementTick+0x46>
 80040dc:	4b43      	ldr	r3, [pc, #268]	; (80041ec <xTaskIncrementTick+0x158>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	60fb      	str	r3, [r7, #12]
 80040e2:	4b43      	ldr	r3, [pc, #268]	; (80041f0 <xTaskIncrementTick+0x15c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a41      	ldr	r2, [pc, #260]	; (80041ec <xTaskIncrementTick+0x158>)
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	4a41      	ldr	r2, [pc, #260]	; (80041f0 <xTaskIncrementTick+0x15c>)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	4b40      	ldr	r3, [pc, #256]	; (80041f4 <xTaskIncrementTick+0x160>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	3301      	adds	r3, #1
 80040f6:	4a3f      	ldr	r2, [pc, #252]	; (80041f4 <xTaskIncrementTick+0x160>)
 80040f8:	6013      	str	r3, [r2, #0]
 80040fa:	f000 fadb 	bl	80046b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80040fe:	4b3e      	ldr	r3, [pc, #248]	; (80041f8 <xTaskIncrementTick+0x164>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	429a      	cmp	r2, r3
 8004106:	d34d      	bcc.n	80041a4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004108:	4b38      	ldr	r3, [pc, #224]	; (80041ec <xTaskIncrementTick+0x158>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <xTaskIncrementTick+0x82>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <xTaskIncrementTick+0x84>
 8004116:	2300      	movs	r3, #0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d004      	beq.n	8004126 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800411c:	4b36      	ldr	r3, [pc, #216]	; (80041f8 <xTaskIncrementTick+0x164>)
 800411e:	f04f 32ff 	mov.w	r2, #4294967295
 8004122:	601a      	str	r2, [r3, #0]
					break;
 8004124:	e03e      	b.n	80041a4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004126:	4b31      	ldr	r3, [pc, #196]	; (80041ec <xTaskIncrementTick+0x158>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	429a      	cmp	r2, r3
 800413c:	d203      	bcs.n	8004146 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800413e:	4a2e      	ldr	r2, [pc, #184]	; (80041f8 <xTaskIncrementTick+0x164>)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6013      	str	r3, [r2, #0]
						break;
 8004144:	e02e      	b.n	80041a4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	3304      	adds	r3, #4
 800414a:	4618      	mov	r0, r3
 800414c:	f7fe fdbb 	bl	8002cc6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004154:	2b00      	cmp	r3, #0
 8004156:	d004      	beq.n	8004162 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	3318      	adds	r3, #24
 800415c:	4618      	mov	r0, r3
 800415e:	f7fe fdb2 	bl	8002cc6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004166:	2201      	movs	r2, #1
 8004168:	409a      	lsls	r2, r3
 800416a:	4b24      	ldr	r3, [pc, #144]	; (80041fc <xTaskIncrementTick+0x168>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4313      	orrs	r3, r2
 8004170:	4a22      	ldr	r2, [pc, #136]	; (80041fc <xTaskIncrementTick+0x168>)
 8004172:	6013      	str	r3, [r2, #0]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4a1f      	ldr	r2, [pc, #124]	; (8004200 <xTaskIncrementTick+0x16c>)
 8004182:	441a      	add	r2, r3
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	3304      	adds	r3, #4
 8004188:	4619      	mov	r1, r3
 800418a:	4610      	mov	r0, r2
 800418c:	f7fe fd40 	bl	8002c10 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004194:	4b1b      	ldr	r3, [pc, #108]	; (8004204 <xTaskIncrementTick+0x170>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419a:	429a      	cmp	r2, r3
 800419c:	d3b4      	bcc.n	8004108 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800419e:	2301      	movs	r3, #1
 80041a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041a2:	e7b1      	b.n	8004108 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80041a4:	4b17      	ldr	r3, [pc, #92]	; (8004204 <xTaskIncrementTick+0x170>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041aa:	4915      	ldr	r1, [pc, #84]	; (8004200 <xTaskIncrementTick+0x16c>)
 80041ac:	4613      	mov	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	4413      	add	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d907      	bls.n	80041cc <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80041bc:	2301      	movs	r3, #1
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	e004      	b.n	80041cc <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80041c2:	4b11      	ldr	r3, [pc, #68]	; (8004208 <xTaskIncrementTick+0x174>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3301      	adds	r3, #1
 80041c8:	4a0f      	ldr	r2, [pc, #60]	; (8004208 <xTaskIncrementTick+0x174>)
 80041ca:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80041cc:	4b0f      	ldr	r3, [pc, #60]	; (800420c <xTaskIncrementTick+0x178>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80041d4:	2301      	movs	r3, #1
 80041d6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80041d8:	697b      	ldr	r3, [r7, #20]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000c54 	.word	0x20000c54
 80041e8:	20000c30 	.word	0x20000c30
 80041ec:	20000be4 	.word	0x20000be4
 80041f0:	20000be8 	.word	0x20000be8
 80041f4:	20000c44 	.word	0x20000c44
 80041f8:	20000c4c 	.word	0x20000c4c
 80041fc:	20000c34 	.word	0x20000c34
 8004200:	20000b30 	.word	0x20000b30
 8004204:	20000b2c 	.word	0x20000b2c
 8004208:	20000c3c 	.word	0x20000c3c
 800420c:	20000c40 	.word	0x20000c40

08004210 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004216:	4b29      	ldr	r3, [pc, #164]	; (80042bc <vTaskSwitchContext+0xac>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800421e:	4b28      	ldr	r3, [pc, #160]	; (80042c0 <vTaskSwitchContext+0xb0>)
 8004220:	2201      	movs	r2, #1
 8004222:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004224:	e044      	b.n	80042b0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004226:	4b26      	ldr	r3, [pc, #152]	; (80042c0 <vTaskSwitchContext+0xb0>)
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800422c:	4b25      	ldr	r3, [pc, #148]	; (80042c4 <vTaskSwitchContext+0xb4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	fab3 f383 	clz	r3, r3
 8004238:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800423a:	7afb      	ldrb	r3, [r7, #11]
 800423c:	f1c3 031f 	rsb	r3, r3, #31
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	4921      	ldr	r1, [pc, #132]	; (80042c8 <vTaskSwitchContext+0xb8>)
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	440b      	add	r3, r1
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10a      	bne.n	800426c <vTaskSwitchContext+0x5c>
	__asm volatile
 8004256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	607b      	str	r3, [r7, #4]
}
 8004268:	bf00      	nop
 800426a:	e7fe      	b.n	800426a <vTaskSwitchContext+0x5a>
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	4613      	mov	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4413      	add	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	4a14      	ldr	r2, [pc, #80]	; (80042c8 <vTaskSwitchContext+0xb8>)
 8004278:	4413      	add	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	605a      	str	r2, [r3, #4]
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	3308      	adds	r3, #8
 800428e:	429a      	cmp	r2, r3
 8004290:	d104      	bne.n	800429c <vTaskSwitchContext+0x8c>
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	605a      	str	r2, [r3, #4]
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	4a0a      	ldr	r2, [pc, #40]	; (80042cc <vTaskSwitchContext+0xbc>)
 80042a4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80042a6:	4b09      	ldr	r3, [pc, #36]	; (80042cc <vTaskSwitchContext+0xbc>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	334c      	adds	r3, #76	; 0x4c
 80042ac:	4a08      	ldr	r2, [pc, #32]	; (80042d0 <vTaskSwitchContext+0xc0>)
 80042ae:	6013      	str	r3, [r2, #0]
}
 80042b0:	bf00      	nop
 80042b2:	371c      	adds	r7, #28
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bc80      	pop	{r7}
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	20000c54 	.word	0x20000c54
 80042c0:	20000c40 	.word	0x20000c40
 80042c4:	20000c34 	.word	0x20000c34
 80042c8:	20000b30 	.word	0x20000b30
 80042cc:	20000b2c 	.word	0x20000b2c
 80042d0:	2000005c 	.word	0x2000005c

080042d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10a      	bne.n	80042fa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80042e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e8:	f383 8811 	msr	BASEPRI, r3
 80042ec:	f3bf 8f6f 	isb	sy
 80042f0:	f3bf 8f4f 	dsb	sy
 80042f4:	60fb      	str	r3, [r7, #12]
}
 80042f6:	bf00      	nop
 80042f8:	e7fe      	b.n	80042f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042fa:	4b07      	ldr	r3, [pc, #28]	; (8004318 <vTaskPlaceOnEventList+0x44>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	3318      	adds	r3, #24
 8004300:	4619      	mov	r1, r3
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fe fca7 	bl	8002c56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004308:	2101      	movs	r1, #1
 800430a:	6838      	ldr	r0, [r7, #0]
 800430c:	f000 fbd4 	bl	8004ab8 <prvAddCurrentTaskToDelayedList>
}
 8004310:	bf00      	nop
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	20000b2c 	.word	0x20000b2c

0800431c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10a      	bne.n	8004344 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	617b      	str	r3, [r7, #20]
}
 8004340:	bf00      	nop
 8004342:	e7fe      	b.n	8004342 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004344:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <vTaskPlaceOnEventListRestricted+0x54>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	3318      	adds	r3, #24
 800434a:	4619      	mov	r1, r3
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f7fe fc5f 	bl	8002c10 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004358:	f04f 33ff 	mov.w	r3, #4294967295
 800435c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800435e:	6879      	ldr	r1, [r7, #4]
 8004360:	68b8      	ldr	r0, [r7, #8]
 8004362:	f000 fba9 	bl	8004ab8 <prvAddCurrentTaskToDelayedList>
	}
 8004366:	bf00      	nop
 8004368:	3718      	adds	r7, #24
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20000b2c 	.word	0x20000b2c

08004374 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10a      	bne.n	80043a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	60fb      	str	r3, [r7, #12]
}
 800439c:	bf00      	nop
 800439e:	e7fe      	b.n	800439e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	3318      	adds	r3, #24
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fe fc8e 	bl	8002cc6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043aa:	4b1d      	ldr	r3, [pc, #116]	; (8004420 <xTaskRemoveFromEventList+0xac>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d11c      	bne.n	80043ec <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	3304      	adds	r3, #4
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fe fc85 	bl	8002cc6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	2201      	movs	r2, #1
 80043c2:	409a      	lsls	r2, r3
 80043c4:	4b17      	ldr	r3, [pc, #92]	; (8004424 <xTaskRemoveFromEventList+0xb0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	4a16      	ldr	r2, [pc, #88]	; (8004424 <xTaskRemoveFromEventList+0xb0>)
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4a13      	ldr	r2, [pc, #76]	; (8004428 <xTaskRemoveFromEventList+0xb4>)
 80043dc:	441a      	add	r2, r3
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	3304      	adds	r3, #4
 80043e2:	4619      	mov	r1, r3
 80043e4:	4610      	mov	r0, r2
 80043e6:	f7fe fc13 	bl	8002c10 <vListInsertEnd>
 80043ea:	e005      	b.n	80043f8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	3318      	adds	r3, #24
 80043f0:	4619      	mov	r1, r3
 80043f2:	480e      	ldr	r0, [pc, #56]	; (800442c <xTaskRemoveFromEventList+0xb8>)
 80043f4:	f7fe fc0c 	bl	8002c10 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043fc:	4b0c      	ldr	r3, [pc, #48]	; (8004430 <xTaskRemoveFromEventList+0xbc>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004402:	429a      	cmp	r2, r3
 8004404:	d905      	bls.n	8004412 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004406:	2301      	movs	r3, #1
 8004408:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800440a:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <xTaskRemoveFromEventList+0xc0>)
 800440c:	2201      	movs	r2, #1
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	e001      	b.n	8004416 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004416:	697b      	ldr	r3, [r7, #20]
}
 8004418:	4618      	mov	r0, r3
 800441a:	3718      	adds	r7, #24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	20000c54 	.word	0x20000c54
 8004424:	20000c34 	.word	0x20000c34
 8004428:	20000b30 	.word	0x20000b30
 800442c:	20000bec 	.word	0x20000bec
 8004430:	20000b2c 	.word	0x20000b2c
 8004434:	20000c40 	.word	0x20000c40

08004438 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004440:	4b06      	ldr	r3, [pc, #24]	; (800445c <vTaskInternalSetTimeOutState+0x24>)
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004448:	4b05      	ldr	r3, [pc, #20]	; (8004460 <vTaskInternalSetTimeOutState+0x28>)
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	605a      	str	r2, [r3, #4]
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	bc80      	pop	{r7}
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	20000c44 	.word	0x20000c44
 8004460:	20000c30 	.word	0x20000c30

08004464 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b088      	sub	sp, #32
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10a      	bne.n	800448a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004478:	f383 8811 	msr	BASEPRI, r3
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	613b      	str	r3, [r7, #16]
}
 8004486:	bf00      	nop
 8004488:	e7fe      	b.n	8004488 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d10a      	bne.n	80044a6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	60fb      	str	r3, [r7, #12]
}
 80044a2:	bf00      	nop
 80044a4:	e7fe      	b.n	80044a4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80044a6:	f000 ff59 	bl	800535c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80044aa:	4b1d      	ldr	r3, [pc, #116]	; (8004520 <xTaskCheckForTimeOut+0xbc>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c2:	d102      	bne.n	80044ca <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044c4:	2300      	movs	r3, #0
 80044c6:	61fb      	str	r3, [r7, #28]
 80044c8:	e023      	b.n	8004512 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	4b15      	ldr	r3, [pc, #84]	; (8004524 <xTaskCheckForTimeOut+0xc0>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d007      	beq.n	80044e6 <xTaskCheckForTimeOut+0x82>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d302      	bcc.n	80044e6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044e0:	2301      	movs	r3, #1
 80044e2:	61fb      	str	r3, [r7, #28]
 80044e4:	e015      	b.n	8004512 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d20b      	bcs.n	8004508 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	1ad2      	subs	r2, r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7ff ff9b 	bl	8004438 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004502:	2300      	movs	r3, #0
 8004504:	61fb      	str	r3, [r7, #28]
 8004506:	e004      	b.n	8004512 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800450e:	2301      	movs	r3, #1
 8004510:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004512:	f000 ff53 	bl	80053bc <vPortExitCritical>

	return xReturn;
 8004516:	69fb      	ldr	r3, [r7, #28]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3720      	adds	r7, #32
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	20000c30 	.word	0x20000c30
 8004524:	20000c44 	.word	0x20000c44

08004528 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800452c:	4b03      	ldr	r3, [pc, #12]	; (800453c <vTaskMissedYield+0x14>)
 800452e:	2201      	movs	r2, #1
 8004530:	601a      	str	r2, [r3, #0]
}
 8004532:	bf00      	nop
 8004534:	46bd      	mov	sp, r7
 8004536:	bc80      	pop	{r7}
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	20000c40 	.word	0x20000c40

08004540 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004548:	f000 f852 	bl	80045f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <prvIdleTask+0x28>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d9f9      	bls.n	8004548 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <prvIdleTask+0x2c>)
 8004556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004564:	e7f0      	b.n	8004548 <prvIdleTask+0x8>
 8004566:	bf00      	nop
 8004568:	20000b30 	.word	0x20000b30
 800456c:	e000ed04 	.word	0xe000ed04

08004570 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004576:	2300      	movs	r3, #0
 8004578:	607b      	str	r3, [r7, #4]
 800457a:	e00c      	b.n	8004596 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4a12      	ldr	r2, [pc, #72]	; (80045d0 <prvInitialiseTaskLists+0x60>)
 8004588:	4413      	add	r3, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f7fe fb15 	bl	8002bba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3301      	adds	r3, #1
 8004594:	607b      	str	r3, [r7, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b06      	cmp	r3, #6
 800459a:	d9ef      	bls.n	800457c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800459c:	480d      	ldr	r0, [pc, #52]	; (80045d4 <prvInitialiseTaskLists+0x64>)
 800459e:	f7fe fb0c 	bl	8002bba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80045a2:	480d      	ldr	r0, [pc, #52]	; (80045d8 <prvInitialiseTaskLists+0x68>)
 80045a4:	f7fe fb09 	bl	8002bba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80045a8:	480c      	ldr	r0, [pc, #48]	; (80045dc <prvInitialiseTaskLists+0x6c>)
 80045aa:	f7fe fb06 	bl	8002bba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80045ae:	480c      	ldr	r0, [pc, #48]	; (80045e0 <prvInitialiseTaskLists+0x70>)
 80045b0:	f7fe fb03 	bl	8002bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045b4:	480b      	ldr	r0, [pc, #44]	; (80045e4 <prvInitialiseTaskLists+0x74>)
 80045b6:	f7fe fb00 	bl	8002bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <prvInitialiseTaskLists+0x78>)
 80045bc:	4a05      	ldr	r2, [pc, #20]	; (80045d4 <prvInitialiseTaskLists+0x64>)
 80045be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045c0:	4b0a      	ldr	r3, [pc, #40]	; (80045ec <prvInitialiseTaskLists+0x7c>)
 80045c2:	4a05      	ldr	r2, [pc, #20]	; (80045d8 <prvInitialiseTaskLists+0x68>)
 80045c4:	601a      	str	r2, [r3, #0]
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	20000b30 	.word	0x20000b30
 80045d4:	20000bbc 	.word	0x20000bbc
 80045d8:	20000bd0 	.word	0x20000bd0
 80045dc:	20000bec 	.word	0x20000bec
 80045e0:	20000c00 	.word	0x20000c00
 80045e4:	20000c18 	.word	0x20000c18
 80045e8:	20000be4 	.word	0x20000be4
 80045ec:	20000be8 	.word	0x20000be8

080045f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045f6:	e019      	b.n	800462c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045f8:	f000 feb0 	bl	800535c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80045fc:	4b10      	ldr	r3, [pc, #64]	; (8004640 <prvCheckTasksWaitingTermination+0x50>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	4618      	mov	r0, r3
 800460a:	f7fe fb5c 	bl	8002cc6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800460e:	4b0d      	ldr	r3, [pc, #52]	; (8004644 <prvCheckTasksWaitingTermination+0x54>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	3b01      	subs	r3, #1
 8004614:	4a0b      	ldr	r2, [pc, #44]	; (8004644 <prvCheckTasksWaitingTermination+0x54>)
 8004616:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004618:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <prvCheckTasksWaitingTermination+0x58>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	3b01      	subs	r3, #1
 800461e:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <prvCheckTasksWaitingTermination+0x58>)
 8004620:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004622:	f000 fecb 	bl	80053bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f810 	bl	800464c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <prvCheckTasksWaitingTermination+0x58>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e1      	bne.n	80045f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000c00 	.word	0x20000c00
 8004644:	20000c2c 	.word	0x20000c2c
 8004648:	20000c14 	.word	0x20000c14

0800464c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	334c      	adds	r3, #76	; 0x4c
 8004658:	4618      	mov	r0, r3
 800465a:	f001 f9f1 	bl	8005a40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004664:	2b00      	cmp	r3, #0
 8004666:	d108      	bne.n	800467a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466c:	4618      	mov	r0, r3
 800466e:	f001 f839 	bl	80056e4 <vPortFree>
				vPortFree( pxTCB );
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f001 f836 	bl	80056e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004678:	e018      	b.n	80046ac <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004680:	2b01      	cmp	r3, #1
 8004682:	d103      	bne.n	800468c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f001 f82d 	bl	80056e4 <vPortFree>
	}
 800468a:	e00f      	b.n	80046ac <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004692:	2b02      	cmp	r3, #2
 8004694:	d00a      	beq.n	80046ac <prvDeleteTCB+0x60>
	__asm volatile
 8004696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800469a:	f383 8811 	msr	BASEPRI, r3
 800469e:	f3bf 8f6f 	isb	sy
 80046a2:	f3bf 8f4f 	dsb	sy
 80046a6:	60fb      	str	r3, [r7, #12]
}
 80046a8:	bf00      	nop
 80046aa:	e7fe      	b.n	80046aa <prvDeleteTCB+0x5e>
	}
 80046ac:	bf00      	nop
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046ba:	4b0e      	ldr	r3, [pc, #56]	; (80046f4 <prvResetNextTaskUnblockTime+0x40>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <prvResetNextTaskUnblockTime+0x14>
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <prvResetNextTaskUnblockTime+0x16>
 80046c8:	2300      	movs	r3, #0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d004      	beq.n	80046d8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046ce:	4b0a      	ldr	r3, [pc, #40]	; (80046f8 <prvResetNextTaskUnblockTime+0x44>)
 80046d0:	f04f 32ff 	mov.w	r2, #4294967295
 80046d4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046d6:	e008      	b.n	80046ea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046d8:	4b06      	ldr	r3, [pc, #24]	; (80046f4 <prvResetNextTaskUnblockTime+0x40>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	4a04      	ldr	r2, [pc, #16]	; (80046f8 <prvResetNextTaskUnblockTime+0x44>)
 80046e8:	6013      	str	r3, [r2, #0]
}
 80046ea:	bf00      	nop
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bc80      	pop	{r7}
 80046f2:	4770      	bx	lr
 80046f4:	20000be4 	.word	0x20000be4
 80046f8:	20000c4c 	.word	0x20000c4c

080046fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004702:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <xTaskGetSchedulerState+0x34>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d102      	bne.n	8004710 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800470a:	2301      	movs	r3, #1
 800470c:	607b      	str	r3, [r7, #4]
 800470e:	e008      	b.n	8004722 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004710:	4b08      	ldr	r3, [pc, #32]	; (8004734 <xTaskGetSchedulerState+0x38>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d102      	bne.n	800471e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004718:	2302      	movs	r3, #2
 800471a:	607b      	str	r3, [r7, #4]
 800471c:	e001      	b.n	8004722 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800471e:	2300      	movs	r3, #0
 8004720:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004722:	687b      	ldr	r3, [r7, #4]
	}
 8004724:	4618      	mov	r0, r3
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20000c38 	.word	0x20000c38
 8004734:	20000c54 	.word	0x20000c54

08004738 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004744:	2300      	movs	r3, #0
 8004746:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d06e      	beq.n	800482c <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004752:	4b39      	ldr	r3, [pc, #228]	; (8004838 <xTaskPriorityInherit+0x100>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004758:	429a      	cmp	r2, r3
 800475a:	d25e      	bcs.n	800481a <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	2b00      	cmp	r3, #0
 8004762:	db06      	blt.n	8004772 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004764:	4b34      	ldr	r3, [pc, #208]	; (8004838 <xTaskPriorityInherit+0x100>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476a:	f1c3 0207 	rsb	r2, r3, #7
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	6959      	ldr	r1, [r3, #20]
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477a:	4613      	mov	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4a2e      	ldr	r2, [pc, #184]	; (800483c <xTaskPriorityInherit+0x104>)
 8004784:	4413      	add	r3, r2
 8004786:	4299      	cmp	r1, r3
 8004788:	d101      	bne.n	800478e <xTaskPriorityInherit+0x56>
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <xTaskPriorityInherit+0x58>
 800478e:	2300      	movs	r3, #0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d03a      	beq.n	800480a <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	3304      	adds	r3, #4
 8004798:	4618      	mov	r0, r3
 800479a:	f7fe fa94 	bl	8002cc6 <uxListRemove>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d115      	bne.n	80047d0 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a8:	4924      	ldr	r1, [pc, #144]	; (800483c <xTaskPriorityInherit+0x104>)
 80047aa:	4613      	mov	r3, r2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	4413      	add	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10a      	bne.n	80047d0 <xTaskPriorityInherit+0x98>
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047be:	2201      	movs	r2, #1
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	43da      	mvns	r2, r3
 80047c6:	4b1e      	ldr	r3, [pc, #120]	; (8004840 <xTaskPriorityInherit+0x108>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4013      	ands	r3, r2
 80047cc:	4a1c      	ldr	r2, [pc, #112]	; (8004840 <xTaskPriorityInherit+0x108>)
 80047ce:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80047d0:	4b19      	ldr	r3, [pc, #100]	; (8004838 <xTaskPriorityInherit+0x100>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047de:	2201      	movs	r2, #1
 80047e0:	409a      	lsls	r2, r3
 80047e2:	4b17      	ldr	r3, [pc, #92]	; (8004840 <xTaskPriorityInherit+0x108>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	4a15      	ldr	r2, [pc, #84]	; (8004840 <xTaskPriorityInherit+0x108>)
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f0:	4613      	mov	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4413      	add	r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4a10      	ldr	r2, [pc, #64]	; (800483c <xTaskPriorityInherit+0x104>)
 80047fa:	441a      	add	r2, r3
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	3304      	adds	r3, #4
 8004800:	4619      	mov	r1, r3
 8004802:	4610      	mov	r0, r2
 8004804:	f7fe fa04 	bl	8002c10 <vListInsertEnd>
 8004808:	e004      	b.n	8004814 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800480a:	4b0b      	ldr	r3, [pc, #44]	; (8004838 <xTaskPriorityInherit+0x100>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004814:	2301      	movs	r3, #1
 8004816:	60fb      	str	r3, [r7, #12]
 8004818:	e008      	b.n	800482c <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800481e:	4b06      	ldr	r3, [pc, #24]	; (8004838 <xTaskPriorityInherit+0x100>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	429a      	cmp	r2, r3
 8004826:	d201      	bcs.n	800482c <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004828:	2301      	movs	r3, #1
 800482a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800482c:	68fb      	ldr	r3, [r7, #12]
	}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	20000b2c 	.word	0x20000b2c
 800483c:	20000b30 	.word	0x20000b30
 8004840:	20000c34 	.word	0x20000c34

08004844 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d06e      	beq.n	8004938 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800485a:	4b3a      	ldr	r3, [pc, #232]	; (8004944 <xTaskPriorityDisinherit+0x100>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	693a      	ldr	r2, [r7, #16]
 8004860:	429a      	cmp	r2, r3
 8004862:	d00a      	beq.n	800487a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004868:	f383 8811 	msr	BASEPRI, r3
 800486c:	f3bf 8f6f 	isb	sy
 8004870:	f3bf 8f4f 	dsb	sy
 8004874:	60fb      	str	r3, [r7, #12]
}
 8004876:	bf00      	nop
 8004878:	e7fe      	b.n	8004878 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10a      	bne.n	8004898 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004886:	f383 8811 	msr	BASEPRI, r3
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	60bb      	str	r3, [r7, #8]
}
 8004894:	bf00      	nop
 8004896:	e7fe      	b.n	8004896 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800489c:	1e5a      	subs	r2, r3, #1
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d044      	beq.n	8004938 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d140      	bne.n	8004938 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	3304      	adds	r3, #4
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fe fa03 	bl	8002cc6 <uxListRemove>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d115      	bne.n	80048f2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ca:	491f      	ldr	r1, [pc, #124]	; (8004948 <xTaskPriorityDisinherit+0x104>)
 80048cc:	4613      	mov	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10a      	bne.n	80048f2 <xTaskPriorityDisinherit+0xae>
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e0:	2201      	movs	r2, #1
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	43da      	mvns	r2, r3
 80048e8:	4b18      	ldr	r3, [pc, #96]	; (800494c <xTaskPriorityDisinherit+0x108>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4013      	ands	r3, r2
 80048ee:	4a17      	ldr	r2, [pc, #92]	; (800494c <xTaskPriorityDisinherit+0x108>)
 80048f0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fe:	f1c3 0207 	rsb	r2, r3, #7
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490a:	2201      	movs	r2, #1
 800490c:	409a      	lsls	r2, r3
 800490e:	4b0f      	ldr	r3, [pc, #60]	; (800494c <xTaskPriorityDisinherit+0x108>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4313      	orrs	r3, r2
 8004914:	4a0d      	ldr	r2, [pc, #52]	; (800494c <xTaskPriorityDisinherit+0x108>)
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800491c:	4613      	mov	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4a08      	ldr	r2, [pc, #32]	; (8004948 <xTaskPriorityDisinherit+0x104>)
 8004926:	441a      	add	r2, r3
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	3304      	adds	r3, #4
 800492c:	4619      	mov	r1, r3
 800492e:	4610      	mov	r0, r2
 8004930:	f7fe f96e 	bl	8002c10 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004934:	2301      	movs	r3, #1
 8004936:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004938:	697b      	ldr	r3, [r7, #20]
	}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000b2c 	.word	0x20000b2c
 8004948:	20000b30 	.word	0x20000b30
 800494c:	20000c34 	.word	0x20000c34

08004950 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800495e:	2301      	movs	r3, #1
 8004960:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 8088 	beq.w	8004a7a <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10a      	bne.n	8004988 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004976:	f383 8811 	msr	BASEPRI, r3
 800497a:	f3bf 8f6f 	isb	sy
 800497e:	f3bf 8f4f 	dsb	sy
 8004982:	60fb      	str	r3, [r7, #12]
}
 8004984:	bf00      	nop
 8004986:	e7fe      	b.n	8004986 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d902      	bls.n	8004998 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	61fb      	str	r3, [r7, #28]
 8004996:	e002      	b.n	800499e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a2:	69fa      	ldr	r2, [r7, #28]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d068      	beq.n	8004a7a <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d163      	bne.n	8004a7a <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80049b2:	4b34      	ldr	r3, [pc, #208]	; (8004a84 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d10a      	bne.n	80049d2 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 80049bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c0:	f383 8811 	msr	BASEPRI, r3
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	60bb      	str	r3, [r7, #8]
}
 80049ce:	bf00      	nop
 80049d0:	e7fe      	b.n	80049d0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	69fa      	ldr	r2, [r7, #28]
 80049dc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	db04      	blt.n	80049f0 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	f1c3 0207 	rsb	r2, r3, #7
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	6959      	ldr	r1, [r3, #20]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4613      	mov	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4a22      	ldr	r2, [pc, #136]	; (8004a88 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8004a00:	4413      	add	r3, r2
 8004a02:	4299      	cmp	r1, r3
 8004a04:	d101      	bne.n	8004a0a <vTaskPriorityDisinheritAfterTimeout+0xba>
 8004a06:	2301      	movs	r3, #1
 8004a08:	e000      	b.n	8004a0c <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d034      	beq.n	8004a7a <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	3304      	adds	r3, #4
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7fe f956 	bl	8002cc6 <uxListRemove>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d115      	bne.n	8004a4c <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a24:	4918      	ldr	r1, [pc, #96]	; (8004a88 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8004a26:	4613      	mov	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4413      	add	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10a      	bne.n	8004a4c <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	43da      	mvns	r2, r3
 8004a42:	4b12      	ldr	r3, [pc, #72]	; (8004a8c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4013      	ands	r3, r2
 8004a48:	4a10      	ldr	r2, [pc, #64]	; (8004a8c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8004a4a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a50:	2201      	movs	r2, #1
 8004a52:	409a      	lsls	r2, r3
 8004a54:	4b0d      	ldr	r3, [pc, #52]	; (8004a8c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	4a0c      	ldr	r2, [pc, #48]	; (8004a8c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a62:	4613      	mov	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	4a07      	ldr	r2, [pc, #28]	; (8004a88 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8004a6c:	441a      	add	r2, r3
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	3304      	adds	r3, #4
 8004a72:	4619      	mov	r1, r3
 8004a74:	4610      	mov	r0, r2
 8004a76:	f7fe f8cb 	bl	8002c10 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004a7a:	bf00      	nop
 8004a7c:	3720      	adds	r7, #32
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	20000b2c 	.word	0x20000b2c
 8004a88:	20000b30 	.word	0x20000b30
 8004a8c:	20000c34 	.word	0x20000c34

08004a90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8004a90:	b480      	push	{r7}
 8004a92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004a94:	4b07      	ldr	r3, [pc, #28]	; (8004ab4 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d004      	beq.n	8004aa6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004a9c:	4b05      	ldr	r3, [pc, #20]	; (8004ab4 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004aa2:	3201      	adds	r2, #1
 8004aa4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8004aa6:	4b03      	ldr	r3, [pc, #12]	; (8004ab4 <pvTaskIncrementMutexHeldCount+0x24>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
	}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bc80      	pop	{r7}
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	20000b2c 	.word	0x20000b2c

08004ab8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ac2:	4b29      	ldr	r3, [pc, #164]	; (8004b68 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ac8:	4b28      	ldr	r3, [pc, #160]	; (8004b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3304      	adds	r3, #4
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fe f8f9 	bl	8002cc6 <uxListRemove>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10b      	bne.n	8004af2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004ada:	4b24      	ldr	r3, [pc, #144]	; (8004b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae6:	43da      	mvns	r2, r3
 8004ae8:	4b21      	ldr	r3, [pc, #132]	; (8004b70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4013      	ands	r3, r2
 8004aee:	4a20      	ldr	r2, [pc, #128]	; (8004b70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004af0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af8:	d10a      	bne.n	8004b10 <prvAddCurrentTaskToDelayedList+0x58>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d007      	beq.n	8004b10 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b00:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	3304      	adds	r3, #4
 8004b06:	4619      	mov	r1, r3
 8004b08:	481a      	ldr	r0, [pc, #104]	; (8004b74 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004b0a:	f7fe f881 	bl	8002c10 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b0e:	e026      	b.n	8004b5e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4413      	add	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b18:	4b14      	ldr	r3, [pc, #80]	; (8004b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d209      	bcs.n	8004b3c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b28:	4b13      	ldr	r3, [pc, #76]	; (8004b78 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	3304      	adds	r3, #4
 8004b32:	4619      	mov	r1, r3
 8004b34:	4610      	mov	r0, r2
 8004b36:	f7fe f88e 	bl	8002c56 <vListInsert>
}
 8004b3a:	e010      	b.n	8004b5e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b3c:	4b0f      	ldr	r3, [pc, #60]	; (8004b7c <prvAddCurrentTaskToDelayedList+0xc4>)
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3304      	adds	r3, #4
 8004b46:	4619      	mov	r1, r3
 8004b48:	4610      	mov	r0, r2
 8004b4a:	f7fe f884 	bl	8002c56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b4e:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d202      	bcs.n	8004b5e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004b58:	4a09      	ldr	r2, [pc, #36]	; (8004b80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	6013      	str	r3, [r2, #0]
}
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20000c30 	.word	0x20000c30
 8004b6c:	20000b2c 	.word	0x20000b2c
 8004b70:	20000c34 	.word	0x20000c34
 8004b74:	20000c18 	.word	0x20000c18
 8004b78:	20000be8 	.word	0x20000be8
 8004b7c:	20000be4 	.word	0x20000be4
 8004b80:	20000c4c 	.word	0x20000c4c

08004b84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b08a      	sub	sp, #40	; 0x28
 8004b88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004b8e:	f000 fab1 	bl	80050f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004b92:	4b1c      	ldr	r3, [pc, #112]	; (8004c04 <xTimerCreateTimerTask+0x80>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d021      	beq.n	8004bde <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004ba2:	1d3a      	adds	r2, r7, #4
 8004ba4:	f107 0108 	add.w	r1, r7, #8
 8004ba8:	f107 030c 	add.w	r3, r7, #12
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fb fd2d 	bl	800060c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004bb2:	6879      	ldr	r1, [r7, #4]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	9202      	str	r2, [sp, #8]
 8004bba:	9301      	str	r3, [sp, #4]
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	9300      	str	r3, [sp, #0]
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	460a      	mov	r2, r1
 8004bc4:	4910      	ldr	r1, [pc, #64]	; (8004c08 <xTimerCreateTimerTask+0x84>)
 8004bc6:	4811      	ldr	r0, [pc, #68]	; (8004c0c <xTimerCreateTimerTask+0x88>)
 8004bc8:	f7fe ff66 	bl	8003a98 <xTaskCreateStatic>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	4a10      	ldr	r2, [pc, #64]	; (8004c10 <xTimerCreateTimerTask+0x8c>)
 8004bd0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004bd2:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <xTimerCreateTimerTask+0x8c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10a      	bne.n	8004bfa <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be8:	f383 8811 	msr	BASEPRI, r3
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f3bf 8f4f 	dsb	sy
 8004bf4:	613b      	str	r3, [r7, #16]
}
 8004bf6:	bf00      	nop
 8004bf8:	e7fe      	b.n	8004bf8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004bfa:	697b      	ldr	r3, [r7, #20]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	20000c88 	.word	0x20000c88
 8004c08:	08006798 	.word	0x08006798
 8004c0c:	08004d31 	.word	0x08004d31
 8004c10:	20000c8c 	.word	0x20000c8c

08004c14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b08a      	sub	sp, #40	; 0x28
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
 8004c20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004c22:	2300      	movs	r3, #0
 8004c24:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10a      	bne.n	8004c42 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c30:	f383 8811 	msr	BASEPRI, r3
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	623b      	str	r3, [r7, #32]
}
 8004c3e:	bf00      	nop
 8004c40:	e7fe      	b.n	8004c40 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004c42:	4b1a      	ldr	r3, [pc, #104]	; (8004cac <xTimerGenericCommand+0x98>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d02a      	beq.n	8004ca0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b05      	cmp	r3, #5
 8004c5a:	dc18      	bgt.n	8004c8e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004c5c:	f7ff fd4e 	bl	80046fc <xTaskGetSchedulerState>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d109      	bne.n	8004c7a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004c66:	4b11      	ldr	r3, [pc, #68]	; (8004cac <xTimerGenericCommand+0x98>)
 8004c68:	6818      	ldr	r0, [r3, #0]
 8004c6a:	f107 0114 	add.w	r1, r7, #20
 8004c6e:	2300      	movs	r3, #0
 8004c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c72:	f7fe f9bf 	bl	8002ff4 <xQueueGenericSend>
 8004c76:	6278      	str	r0, [r7, #36]	; 0x24
 8004c78:	e012      	b.n	8004ca0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004c7a:	4b0c      	ldr	r3, [pc, #48]	; (8004cac <xTimerGenericCommand+0x98>)
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	f107 0114 	add.w	r1, r7, #20
 8004c82:	2300      	movs	r3, #0
 8004c84:	2200      	movs	r2, #0
 8004c86:	f7fe f9b5 	bl	8002ff4 <xQueueGenericSend>
 8004c8a:	6278      	str	r0, [r7, #36]	; 0x24
 8004c8c:	e008      	b.n	8004ca0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004c8e:	4b07      	ldr	r3, [pc, #28]	; (8004cac <xTimerGenericCommand+0x98>)
 8004c90:	6818      	ldr	r0, [r3, #0]
 8004c92:	f107 0114 	add.w	r1, r7, #20
 8004c96:	2300      	movs	r3, #0
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	f7fe faa9 	bl	80031f0 <xQueueGenericSendFromISR>
 8004c9e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3728      	adds	r7, #40	; 0x28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	20000c88 	.word	0x20000c88

08004cb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b088      	sub	sp, #32
 8004cb4:	af02      	add	r7, sp, #8
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004cba:	4b1c      	ldr	r3, [pc, #112]	; (8004d2c <prvProcessExpiredTimer+0x7c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7fd fffc 	bl	8002cc6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d122      	bne.n	8004d1c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	18d1      	adds	r1, r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	6978      	ldr	r0, [r7, #20]
 8004ce4:	f000 f8c8 	bl	8004e78 <prvInsertTimerInActiveList>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d016      	beq.n	8004d1c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004cee:	2300      	movs	r3, #0
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	6978      	ldr	r0, [r7, #20]
 8004cfa:	f7ff ff8b 	bl	8004c14 <xTimerGenericCommand>
 8004cfe:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10a      	bne.n	8004d1c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8004d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0a:	f383 8811 	msr	BASEPRI, r3
 8004d0e:	f3bf 8f6f 	isb	sy
 8004d12:	f3bf 8f4f 	dsb	sy
 8004d16:	60fb      	str	r3, [r7, #12]
}
 8004d18:	bf00      	nop
 8004d1a:	e7fe      	b.n	8004d1a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	6978      	ldr	r0, [r7, #20]
 8004d22:	4798      	blx	r3
}
 8004d24:	bf00      	nop
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	20000c80 	.word	0x20000c80

08004d30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d38:	f107 0308 	add.w	r3, r7, #8
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f000 f857 	bl	8004df0 <prvGetNextExpireTime>
 8004d42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4619      	mov	r1, r3
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f803 	bl	8004d54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004d4e:	f000 f8d5 	bl	8004efc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d52:	e7f1      	b.n	8004d38 <prvTimerTask+0x8>

08004d54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004d5e:	f7ff f8e1 	bl	8003f24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d62:	f107 0308 	add.w	r3, r7, #8
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 f866 	bl	8004e38 <prvSampleTimeNow>
 8004d6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d130      	bne.n	8004dd6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10a      	bne.n	8004d90 <prvProcessTimerOrBlockTask+0x3c>
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d806      	bhi.n	8004d90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004d82:	f7ff f8dd 	bl	8003f40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004d86:	68f9      	ldr	r1, [r7, #12]
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7ff ff91 	bl	8004cb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004d8e:	e024      	b.n	8004dda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d008      	beq.n	8004da8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004d96:	4b13      	ldr	r3, [pc, #76]	; (8004de4 <prvProcessTimerOrBlockTask+0x90>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	bf0c      	ite	eq
 8004da0:	2301      	moveq	r3, #1
 8004da2:	2300      	movne	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004da8:	4b0f      	ldr	r3, [pc, #60]	; (8004de8 <prvProcessTimerOrBlockTask+0x94>)
 8004daa:	6818      	ldr	r0, [r3, #0]
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	4619      	mov	r1, r3
 8004db6:	f7fe fe3b 	bl	8003a30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004dba:	f7ff f8c1 	bl	8003f40 <xTaskResumeAll>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004dc4:	4b09      	ldr	r3, [pc, #36]	; (8004dec <prvProcessTimerOrBlockTask+0x98>)
 8004dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dca:	601a      	str	r2, [r3, #0]
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	f3bf 8f6f 	isb	sy
}
 8004dd4:	e001      	b.n	8004dda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004dd6:	f7ff f8b3 	bl	8003f40 <xTaskResumeAll>
}
 8004dda:	bf00      	nop
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	20000c84 	.word	0x20000c84
 8004de8:	20000c88 	.word	0x20000c88
 8004dec:	e000ed04 	.word	0xe000ed04

08004df0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004df8:	4b0e      	ldr	r3, [pc, #56]	; (8004e34 <prvGetNextExpireTime+0x44>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	bf0c      	ite	eq
 8004e02:	2301      	moveq	r3, #1
 8004e04:	2300      	movne	r3, #0
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	461a      	mov	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d105      	bne.n	8004e22 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e16:	4b07      	ldr	r3, [pc, #28]	; (8004e34 <prvGetNextExpireTime+0x44>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60fb      	str	r3, [r7, #12]
 8004e20:	e001      	b.n	8004e26 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004e26:	68fb      	ldr	r3, [r7, #12]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bc80      	pop	{r7}
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	20000c80 	.word	0x20000c80

08004e38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004e40:	f7ff f91a 	bl	8004078 <xTaskGetTickCount>
 8004e44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004e46:	4b0b      	ldr	r3, [pc, #44]	; (8004e74 <prvSampleTimeNow+0x3c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d205      	bcs.n	8004e5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004e50:	f000 f8ee 	bl	8005030 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	e002      	b.n	8004e62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004e62:	4a04      	ldr	r2, [pc, #16]	; (8004e74 <prvSampleTimeNow+0x3c>)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004e68:	68fb      	ldr	r3, [r7, #12]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3710      	adds	r7, #16
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	20000c90 	.word	0x20000c90

08004e78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
 8004e84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004e86:	2300      	movs	r3, #0
 8004e88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d812      	bhi.n	8004ec4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	1ad2      	subs	r2, r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d302      	bcc.n	8004eb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004eac:	2301      	movs	r3, #1
 8004eae:	617b      	str	r3, [r7, #20]
 8004eb0:	e01b      	b.n	8004eea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004eb2:	4b10      	ldr	r3, [pc, #64]	; (8004ef4 <prvInsertTimerInActiveList+0x7c>)
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f7fd feca 	bl	8002c56 <vListInsert>
 8004ec2:	e012      	b.n	8004eea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d206      	bcs.n	8004eda <prvInsertTimerInActiveList+0x62>
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d302      	bcc.n	8004eda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	e007      	b.n	8004eea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004eda:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <prvInsertTimerInActiveList+0x80>)
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	3304      	adds	r3, #4
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	f7fd feb6 	bl	8002c56 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004eea:	697b      	ldr	r3, [r7, #20]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20000c84 	.word	0x20000c84
 8004ef8:	20000c80 	.word	0x20000c80

08004efc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08c      	sub	sp, #48	; 0x30
 8004f00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f02:	e081      	b.n	8005008 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	db7e      	blt.n	8005008 <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d004      	beq.n	8004f20 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	3304      	adds	r3, #4
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fd fed3 	bl	8002cc6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f20:	1d3b      	adds	r3, r7, #4
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff ff88 	bl	8004e38 <prvSampleTimeNow>
 8004f28:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b09      	cmp	r3, #9
 8004f2e:	d86a      	bhi.n	8005006 <prvProcessReceivedCommands+0x10a>
 8004f30:	a201      	add	r2, pc, #4	; (adr r2, 8004f38 <prvProcessReceivedCommands+0x3c>)
 8004f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f36:	bf00      	nop
 8004f38:	08004f61 	.word	0x08004f61
 8004f3c:	08004f61 	.word	0x08004f61
 8004f40:	08004f61 	.word	0x08004f61
 8004f44:	08005009 	.word	0x08005009
 8004f48:	08004fbd 	.word	0x08004fbd
 8004f4c:	08004ff5 	.word	0x08004ff5
 8004f50:	08004f61 	.word	0x08004f61
 8004f54:	08004f61 	.word	0x08004f61
 8004f58:	08005009 	.word	0x08005009
 8004f5c:	08004fbd 	.word	0x08004fbd
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	18d1      	adds	r1, r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a3a      	ldr	r2, [r7, #32]
 8004f6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f6e:	f7ff ff83 	bl	8004e78 <prvInsertTimerInActiveList>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d047      	beq.n	8005008 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f7e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d13f      	bne.n	8005008 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	441a      	add	r2, r3
 8004f90:	2300      	movs	r3, #0
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	2300      	movs	r3, #0
 8004f96:	2100      	movs	r1, #0
 8004f98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f9a:	f7ff fe3b 	bl	8004c14 <xTimerGenericCommand>
 8004f9e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d130      	bne.n	8005008 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 8004fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004faa:	f383 8811 	msr	BASEPRI, r3
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	61bb      	str	r3, [r7, #24]
}
 8004fb8:	bf00      	nop
 8004fba:	e7fe      	b.n	8004fba <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10a      	bne.n	8004fe0 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	617b      	str	r3, [r7, #20]
}
 8004fdc:	bf00      	nop
 8004fde:	e7fe      	b.n	8004fde <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	699a      	ldr	r2, [r3, #24]
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	18d1      	adds	r1, r2, r3
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	6a3a      	ldr	r2, [r7, #32]
 8004fec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004fee:	f7ff ff43 	bl	8004e78 <prvInsertTimerInActiveList>
					break;
 8004ff2:	e009      	b.n	8005008 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d104      	bne.n	8005008 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 8004ffe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005000:	f000 fb70 	bl	80056e4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005004:	e000      	b.n	8005008 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
 8005006:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005008:	4b08      	ldr	r3, [pc, #32]	; (800502c <prvProcessReceivedCommands+0x130>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f107 0108 	add.w	r1, r7, #8
 8005010:	2200      	movs	r2, #0
 8005012:	4618      	mov	r0, r3
 8005014:	f7fe f984 	bl	8003320 <xQueueReceive>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	f47f af72 	bne.w	8004f04 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005020:	bf00      	nop
 8005022:	bf00      	nop
 8005024:	3728      	adds	r7, #40	; 0x28
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	20000c88 	.word	0x20000c88

08005030 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b088      	sub	sp, #32
 8005034:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005036:	e045      	b.n	80050c4 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005038:	4b2c      	ldr	r3, [pc, #176]	; (80050ec <prvSwitchTimerLists+0xbc>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005042:	4b2a      	ldr	r3, [pc, #168]	; (80050ec <prvSwitchTimerLists+0xbc>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3304      	adds	r3, #4
 8005050:	4618      	mov	r0, r3
 8005052:	f7fd fe38 	bl	8002cc6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	69db      	ldr	r3, [r3, #28]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d12e      	bne.n	80050c4 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	4413      	add	r3, r2
 800506e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	429a      	cmp	r2, r3
 8005076:	d90e      	bls.n	8005096 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005084:	4b19      	ldr	r3, [pc, #100]	; (80050ec <prvSwitchTimerLists+0xbc>)
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3304      	adds	r3, #4
 800508c:	4619      	mov	r1, r3
 800508e:	4610      	mov	r0, r2
 8005090:	f7fd fde1 	bl	8002c56 <vListInsert>
 8005094:	e016      	b.n	80050c4 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005096:	2300      	movs	r3, #0
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	2300      	movs	r3, #0
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	2100      	movs	r1, #0
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f7ff fdb7 	bl	8004c14 <xTimerGenericCommand>
 80050a6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10a      	bne.n	80050c4 <prvSwitchTimerLists+0x94>
	__asm volatile
 80050ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	603b      	str	r3, [r7, #0]
}
 80050c0:	bf00      	nop
 80050c2:	e7fe      	b.n	80050c2 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80050c4:	4b09      	ldr	r3, [pc, #36]	; (80050ec <prvSwitchTimerLists+0xbc>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1b4      	bne.n	8005038 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80050ce:	4b07      	ldr	r3, [pc, #28]	; (80050ec <prvSwitchTimerLists+0xbc>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80050d4:	4b06      	ldr	r3, [pc, #24]	; (80050f0 <prvSwitchTimerLists+0xc0>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a04      	ldr	r2, [pc, #16]	; (80050ec <prvSwitchTimerLists+0xbc>)
 80050da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80050dc:	4a04      	ldr	r2, [pc, #16]	; (80050f0 <prvSwitchTimerLists+0xc0>)
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	6013      	str	r3, [r2, #0]
}
 80050e2:	bf00      	nop
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	20000c80 	.word	0x20000c80
 80050f0:	20000c84 	.word	0x20000c84

080050f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80050fa:	f000 f92f 	bl	800535c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80050fe:	4b15      	ldr	r3, [pc, #84]	; (8005154 <prvCheckForValidListAndQueue+0x60>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d120      	bne.n	8005148 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005106:	4814      	ldr	r0, [pc, #80]	; (8005158 <prvCheckForValidListAndQueue+0x64>)
 8005108:	f7fd fd57 	bl	8002bba <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800510c:	4813      	ldr	r0, [pc, #76]	; (800515c <prvCheckForValidListAndQueue+0x68>)
 800510e:	f7fd fd54 	bl	8002bba <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005112:	4b13      	ldr	r3, [pc, #76]	; (8005160 <prvCheckForValidListAndQueue+0x6c>)
 8005114:	4a10      	ldr	r2, [pc, #64]	; (8005158 <prvCheckForValidListAndQueue+0x64>)
 8005116:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005118:	4b12      	ldr	r3, [pc, #72]	; (8005164 <prvCheckForValidListAndQueue+0x70>)
 800511a:	4a10      	ldr	r2, [pc, #64]	; (800515c <prvCheckForValidListAndQueue+0x68>)
 800511c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800511e:	2300      	movs	r3, #0
 8005120:	9300      	str	r3, [sp, #0]
 8005122:	4b11      	ldr	r3, [pc, #68]	; (8005168 <prvCheckForValidListAndQueue+0x74>)
 8005124:	4a11      	ldr	r2, [pc, #68]	; (800516c <prvCheckForValidListAndQueue+0x78>)
 8005126:	210c      	movs	r1, #12
 8005128:	200a      	movs	r0, #10
 800512a:	f7fd fe5d 	bl	8002de8 <xQueueGenericCreateStatic>
 800512e:	4603      	mov	r3, r0
 8005130:	4a08      	ldr	r2, [pc, #32]	; (8005154 <prvCheckForValidListAndQueue+0x60>)
 8005132:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005134:	4b07      	ldr	r3, [pc, #28]	; (8005154 <prvCheckForValidListAndQueue+0x60>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d005      	beq.n	8005148 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800513c:	4b05      	ldr	r3, [pc, #20]	; (8005154 <prvCheckForValidListAndQueue+0x60>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	490b      	ldr	r1, [pc, #44]	; (8005170 <prvCheckForValidListAndQueue+0x7c>)
 8005142:	4618      	mov	r0, r3
 8005144:	f7fe fc22 	bl	800398c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005148:	f000 f938 	bl	80053bc <vPortExitCritical>
}
 800514c:	bf00      	nop
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	20000c88 	.word	0x20000c88
 8005158:	20000c58 	.word	0x20000c58
 800515c:	20000c6c 	.word	0x20000c6c
 8005160:	20000c80 	.word	0x20000c80
 8005164:	20000c84 	.word	0x20000c84
 8005168:	20000d0c 	.word	0x20000d0c
 800516c:	20000c94 	.word	0x20000c94
 8005170:	080067a0 	.word	0x080067a0

08005174 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	3b04      	subs	r3, #4
 8005184:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800518c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	3b04      	subs	r3, #4
 8005192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f023 0201 	bic.w	r2, r3, #1
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	3b04      	subs	r3, #4
 80051a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80051a4:	4a08      	ldr	r2, [pc, #32]	; (80051c8 <pxPortInitialiseStack+0x54>)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	3b14      	subs	r3, #20
 80051ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	3b20      	subs	r3, #32
 80051ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80051bc:	68fb      	ldr	r3, [r7, #12]
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3714      	adds	r7, #20
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr
 80051c8:	080051cd 	.word	0x080051cd

080051cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80051d2:	2300      	movs	r3, #0
 80051d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80051d6:	4b12      	ldr	r3, [pc, #72]	; (8005220 <prvTaskExitError+0x54>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051de:	d00a      	beq.n	80051f6 <prvTaskExitError+0x2a>
	__asm volatile
 80051e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e4:	f383 8811 	msr	BASEPRI, r3
 80051e8:	f3bf 8f6f 	isb	sy
 80051ec:	f3bf 8f4f 	dsb	sy
 80051f0:	60fb      	str	r3, [r7, #12]
}
 80051f2:	bf00      	nop
 80051f4:	e7fe      	b.n	80051f4 <prvTaskExitError+0x28>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	60bb      	str	r3, [r7, #8]
}
 8005208:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800520a:	bf00      	nop
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0fc      	beq.n	800520c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005212:	bf00      	nop
 8005214:	bf00      	nop
 8005216:	3714      	adds	r7, #20
 8005218:	46bd      	mov	sp, r7
 800521a:	bc80      	pop	{r7}
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	2000000c 	.word	0x2000000c
	...

08005230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005230:	4b07      	ldr	r3, [pc, #28]	; (8005250 <pxCurrentTCBConst2>)
 8005232:	6819      	ldr	r1, [r3, #0]
 8005234:	6808      	ldr	r0, [r1, #0]
 8005236:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800523a:	f380 8809 	msr	PSP, r0
 800523e:	f3bf 8f6f 	isb	sy
 8005242:	f04f 0000 	mov.w	r0, #0
 8005246:	f380 8811 	msr	BASEPRI, r0
 800524a:	f04e 0e0d 	orr.w	lr, lr, #13
 800524e:	4770      	bx	lr

08005250 <pxCurrentTCBConst2>:
 8005250:	20000b2c 	.word	0x20000b2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005254:	bf00      	nop
 8005256:	bf00      	nop

08005258 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005258:	4806      	ldr	r0, [pc, #24]	; (8005274 <prvPortStartFirstTask+0x1c>)
 800525a:	6800      	ldr	r0, [r0, #0]
 800525c:	6800      	ldr	r0, [r0, #0]
 800525e:	f380 8808 	msr	MSP, r0
 8005262:	b662      	cpsie	i
 8005264:	b661      	cpsie	f
 8005266:	f3bf 8f4f 	dsb	sy
 800526a:	f3bf 8f6f 	isb	sy
 800526e:	df00      	svc	0
 8005270:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005272:	bf00      	nop
 8005274:	e000ed08 	.word	0xe000ed08

08005278 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800527e:	4b32      	ldr	r3, [pc, #200]	; (8005348 <xPortStartScheduler+0xd0>)
 8005280:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	b2db      	uxtb	r3, r3
 8005288:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	22ff      	movs	r2, #255	; 0xff
 800528e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005298:	78fb      	ldrb	r3, [r7, #3]
 800529a:	b2db      	uxtb	r3, r3
 800529c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	4b2a      	ldr	r3, [pc, #168]	; (800534c <xPortStartScheduler+0xd4>)
 80052a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80052a6:	4b2a      	ldr	r3, [pc, #168]	; (8005350 <xPortStartScheduler+0xd8>)
 80052a8:	2207      	movs	r2, #7
 80052aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052ac:	e009      	b.n	80052c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80052ae:	4b28      	ldr	r3, [pc, #160]	; (8005350 <xPortStartScheduler+0xd8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	3b01      	subs	r3, #1
 80052b4:	4a26      	ldr	r2, [pc, #152]	; (8005350 <xPortStartScheduler+0xd8>)
 80052b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80052b8:	78fb      	ldrb	r3, [r7, #3]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	005b      	lsls	r3, r3, #1
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052c2:	78fb      	ldrb	r3, [r7, #3]
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ca:	2b80      	cmp	r3, #128	; 0x80
 80052cc:	d0ef      	beq.n	80052ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80052ce:	4b20      	ldr	r3, [pc, #128]	; (8005350 <xPortStartScheduler+0xd8>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f1c3 0307 	rsb	r3, r3, #7
 80052d6:	2b04      	cmp	r3, #4
 80052d8:	d00a      	beq.n	80052f0 <xPortStartScheduler+0x78>
	__asm volatile
 80052da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052de:	f383 8811 	msr	BASEPRI, r3
 80052e2:	f3bf 8f6f 	isb	sy
 80052e6:	f3bf 8f4f 	dsb	sy
 80052ea:	60bb      	str	r3, [r7, #8]
}
 80052ec:	bf00      	nop
 80052ee:	e7fe      	b.n	80052ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80052f0:	4b17      	ldr	r3, [pc, #92]	; (8005350 <xPortStartScheduler+0xd8>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	021b      	lsls	r3, r3, #8
 80052f6:	4a16      	ldr	r2, [pc, #88]	; (8005350 <xPortStartScheduler+0xd8>)
 80052f8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80052fa:	4b15      	ldr	r3, [pc, #84]	; (8005350 <xPortStartScheduler+0xd8>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005302:	4a13      	ldr	r2, [pc, #76]	; (8005350 <xPortStartScheduler+0xd8>)
 8005304:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	b2da      	uxtb	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800530e:	4b11      	ldr	r3, [pc, #68]	; (8005354 <xPortStartScheduler+0xdc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a10      	ldr	r2, [pc, #64]	; (8005354 <xPortStartScheduler+0xdc>)
 8005314:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005318:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800531a:	4b0e      	ldr	r3, [pc, #56]	; (8005354 <xPortStartScheduler+0xdc>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a0d      	ldr	r2, [pc, #52]	; (8005354 <xPortStartScheduler+0xdc>)
 8005320:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005324:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005326:	f000 f8b9 	bl	800549c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800532a:	4b0b      	ldr	r3, [pc, #44]	; (8005358 <xPortStartScheduler+0xe0>)
 800532c:	2200      	movs	r2, #0
 800532e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005330:	f7ff ff92 	bl	8005258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005334:	f7fe ff6c 	bl	8004210 <vTaskSwitchContext>
	prvTaskExitError();
 8005338:	f7ff ff48 	bl	80051cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	e000e400 	.word	0xe000e400
 800534c:	20000d54 	.word	0x20000d54
 8005350:	20000d58 	.word	0x20000d58
 8005354:	e000ed20 	.word	0xe000ed20
 8005358:	2000000c 	.word	0x2000000c

0800535c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
	__asm volatile
 8005362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005366:	f383 8811 	msr	BASEPRI, r3
 800536a:	f3bf 8f6f 	isb	sy
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	607b      	str	r3, [r7, #4]
}
 8005374:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005376:	4b0f      	ldr	r3, [pc, #60]	; (80053b4 <vPortEnterCritical+0x58>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	3301      	adds	r3, #1
 800537c:	4a0d      	ldr	r2, [pc, #52]	; (80053b4 <vPortEnterCritical+0x58>)
 800537e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005380:	4b0c      	ldr	r3, [pc, #48]	; (80053b4 <vPortEnterCritical+0x58>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d10f      	bne.n	80053a8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005388:	4b0b      	ldr	r3, [pc, #44]	; (80053b8 <vPortEnterCritical+0x5c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <vPortEnterCritical+0x4c>
	__asm volatile
 8005392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005396:	f383 8811 	msr	BASEPRI, r3
 800539a:	f3bf 8f6f 	isb	sy
 800539e:	f3bf 8f4f 	dsb	sy
 80053a2:	603b      	str	r3, [r7, #0]
}
 80053a4:	bf00      	nop
 80053a6:	e7fe      	b.n	80053a6 <vPortEnterCritical+0x4a>
	}
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bc80      	pop	{r7}
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	2000000c 	.word	0x2000000c
 80053b8:	e000ed04 	.word	0xe000ed04

080053bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80053c2:	4b11      	ldr	r3, [pc, #68]	; (8005408 <vPortExitCritical+0x4c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10a      	bne.n	80053e0 <vPortExitCritical+0x24>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	607b      	str	r3, [r7, #4]
}
 80053dc:	bf00      	nop
 80053de:	e7fe      	b.n	80053de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80053e0:	4b09      	ldr	r3, [pc, #36]	; (8005408 <vPortExitCritical+0x4c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3b01      	subs	r3, #1
 80053e6:	4a08      	ldr	r2, [pc, #32]	; (8005408 <vPortExitCritical+0x4c>)
 80053e8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80053ea:	4b07      	ldr	r3, [pc, #28]	; (8005408 <vPortExitCritical+0x4c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d105      	bne.n	80053fe <vPortExitCritical+0x42>
 80053f2:	2300      	movs	r3, #0
 80053f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	f383 8811 	msr	BASEPRI, r3
}
 80053fc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	bc80      	pop	{r7}
 8005406:	4770      	bx	lr
 8005408:	2000000c 	.word	0x2000000c
 800540c:	00000000 	.word	0x00000000

08005410 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005410:	f3ef 8009 	mrs	r0, PSP
 8005414:	f3bf 8f6f 	isb	sy
 8005418:	4b0d      	ldr	r3, [pc, #52]	; (8005450 <pxCurrentTCBConst>)
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005420:	6010      	str	r0, [r2, #0]
 8005422:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005426:	f04f 0050 	mov.w	r0, #80	; 0x50
 800542a:	f380 8811 	msr	BASEPRI, r0
 800542e:	f7fe feef 	bl	8004210 <vTaskSwitchContext>
 8005432:	f04f 0000 	mov.w	r0, #0
 8005436:	f380 8811 	msr	BASEPRI, r0
 800543a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800543e:	6819      	ldr	r1, [r3, #0]
 8005440:	6808      	ldr	r0, [r1, #0]
 8005442:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005446:	f380 8809 	msr	PSP, r0
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	4770      	bx	lr

08005450 <pxCurrentTCBConst>:
 8005450:	20000b2c 	.word	0x20000b2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop

08005458 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
	__asm volatile
 800545e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005462:	f383 8811 	msr	BASEPRI, r3
 8005466:	f3bf 8f6f 	isb	sy
 800546a:	f3bf 8f4f 	dsb	sy
 800546e:	607b      	str	r3, [r7, #4]
}
 8005470:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005472:	f7fe fe0f 	bl	8004094 <xTaskIncrementTick>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800547c:	4b06      	ldr	r3, [pc, #24]	; (8005498 <xPortSysTickHandler+0x40>)
 800547e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	2300      	movs	r3, #0
 8005486:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	f383 8811 	msr	BASEPRI, r3
}
 800548e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005490:	bf00      	nop
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	e000ed04 	.word	0xe000ed04

0800549c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80054a0:	4b0a      	ldr	r3, [pc, #40]	; (80054cc <vPortSetupTimerInterrupt+0x30>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80054a6:	4b0a      	ldr	r3, [pc, #40]	; (80054d0 <vPortSetupTimerInterrupt+0x34>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80054ac:	4b09      	ldr	r3, [pc, #36]	; (80054d4 <vPortSetupTimerInterrupt+0x38>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a09      	ldr	r2, [pc, #36]	; (80054d8 <vPortSetupTimerInterrupt+0x3c>)
 80054b2:	fba2 2303 	umull	r2, r3, r2, r3
 80054b6:	099b      	lsrs	r3, r3, #6
 80054b8:	4a08      	ldr	r2, [pc, #32]	; (80054dc <vPortSetupTimerInterrupt+0x40>)
 80054ba:	3b01      	subs	r3, #1
 80054bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80054be:	4b03      	ldr	r3, [pc, #12]	; (80054cc <vPortSetupTimerInterrupt+0x30>)
 80054c0:	2207      	movs	r2, #7
 80054c2:	601a      	str	r2, [r3, #0]
}
 80054c4:	bf00      	nop
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr
 80054cc:	e000e010 	.word	0xe000e010
 80054d0:	e000e018 	.word	0xe000e018
 80054d4:	20000000 	.word	0x20000000
 80054d8:	10624dd3 	.word	0x10624dd3
 80054dc:	e000e014 	.word	0xe000e014

080054e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80054e6:	f3ef 8305 	mrs	r3, IPSR
 80054ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b0f      	cmp	r3, #15
 80054f0:	d914      	bls.n	800551c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80054f2:	4a16      	ldr	r2, [pc, #88]	; (800554c <vPortValidateInterruptPriority+0x6c>)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	4413      	add	r3, r2
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80054fc:	4b14      	ldr	r3, [pc, #80]	; (8005550 <vPortValidateInterruptPriority+0x70>)
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	7afa      	ldrb	r2, [r7, #11]
 8005502:	429a      	cmp	r2, r3
 8005504:	d20a      	bcs.n	800551c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550a:	f383 8811 	msr	BASEPRI, r3
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	607b      	str	r3, [r7, #4]
}
 8005518:	bf00      	nop
 800551a:	e7fe      	b.n	800551a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800551c:	4b0d      	ldr	r3, [pc, #52]	; (8005554 <vPortValidateInterruptPriority+0x74>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005524:	4b0c      	ldr	r3, [pc, #48]	; (8005558 <vPortValidateInterruptPriority+0x78>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	429a      	cmp	r2, r3
 800552a:	d90a      	bls.n	8005542 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800552c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	603b      	str	r3, [r7, #0]
}
 800553e:	bf00      	nop
 8005540:	e7fe      	b.n	8005540 <vPortValidateInterruptPriority+0x60>
	}
 8005542:	bf00      	nop
 8005544:	3714      	adds	r7, #20
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr
 800554c:	e000e3f0 	.word	0xe000e3f0
 8005550:	20000d54 	.word	0x20000d54
 8005554:	e000ed0c 	.word	0xe000ed0c
 8005558:	20000d58 	.word	0x20000d58

0800555c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b08a      	sub	sp, #40	; 0x28
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005564:	2300      	movs	r3, #0
 8005566:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005568:	f7fe fcdc 	bl	8003f24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800556c:	4b58      	ldr	r3, [pc, #352]	; (80056d0 <pvPortMalloc+0x174>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005574:	f000 f924 	bl	80057c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005578:	4b56      	ldr	r3, [pc, #344]	; (80056d4 <pvPortMalloc+0x178>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4013      	ands	r3, r2
 8005580:	2b00      	cmp	r3, #0
 8005582:	f040 808e 	bne.w	80056a2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d01d      	beq.n	80055c8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800558c:	2208      	movs	r2, #8
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4413      	add	r3, r2
 8005592:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	2b00      	cmp	r3, #0
 800559c:	d014      	beq.n	80055c8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f023 0307 	bic.w	r3, r3, #7
 80055a4:	3308      	adds	r3, #8
 80055a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f003 0307 	and.w	r3, r3, #7
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00a      	beq.n	80055c8 <pvPortMalloc+0x6c>
	__asm volatile
 80055b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b6:	f383 8811 	msr	BASEPRI, r3
 80055ba:	f3bf 8f6f 	isb	sy
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	617b      	str	r3, [r7, #20]
}
 80055c4:	bf00      	nop
 80055c6:	e7fe      	b.n	80055c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d069      	beq.n	80056a2 <pvPortMalloc+0x146>
 80055ce:	4b42      	ldr	r3, [pc, #264]	; (80056d8 <pvPortMalloc+0x17c>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d864      	bhi.n	80056a2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80055d8:	4b40      	ldr	r3, [pc, #256]	; (80056dc <pvPortMalloc+0x180>)
 80055da:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80055dc:	4b3f      	ldr	r3, [pc, #252]	; (80056dc <pvPortMalloc+0x180>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80055e2:	e004      	b.n	80055ee <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80055e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d903      	bls.n	8005600 <pvPortMalloc+0xa4>
 80055f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d1f1      	bne.n	80055e4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005600:	4b33      	ldr	r3, [pc, #204]	; (80056d0 <pvPortMalloc+0x174>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005606:	429a      	cmp	r2, r3
 8005608:	d04b      	beq.n	80056a2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800560a:	6a3b      	ldr	r3, [r7, #32]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2208      	movs	r2, #8
 8005610:	4413      	add	r3, r2
 8005612:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	1ad2      	subs	r2, r2, r3
 8005624:	2308      	movs	r3, #8
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	429a      	cmp	r2, r3
 800562a:	d91f      	bls.n	800566c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800562c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4413      	add	r3, r2
 8005632:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <pvPortMalloc+0xf8>
	__asm volatile
 800563e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005642:	f383 8811 	msr	BASEPRI, r3
 8005646:	f3bf 8f6f 	isb	sy
 800564a:	f3bf 8f4f 	dsb	sy
 800564e:	613b      	str	r3, [r7, #16]
}
 8005650:	bf00      	nop
 8005652:	e7fe      	b.n	8005652 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	1ad2      	subs	r2, r2, r3
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005666:	69b8      	ldr	r0, [r7, #24]
 8005668:	f000 f90c 	bl	8005884 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800566c:	4b1a      	ldr	r3, [pc, #104]	; (80056d8 <pvPortMalloc+0x17c>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	4a18      	ldr	r2, [pc, #96]	; (80056d8 <pvPortMalloc+0x17c>)
 8005678:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800567a:	4b17      	ldr	r3, [pc, #92]	; (80056d8 <pvPortMalloc+0x17c>)
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	4b18      	ldr	r3, [pc, #96]	; (80056e0 <pvPortMalloc+0x184>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	429a      	cmp	r2, r3
 8005684:	d203      	bcs.n	800568e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005686:	4b14      	ldr	r3, [pc, #80]	; (80056d8 <pvPortMalloc+0x17c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a15      	ldr	r2, [pc, #84]	; (80056e0 <pvPortMalloc+0x184>)
 800568c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	4b10      	ldr	r3, [pc, #64]	; (80056d4 <pvPortMalloc+0x178>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	431a      	orrs	r2, r3
 8005698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80056a2:	f7fe fc4d 	bl	8003f40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	f003 0307 	and.w	r3, r3, #7
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00a      	beq.n	80056c6 <pvPortMalloc+0x16a>
	__asm volatile
 80056b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b4:	f383 8811 	msr	BASEPRI, r3
 80056b8:	f3bf 8f6f 	isb	sy
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	60fb      	str	r3, [r7, #12]
}
 80056c2:	bf00      	nop
 80056c4:	e7fe      	b.n	80056c4 <pvPortMalloc+0x168>
	return pvReturn;
 80056c6:	69fb      	ldr	r3, [r7, #28]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3728      	adds	r7, #40	; 0x28
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	20010d64 	.word	0x20010d64
 80056d4:	20010d70 	.word	0x20010d70
 80056d8:	20010d68 	.word	0x20010d68
 80056dc:	20010d5c 	.word	0x20010d5c
 80056e0:	20010d6c 	.word	0x20010d6c

080056e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d048      	beq.n	8005788 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80056f6:	2308      	movs	r3, #8
 80056f8:	425b      	negs	r3, r3
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	4413      	add	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	4b21      	ldr	r3, [pc, #132]	; (8005790 <vPortFree+0xac>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4013      	ands	r3, r2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10a      	bne.n	8005728 <vPortFree+0x44>
	__asm volatile
 8005712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005716:	f383 8811 	msr	BASEPRI, r3
 800571a:	f3bf 8f6f 	isb	sy
 800571e:	f3bf 8f4f 	dsb	sy
 8005722:	60fb      	str	r3, [r7, #12]
}
 8005724:	bf00      	nop
 8005726:	e7fe      	b.n	8005726 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <vPortFree+0x62>
	__asm volatile
 8005730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005734:	f383 8811 	msr	BASEPRI, r3
 8005738:	f3bf 8f6f 	isb	sy
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	60bb      	str	r3, [r7, #8]
}
 8005742:	bf00      	nop
 8005744:	e7fe      	b.n	8005744 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	4b11      	ldr	r3, [pc, #68]	; (8005790 <vPortFree+0xac>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d019      	beq.n	8005788 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d115      	bne.n	8005788 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	685a      	ldr	r2, [r3, #4]
 8005760:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <vPortFree+0xac>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	43db      	mvns	r3, r3
 8005766:	401a      	ands	r2, r3
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800576c:	f7fe fbda 	bl	8003f24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	4b07      	ldr	r3, [pc, #28]	; (8005794 <vPortFree+0xb0>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4413      	add	r3, r2
 800577a:	4a06      	ldr	r2, [pc, #24]	; (8005794 <vPortFree+0xb0>)
 800577c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800577e:	6938      	ldr	r0, [r7, #16]
 8005780:	f000 f880 	bl	8005884 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005784:	f7fe fbdc 	bl	8003f40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005788:	bf00      	nop
 800578a:	3718      	adds	r7, #24
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	20010d70 	.word	0x20010d70
 8005794:	20010d68 	.word	0x20010d68

08005798 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800579c:	4b02      	ldr	r3, [pc, #8]	; (80057a8 <xPortGetFreeHeapSize+0x10>)
 800579e:	681b      	ldr	r3, [r3, #0]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bc80      	pop	{r7}
 80057a6:	4770      	bx	lr
 80057a8:	20010d68 	.word	0x20010d68

080057ac <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 80057b0:	4b02      	ldr	r3, [pc, #8]	; (80057bc <xPortGetMinimumEverFreeHeapSize+0x10>)
 80057b2:	681b      	ldr	r3, [r3, #0]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bc80      	pop	{r7}
 80057ba:	4770      	bx	lr
 80057bc:	20010d6c 	.word	0x20010d6c

080057c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80057c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80057cc:	4b27      	ldr	r3, [pc, #156]	; (800586c <prvHeapInit+0xac>)
 80057ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f003 0307 	and.w	r3, r3, #7
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00c      	beq.n	80057f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	3307      	adds	r3, #7
 80057de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f023 0307 	bic.w	r3, r3, #7
 80057e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	4a1f      	ldr	r2, [pc, #124]	; (800586c <prvHeapInit+0xac>)
 80057f0:	4413      	add	r3, r2
 80057f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80057f8:	4a1d      	ldr	r2, [pc, #116]	; (8005870 <prvHeapInit+0xb0>)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80057fe:	4b1c      	ldr	r3, [pc, #112]	; (8005870 <prvHeapInit+0xb0>)
 8005800:	2200      	movs	r2, #0
 8005802:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	4413      	add	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800580c:	2208      	movs	r2, #8
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	1a9b      	subs	r3, r3, r2
 8005812:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f023 0307 	bic.w	r3, r3, #7
 800581a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	4a15      	ldr	r2, [pc, #84]	; (8005874 <prvHeapInit+0xb4>)
 8005820:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005822:	4b14      	ldr	r3, [pc, #80]	; (8005874 <prvHeapInit+0xb4>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2200      	movs	r2, #0
 8005828:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800582a:	4b12      	ldr	r3, [pc, #72]	; (8005874 <prvHeapInit+0xb4>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2200      	movs	r2, #0
 8005830:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	1ad2      	subs	r2, r2, r3
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005840:	4b0c      	ldr	r3, [pc, #48]	; (8005874 <prvHeapInit+0xb4>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	4a0a      	ldr	r2, [pc, #40]	; (8005878 <prvHeapInit+0xb8>)
 800584e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	4a09      	ldr	r2, [pc, #36]	; (800587c <prvHeapInit+0xbc>)
 8005856:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005858:	4b09      	ldr	r3, [pc, #36]	; (8005880 <prvHeapInit+0xc0>)
 800585a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800585e:	601a      	str	r2, [r3, #0]
}
 8005860:	bf00      	nop
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	bc80      	pop	{r7}
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	20000d5c 	.word	0x20000d5c
 8005870:	20010d5c 	.word	0x20010d5c
 8005874:	20010d64 	.word	0x20010d64
 8005878:	20010d6c 	.word	0x20010d6c
 800587c:	20010d68 	.word	0x20010d68
 8005880:	20010d70 	.word	0x20010d70

08005884 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800588c:	4b27      	ldr	r3, [pc, #156]	; (800592c <prvInsertBlockIntoFreeList+0xa8>)
 800588e:	60fb      	str	r3, [r7, #12]
 8005890:	e002      	b.n	8005898 <prvInsertBlockIntoFreeList+0x14>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d8f7      	bhi.n	8005892 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	4413      	add	r3, r2
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d108      	bne.n	80058c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	441a      	add	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	441a      	add	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d118      	bne.n	800590c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	4b14      	ldr	r3, [pc, #80]	; (8005930 <prvInsertBlockIntoFreeList+0xac>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d00d      	beq.n	8005902 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	441a      	add	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	601a      	str	r2, [r3, #0]
 8005900:	e008      	b.n	8005914 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005902:	4b0b      	ldr	r3, [pc, #44]	; (8005930 <prvInsertBlockIntoFreeList+0xac>)
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	e003      	b.n	8005914 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	429a      	cmp	r2, r3
 800591a:	d002      	beq.n	8005922 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005922:	bf00      	nop
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	bc80      	pop	{r7}
 800592a:	4770      	bx	lr
 800592c:	20010d5c 	.word	0x20010d5c
 8005930:	20010d64 	.word	0x20010d64

08005934 <__cxa_guard_acquire>:
 8005934:	6802      	ldr	r2, [r0, #0]
 8005936:	4603      	mov	r3, r0
 8005938:	07d2      	lsls	r2, r2, #31
 800593a:	d405      	bmi.n	8005948 <__cxa_guard_acquire+0x14>
 800593c:	7842      	ldrb	r2, [r0, #1]
 800593e:	b102      	cbz	r2, 8005942 <__cxa_guard_acquire+0xe>
 8005940:	deff      	udf	#255	; 0xff
 8005942:	2001      	movs	r0, #1
 8005944:	7058      	strb	r0, [r3, #1]
 8005946:	4770      	bx	lr
 8005948:	2000      	movs	r0, #0
 800594a:	4770      	bx	lr

0800594c <__cxa_guard_release>:
 800594c:	2301      	movs	r3, #1
 800594e:	6003      	str	r3, [r0, #0]
 8005950:	4770      	bx	lr
	...

08005954 <sniprintf>:
 8005954:	b40c      	push	{r2, r3}
 8005956:	b530      	push	{r4, r5, lr}
 8005958:	4b17      	ldr	r3, [pc, #92]	; (80059b8 <sniprintf+0x64>)
 800595a:	1e0c      	subs	r4, r1, #0
 800595c:	681d      	ldr	r5, [r3, #0]
 800595e:	b09d      	sub	sp, #116	; 0x74
 8005960:	da08      	bge.n	8005974 <sniprintf+0x20>
 8005962:	238b      	movs	r3, #139	; 0x8b
 8005964:	f04f 30ff 	mov.w	r0, #4294967295
 8005968:	602b      	str	r3, [r5, #0]
 800596a:	b01d      	add	sp, #116	; 0x74
 800596c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005970:	b002      	add	sp, #8
 8005972:	4770      	bx	lr
 8005974:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005978:	f8ad 3014 	strh.w	r3, [sp, #20]
 800597c:	bf0c      	ite	eq
 800597e:	4623      	moveq	r3, r4
 8005980:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005984:	9304      	str	r3, [sp, #16]
 8005986:	9307      	str	r3, [sp, #28]
 8005988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800598c:	9002      	str	r0, [sp, #8]
 800598e:	9006      	str	r0, [sp, #24]
 8005990:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005994:	4628      	mov	r0, r5
 8005996:	ab21      	add	r3, sp, #132	; 0x84
 8005998:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800599a:	a902      	add	r1, sp, #8
 800599c:	9301      	str	r3, [sp, #4]
 800599e:	f000 fa2d 	bl	8005dfc <_svfiprintf_r>
 80059a2:	1c43      	adds	r3, r0, #1
 80059a4:	bfbc      	itt	lt
 80059a6:	238b      	movlt	r3, #139	; 0x8b
 80059a8:	602b      	strlt	r3, [r5, #0]
 80059aa:	2c00      	cmp	r4, #0
 80059ac:	d0dd      	beq.n	800596a <sniprintf+0x16>
 80059ae:	2200      	movs	r2, #0
 80059b0:	9b02      	ldr	r3, [sp, #8]
 80059b2:	701a      	strb	r2, [r3, #0]
 80059b4:	e7d9      	b.n	800596a <sniprintf+0x16>
 80059b6:	bf00      	nop
 80059b8:	2000005c 	.word	0x2000005c

080059bc <_vsniprintf_r>:
 80059bc:	b530      	push	{r4, r5, lr}
 80059be:	4614      	mov	r4, r2
 80059c0:	2c00      	cmp	r4, #0
 80059c2:	4605      	mov	r5, r0
 80059c4:	461a      	mov	r2, r3
 80059c6:	b09b      	sub	sp, #108	; 0x6c
 80059c8:	da05      	bge.n	80059d6 <_vsniprintf_r+0x1a>
 80059ca:	238b      	movs	r3, #139	; 0x8b
 80059cc:	6003      	str	r3, [r0, #0]
 80059ce:	f04f 30ff 	mov.w	r0, #4294967295
 80059d2:	b01b      	add	sp, #108	; 0x6c
 80059d4:	bd30      	pop	{r4, r5, pc}
 80059d6:	f44f 7302 	mov.w	r3, #520	; 0x208
 80059da:	f8ad 300c 	strh.w	r3, [sp, #12]
 80059de:	bf0c      	ite	eq
 80059e0:	4623      	moveq	r3, r4
 80059e2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80059e6:	9302      	str	r3, [sp, #8]
 80059e8:	9305      	str	r3, [sp, #20]
 80059ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80059ee:	9100      	str	r1, [sp, #0]
 80059f0:	9104      	str	r1, [sp, #16]
 80059f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80059f6:	4669      	mov	r1, sp
 80059f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80059fa:	f000 f9ff 	bl	8005dfc <_svfiprintf_r>
 80059fe:	1c43      	adds	r3, r0, #1
 8005a00:	bfbc      	itt	lt
 8005a02:	238b      	movlt	r3, #139	; 0x8b
 8005a04:	602b      	strlt	r3, [r5, #0]
 8005a06:	2c00      	cmp	r4, #0
 8005a08:	d0e3      	beq.n	80059d2 <_vsniprintf_r+0x16>
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	9b00      	ldr	r3, [sp, #0]
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e7df      	b.n	80059d2 <_vsniprintf_r+0x16>
	...

08005a14 <vsniprintf>:
 8005a14:	b507      	push	{r0, r1, r2, lr}
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	460a      	mov	r2, r1
 8005a1c:	4601      	mov	r1, r0
 8005a1e:	4803      	ldr	r0, [pc, #12]	; (8005a2c <vsniprintf+0x18>)
 8005a20:	6800      	ldr	r0, [r0, #0]
 8005a22:	f7ff ffcb 	bl	80059bc <_vsniprintf_r>
 8005a26:	b003      	add	sp, #12
 8005a28:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a2c:	2000005c 	.word	0x2000005c

08005a30 <memset>:
 8005a30:	4603      	mov	r3, r0
 8005a32:	4402      	add	r2, r0
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d100      	bne.n	8005a3a <memset+0xa>
 8005a38:	4770      	bx	lr
 8005a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a3e:	e7f9      	b.n	8005a34 <memset+0x4>

08005a40 <_reclaim_reent>:
 8005a40:	4b29      	ldr	r3, [pc, #164]	; (8005ae8 <_reclaim_reent+0xa8>)
 8005a42:	b570      	push	{r4, r5, r6, lr}
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4604      	mov	r4, r0
 8005a48:	4283      	cmp	r3, r0
 8005a4a:	d04b      	beq.n	8005ae4 <_reclaim_reent+0xa4>
 8005a4c:	69c3      	ldr	r3, [r0, #28]
 8005a4e:	b143      	cbz	r3, 8005a62 <_reclaim_reent+0x22>
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d144      	bne.n	8005ae0 <_reclaim_reent+0xa0>
 8005a56:	69e3      	ldr	r3, [r4, #28]
 8005a58:	6819      	ldr	r1, [r3, #0]
 8005a5a:	b111      	cbz	r1, 8005a62 <_reclaim_reent+0x22>
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f000 f87f 	bl	8005b60 <_free_r>
 8005a62:	6961      	ldr	r1, [r4, #20]
 8005a64:	b111      	cbz	r1, 8005a6c <_reclaim_reent+0x2c>
 8005a66:	4620      	mov	r0, r4
 8005a68:	f000 f87a 	bl	8005b60 <_free_r>
 8005a6c:	69e1      	ldr	r1, [r4, #28]
 8005a6e:	b111      	cbz	r1, 8005a76 <_reclaim_reent+0x36>
 8005a70:	4620      	mov	r0, r4
 8005a72:	f000 f875 	bl	8005b60 <_free_r>
 8005a76:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005a78:	b111      	cbz	r1, 8005a80 <_reclaim_reent+0x40>
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f000 f870 	bl	8005b60 <_free_r>
 8005a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a82:	b111      	cbz	r1, 8005a8a <_reclaim_reent+0x4a>
 8005a84:	4620      	mov	r0, r4
 8005a86:	f000 f86b 	bl	8005b60 <_free_r>
 8005a8a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005a8c:	b111      	cbz	r1, 8005a94 <_reclaim_reent+0x54>
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f000 f866 	bl	8005b60 <_free_r>
 8005a94:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005a96:	b111      	cbz	r1, 8005a9e <_reclaim_reent+0x5e>
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f000 f861 	bl	8005b60 <_free_r>
 8005a9e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005aa0:	b111      	cbz	r1, 8005aa8 <_reclaim_reent+0x68>
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f000 f85c 	bl	8005b60 <_free_r>
 8005aa8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005aaa:	b111      	cbz	r1, 8005ab2 <_reclaim_reent+0x72>
 8005aac:	4620      	mov	r0, r4
 8005aae:	f000 f857 	bl	8005b60 <_free_r>
 8005ab2:	6a23      	ldr	r3, [r4, #32]
 8005ab4:	b1b3      	cbz	r3, 8005ae4 <_reclaim_reent+0xa4>
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005abc:	4718      	bx	r3
 8005abe:	5949      	ldr	r1, [r1, r5]
 8005ac0:	b941      	cbnz	r1, 8005ad4 <_reclaim_reent+0x94>
 8005ac2:	3504      	adds	r5, #4
 8005ac4:	69e3      	ldr	r3, [r4, #28]
 8005ac6:	2d80      	cmp	r5, #128	; 0x80
 8005ac8:	68d9      	ldr	r1, [r3, #12]
 8005aca:	d1f8      	bne.n	8005abe <_reclaim_reent+0x7e>
 8005acc:	4620      	mov	r0, r4
 8005ace:	f000 f847 	bl	8005b60 <_free_r>
 8005ad2:	e7c0      	b.n	8005a56 <_reclaim_reent+0x16>
 8005ad4:	680e      	ldr	r6, [r1, #0]
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 f842 	bl	8005b60 <_free_r>
 8005adc:	4631      	mov	r1, r6
 8005ade:	e7ef      	b.n	8005ac0 <_reclaim_reent+0x80>
 8005ae0:	2500      	movs	r5, #0
 8005ae2:	e7ef      	b.n	8005ac4 <_reclaim_reent+0x84>
 8005ae4:	bd70      	pop	{r4, r5, r6, pc}
 8005ae6:	bf00      	nop
 8005ae8:	2000005c 	.word	0x2000005c

08005aec <__errno>:
 8005aec:	4b01      	ldr	r3, [pc, #4]	; (8005af4 <__errno+0x8>)
 8005aee:	6818      	ldr	r0, [r3, #0]
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	2000005c 	.word	0x2000005c

08005af8 <__libc_init_array>:
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	2600      	movs	r6, #0
 8005afc:	4d0c      	ldr	r5, [pc, #48]	; (8005b30 <__libc_init_array+0x38>)
 8005afe:	4c0d      	ldr	r4, [pc, #52]	; (8005b34 <__libc_init_array+0x3c>)
 8005b00:	1b64      	subs	r4, r4, r5
 8005b02:	10a4      	asrs	r4, r4, #2
 8005b04:	42a6      	cmp	r6, r4
 8005b06:	d109      	bne.n	8005b1c <__libc_init_array+0x24>
 8005b08:	f000 fc7a 	bl	8006400 <_init>
 8005b0c:	2600      	movs	r6, #0
 8005b0e:	4d0a      	ldr	r5, [pc, #40]	; (8005b38 <__libc_init_array+0x40>)
 8005b10:	4c0a      	ldr	r4, [pc, #40]	; (8005b3c <__libc_init_array+0x44>)
 8005b12:	1b64      	subs	r4, r4, r5
 8005b14:	10a4      	asrs	r4, r4, #2
 8005b16:	42a6      	cmp	r6, r4
 8005b18:	d105      	bne.n	8005b26 <__libc_init_array+0x2e>
 8005b1a:	bd70      	pop	{r4, r5, r6, pc}
 8005b1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b20:	4798      	blx	r3
 8005b22:	3601      	adds	r6, #1
 8005b24:	e7ee      	b.n	8005b04 <__libc_init_array+0xc>
 8005b26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b2a:	4798      	blx	r3
 8005b2c:	3601      	adds	r6, #1
 8005b2e:	e7f2      	b.n	8005b16 <__libc_init_array+0x1e>
 8005b30:	08006808 	.word	0x08006808
 8005b34:	08006808 	.word	0x08006808
 8005b38:	08006808 	.word	0x08006808
 8005b3c:	08006814 	.word	0x08006814

08005b40 <__retarget_lock_acquire_recursive>:
 8005b40:	4770      	bx	lr

08005b42 <__retarget_lock_release_recursive>:
 8005b42:	4770      	bx	lr

08005b44 <memcpy>:
 8005b44:	440a      	add	r2, r1
 8005b46:	4291      	cmp	r1, r2
 8005b48:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b4c:	d100      	bne.n	8005b50 <memcpy+0xc>
 8005b4e:	4770      	bx	lr
 8005b50:	b510      	push	{r4, lr}
 8005b52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b56:	4291      	cmp	r1, r2
 8005b58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b5c:	d1f9      	bne.n	8005b52 <memcpy+0xe>
 8005b5e:	bd10      	pop	{r4, pc}

08005b60 <_free_r>:
 8005b60:	b538      	push	{r3, r4, r5, lr}
 8005b62:	4605      	mov	r5, r0
 8005b64:	2900      	cmp	r1, #0
 8005b66:	d040      	beq.n	8005bea <_free_r+0x8a>
 8005b68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b6c:	1f0c      	subs	r4, r1, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	bfb8      	it	lt
 8005b72:	18e4      	addlt	r4, r4, r3
 8005b74:	f000 f8dc 	bl	8005d30 <__malloc_lock>
 8005b78:	4a1c      	ldr	r2, [pc, #112]	; (8005bec <_free_r+0x8c>)
 8005b7a:	6813      	ldr	r3, [r2, #0]
 8005b7c:	b933      	cbnz	r3, 8005b8c <_free_r+0x2c>
 8005b7e:	6063      	str	r3, [r4, #4]
 8005b80:	6014      	str	r4, [r2, #0]
 8005b82:	4628      	mov	r0, r5
 8005b84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b88:	f000 b8d8 	b.w	8005d3c <__malloc_unlock>
 8005b8c:	42a3      	cmp	r3, r4
 8005b8e:	d908      	bls.n	8005ba2 <_free_r+0x42>
 8005b90:	6820      	ldr	r0, [r4, #0]
 8005b92:	1821      	adds	r1, r4, r0
 8005b94:	428b      	cmp	r3, r1
 8005b96:	bf01      	itttt	eq
 8005b98:	6819      	ldreq	r1, [r3, #0]
 8005b9a:	685b      	ldreq	r3, [r3, #4]
 8005b9c:	1809      	addeq	r1, r1, r0
 8005b9e:	6021      	streq	r1, [r4, #0]
 8005ba0:	e7ed      	b.n	8005b7e <_free_r+0x1e>
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	b10b      	cbz	r3, 8005bac <_free_r+0x4c>
 8005ba8:	42a3      	cmp	r3, r4
 8005baa:	d9fa      	bls.n	8005ba2 <_free_r+0x42>
 8005bac:	6811      	ldr	r1, [r2, #0]
 8005bae:	1850      	adds	r0, r2, r1
 8005bb0:	42a0      	cmp	r0, r4
 8005bb2:	d10b      	bne.n	8005bcc <_free_r+0x6c>
 8005bb4:	6820      	ldr	r0, [r4, #0]
 8005bb6:	4401      	add	r1, r0
 8005bb8:	1850      	adds	r0, r2, r1
 8005bba:	4283      	cmp	r3, r0
 8005bbc:	6011      	str	r1, [r2, #0]
 8005bbe:	d1e0      	bne.n	8005b82 <_free_r+0x22>
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	4408      	add	r0, r1
 8005bc6:	6010      	str	r0, [r2, #0]
 8005bc8:	6053      	str	r3, [r2, #4]
 8005bca:	e7da      	b.n	8005b82 <_free_r+0x22>
 8005bcc:	d902      	bls.n	8005bd4 <_free_r+0x74>
 8005bce:	230c      	movs	r3, #12
 8005bd0:	602b      	str	r3, [r5, #0]
 8005bd2:	e7d6      	b.n	8005b82 <_free_r+0x22>
 8005bd4:	6820      	ldr	r0, [r4, #0]
 8005bd6:	1821      	adds	r1, r4, r0
 8005bd8:	428b      	cmp	r3, r1
 8005bda:	bf01      	itttt	eq
 8005bdc:	6819      	ldreq	r1, [r3, #0]
 8005bde:	685b      	ldreq	r3, [r3, #4]
 8005be0:	1809      	addeq	r1, r1, r0
 8005be2:	6021      	streq	r1, [r4, #0]
 8005be4:	6063      	str	r3, [r4, #4]
 8005be6:	6054      	str	r4, [r2, #4]
 8005be8:	e7cb      	b.n	8005b82 <_free_r+0x22>
 8005bea:	bd38      	pop	{r3, r4, r5, pc}
 8005bec:	20010eb4 	.word	0x20010eb4

08005bf0 <sbrk_aligned>:
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	4e0e      	ldr	r6, [pc, #56]	; (8005c2c <sbrk_aligned+0x3c>)
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	6831      	ldr	r1, [r6, #0]
 8005bf8:	4605      	mov	r5, r0
 8005bfa:	b911      	cbnz	r1, 8005c02 <sbrk_aligned+0x12>
 8005bfc:	f000 fbaa 	bl	8006354 <_sbrk_r>
 8005c00:	6030      	str	r0, [r6, #0]
 8005c02:	4621      	mov	r1, r4
 8005c04:	4628      	mov	r0, r5
 8005c06:	f000 fba5 	bl	8006354 <_sbrk_r>
 8005c0a:	1c43      	adds	r3, r0, #1
 8005c0c:	d00a      	beq.n	8005c24 <sbrk_aligned+0x34>
 8005c0e:	1cc4      	adds	r4, r0, #3
 8005c10:	f024 0403 	bic.w	r4, r4, #3
 8005c14:	42a0      	cmp	r0, r4
 8005c16:	d007      	beq.n	8005c28 <sbrk_aligned+0x38>
 8005c18:	1a21      	subs	r1, r4, r0
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	f000 fb9a 	bl	8006354 <_sbrk_r>
 8005c20:	3001      	adds	r0, #1
 8005c22:	d101      	bne.n	8005c28 <sbrk_aligned+0x38>
 8005c24:	f04f 34ff 	mov.w	r4, #4294967295
 8005c28:	4620      	mov	r0, r4
 8005c2a:	bd70      	pop	{r4, r5, r6, pc}
 8005c2c:	20010eb8 	.word	0x20010eb8

08005c30 <_malloc_r>:
 8005c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c34:	1ccd      	adds	r5, r1, #3
 8005c36:	f025 0503 	bic.w	r5, r5, #3
 8005c3a:	3508      	adds	r5, #8
 8005c3c:	2d0c      	cmp	r5, #12
 8005c3e:	bf38      	it	cc
 8005c40:	250c      	movcc	r5, #12
 8005c42:	2d00      	cmp	r5, #0
 8005c44:	4607      	mov	r7, r0
 8005c46:	db01      	blt.n	8005c4c <_malloc_r+0x1c>
 8005c48:	42a9      	cmp	r1, r5
 8005c4a:	d905      	bls.n	8005c58 <_malloc_r+0x28>
 8005c4c:	230c      	movs	r3, #12
 8005c4e:	2600      	movs	r6, #0
 8005c50:	603b      	str	r3, [r7, #0]
 8005c52:	4630      	mov	r0, r6
 8005c54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c58:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005d2c <_malloc_r+0xfc>
 8005c5c:	f000 f868 	bl	8005d30 <__malloc_lock>
 8005c60:	f8d8 3000 	ldr.w	r3, [r8]
 8005c64:	461c      	mov	r4, r3
 8005c66:	bb5c      	cbnz	r4, 8005cc0 <_malloc_r+0x90>
 8005c68:	4629      	mov	r1, r5
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	f7ff ffc0 	bl	8005bf0 <sbrk_aligned>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	4604      	mov	r4, r0
 8005c74:	d155      	bne.n	8005d22 <_malloc_r+0xf2>
 8005c76:	f8d8 4000 	ldr.w	r4, [r8]
 8005c7a:	4626      	mov	r6, r4
 8005c7c:	2e00      	cmp	r6, #0
 8005c7e:	d145      	bne.n	8005d0c <_malloc_r+0xdc>
 8005c80:	2c00      	cmp	r4, #0
 8005c82:	d048      	beq.n	8005d16 <_malloc_r+0xe6>
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	4631      	mov	r1, r6
 8005c88:	4638      	mov	r0, r7
 8005c8a:	eb04 0903 	add.w	r9, r4, r3
 8005c8e:	f000 fb61 	bl	8006354 <_sbrk_r>
 8005c92:	4581      	cmp	r9, r0
 8005c94:	d13f      	bne.n	8005d16 <_malloc_r+0xe6>
 8005c96:	6821      	ldr	r1, [r4, #0]
 8005c98:	4638      	mov	r0, r7
 8005c9a:	1a6d      	subs	r5, r5, r1
 8005c9c:	4629      	mov	r1, r5
 8005c9e:	f7ff ffa7 	bl	8005bf0 <sbrk_aligned>
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	d037      	beq.n	8005d16 <_malloc_r+0xe6>
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	442b      	add	r3, r5
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	f8d8 3000 	ldr.w	r3, [r8]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d038      	beq.n	8005d26 <_malloc_r+0xf6>
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	42a2      	cmp	r2, r4
 8005cb8:	d12b      	bne.n	8005d12 <_malloc_r+0xe2>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	605a      	str	r2, [r3, #4]
 8005cbe:	e00f      	b.n	8005ce0 <_malloc_r+0xb0>
 8005cc0:	6822      	ldr	r2, [r4, #0]
 8005cc2:	1b52      	subs	r2, r2, r5
 8005cc4:	d41f      	bmi.n	8005d06 <_malloc_r+0xd6>
 8005cc6:	2a0b      	cmp	r2, #11
 8005cc8:	d917      	bls.n	8005cfa <_malloc_r+0xca>
 8005cca:	1961      	adds	r1, r4, r5
 8005ccc:	42a3      	cmp	r3, r4
 8005cce:	6025      	str	r5, [r4, #0]
 8005cd0:	bf18      	it	ne
 8005cd2:	6059      	strne	r1, [r3, #4]
 8005cd4:	6863      	ldr	r3, [r4, #4]
 8005cd6:	bf08      	it	eq
 8005cd8:	f8c8 1000 	streq.w	r1, [r8]
 8005cdc:	5162      	str	r2, [r4, r5]
 8005cde:	604b      	str	r3, [r1, #4]
 8005ce0:	4638      	mov	r0, r7
 8005ce2:	f104 060b 	add.w	r6, r4, #11
 8005ce6:	f000 f829 	bl	8005d3c <__malloc_unlock>
 8005cea:	f026 0607 	bic.w	r6, r6, #7
 8005cee:	1d23      	adds	r3, r4, #4
 8005cf0:	1af2      	subs	r2, r6, r3
 8005cf2:	d0ae      	beq.n	8005c52 <_malloc_r+0x22>
 8005cf4:	1b9b      	subs	r3, r3, r6
 8005cf6:	50a3      	str	r3, [r4, r2]
 8005cf8:	e7ab      	b.n	8005c52 <_malloc_r+0x22>
 8005cfa:	42a3      	cmp	r3, r4
 8005cfc:	6862      	ldr	r2, [r4, #4]
 8005cfe:	d1dd      	bne.n	8005cbc <_malloc_r+0x8c>
 8005d00:	f8c8 2000 	str.w	r2, [r8]
 8005d04:	e7ec      	b.n	8005ce0 <_malloc_r+0xb0>
 8005d06:	4623      	mov	r3, r4
 8005d08:	6864      	ldr	r4, [r4, #4]
 8005d0a:	e7ac      	b.n	8005c66 <_malloc_r+0x36>
 8005d0c:	4634      	mov	r4, r6
 8005d0e:	6876      	ldr	r6, [r6, #4]
 8005d10:	e7b4      	b.n	8005c7c <_malloc_r+0x4c>
 8005d12:	4613      	mov	r3, r2
 8005d14:	e7cc      	b.n	8005cb0 <_malloc_r+0x80>
 8005d16:	230c      	movs	r3, #12
 8005d18:	4638      	mov	r0, r7
 8005d1a:	603b      	str	r3, [r7, #0]
 8005d1c:	f000 f80e 	bl	8005d3c <__malloc_unlock>
 8005d20:	e797      	b.n	8005c52 <_malloc_r+0x22>
 8005d22:	6025      	str	r5, [r4, #0]
 8005d24:	e7dc      	b.n	8005ce0 <_malloc_r+0xb0>
 8005d26:	605b      	str	r3, [r3, #4]
 8005d28:	deff      	udf	#255	; 0xff
 8005d2a:	bf00      	nop
 8005d2c:	20010eb4 	.word	0x20010eb4

08005d30 <__malloc_lock>:
 8005d30:	4801      	ldr	r0, [pc, #4]	; (8005d38 <__malloc_lock+0x8>)
 8005d32:	f7ff bf05 	b.w	8005b40 <__retarget_lock_acquire_recursive>
 8005d36:	bf00      	nop
 8005d38:	20010eb0 	.word	0x20010eb0

08005d3c <__malloc_unlock>:
 8005d3c:	4801      	ldr	r0, [pc, #4]	; (8005d44 <__malloc_unlock+0x8>)
 8005d3e:	f7ff bf00 	b.w	8005b42 <__retarget_lock_release_recursive>
 8005d42:	bf00      	nop
 8005d44:	20010eb0 	.word	0x20010eb0

08005d48 <__ssputs_r>:
 8005d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d4c:	461f      	mov	r7, r3
 8005d4e:	688e      	ldr	r6, [r1, #8]
 8005d50:	4682      	mov	sl, r0
 8005d52:	42be      	cmp	r6, r7
 8005d54:	460c      	mov	r4, r1
 8005d56:	4690      	mov	r8, r2
 8005d58:	680b      	ldr	r3, [r1, #0]
 8005d5a:	d82c      	bhi.n	8005db6 <__ssputs_r+0x6e>
 8005d5c:	898a      	ldrh	r2, [r1, #12]
 8005d5e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d62:	d026      	beq.n	8005db2 <__ssputs_r+0x6a>
 8005d64:	6965      	ldr	r5, [r4, #20]
 8005d66:	6909      	ldr	r1, [r1, #16]
 8005d68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d6c:	eba3 0901 	sub.w	r9, r3, r1
 8005d70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d74:	1c7b      	adds	r3, r7, #1
 8005d76:	444b      	add	r3, r9
 8005d78:	106d      	asrs	r5, r5, #1
 8005d7a:	429d      	cmp	r5, r3
 8005d7c:	bf38      	it	cc
 8005d7e:	461d      	movcc	r5, r3
 8005d80:	0553      	lsls	r3, r2, #21
 8005d82:	d527      	bpl.n	8005dd4 <__ssputs_r+0x8c>
 8005d84:	4629      	mov	r1, r5
 8005d86:	f7ff ff53 	bl	8005c30 <_malloc_r>
 8005d8a:	4606      	mov	r6, r0
 8005d8c:	b360      	cbz	r0, 8005de8 <__ssputs_r+0xa0>
 8005d8e:	464a      	mov	r2, r9
 8005d90:	6921      	ldr	r1, [r4, #16]
 8005d92:	f7ff fed7 	bl	8005b44 <memcpy>
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005da0:	81a3      	strh	r3, [r4, #12]
 8005da2:	6126      	str	r6, [r4, #16]
 8005da4:	444e      	add	r6, r9
 8005da6:	6026      	str	r6, [r4, #0]
 8005da8:	463e      	mov	r6, r7
 8005daa:	6165      	str	r5, [r4, #20]
 8005dac:	eba5 0509 	sub.w	r5, r5, r9
 8005db0:	60a5      	str	r5, [r4, #8]
 8005db2:	42be      	cmp	r6, r7
 8005db4:	d900      	bls.n	8005db8 <__ssputs_r+0x70>
 8005db6:	463e      	mov	r6, r7
 8005db8:	4632      	mov	r2, r6
 8005dba:	4641      	mov	r1, r8
 8005dbc:	6820      	ldr	r0, [r4, #0]
 8005dbe:	f000 faaf 	bl	8006320 <memmove>
 8005dc2:	2000      	movs	r0, #0
 8005dc4:	68a3      	ldr	r3, [r4, #8]
 8005dc6:	1b9b      	subs	r3, r3, r6
 8005dc8:	60a3      	str	r3, [r4, #8]
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	4433      	add	r3, r6
 8005dce:	6023      	str	r3, [r4, #0]
 8005dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd4:	462a      	mov	r2, r5
 8005dd6:	f000 fadb 	bl	8006390 <_realloc_r>
 8005dda:	4606      	mov	r6, r0
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d1e0      	bne.n	8005da2 <__ssputs_r+0x5a>
 8005de0:	4650      	mov	r0, sl
 8005de2:	6921      	ldr	r1, [r4, #16]
 8005de4:	f7ff febc 	bl	8005b60 <_free_r>
 8005de8:	230c      	movs	r3, #12
 8005dea:	f8ca 3000 	str.w	r3, [sl]
 8005dee:	89a3      	ldrh	r3, [r4, #12]
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005df8:	81a3      	strh	r3, [r4, #12]
 8005dfa:	e7e9      	b.n	8005dd0 <__ssputs_r+0x88>

08005dfc <_svfiprintf_r>:
 8005dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e00:	4698      	mov	r8, r3
 8005e02:	898b      	ldrh	r3, [r1, #12]
 8005e04:	4607      	mov	r7, r0
 8005e06:	061b      	lsls	r3, r3, #24
 8005e08:	460d      	mov	r5, r1
 8005e0a:	4614      	mov	r4, r2
 8005e0c:	b09d      	sub	sp, #116	; 0x74
 8005e0e:	d50e      	bpl.n	8005e2e <_svfiprintf_r+0x32>
 8005e10:	690b      	ldr	r3, [r1, #16]
 8005e12:	b963      	cbnz	r3, 8005e2e <_svfiprintf_r+0x32>
 8005e14:	2140      	movs	r1, #64	; 0x40
 8005e16:	f7ff ff0b 	bl	8005c30 <_malloc_r>
 8005e1a:	6028      	str	r0, [r5, #0]
 8005e1c:	6128      	str	r0, [r5, #16]
 8005e1e:	b920      	cbnz	r0, 8005e2a <_svfiprintf_r+0x2e>
 8005e20:	230c      	movs	r3, #12
 8005e22:	603b      	str	r3, [r7, #0]
 8005e24:	f04f 30ff 	mov.w	r0, #4294967295
 8005e28:	e0d0      	b.n	8005fcc <_svfiprintf_r+0x1d0>
 8005e2a:	2340      	movs	r3, #64	; 0x40
 8005e2c:	616b      	str	r3, [r5, #20]
 8005e2e:	2300      	movs	r3, #0
 8005e30:	9309      	str	r3, [sp, #36]	; 0x24
 8005e32:	2320      	movs	r3, #32
 8005e34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e38:	2330      	movs	r3, #48	; 0x30
 8005e3a:	f04f 0901 	mov.w	r9, #1
 8005e3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e42:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8005fe4 <_svfiprintf_r+0x1e8>
 8005e46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e4a:	4623      	mov	r3, r4
 8005e4c:	469a      	mov	sl, r3
 8005e4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e52:	b10a      	cbz	r2, 8005e58 <_svfiprintf_r+0x5c>
 8005e54:	2a25      	cmp	r2, #37	; 0x25
 8005e56:	d1f9      	bne.n	8005e4c <_svfiprintf_r+0x50>
 8005e58:	ebba 0b04 	subs.w	fp, sl, r4
 8005e5c:	d00b      	beq.n	8005e76 <_svfiprintf_r+0x7a>
 8005e5e:	465b      	mov	r3, fp
 8005e60:	4622      	mov	r2, r4
 8005e62:	4629      	mov	r1, r5
 8005e64:	4638      	mov	r0, r7
 8005e66:	f7ff ff6f 	bl	8005d48 <__ssputs_r>
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	f000 80a9 	beq.w	8005fc2 <_svfiprintf_r+0x1c6>
 8005e70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e72:	445a      	add	r2, fp
 8005e74:	9209      	str	r2, [sp, #36]	; 0x24
 8005e76:	f89a 3000 	ldrb.w	r3, [sl]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 80a1 	beq.w	8005fc2 <_svfiprintf_r+0x1c6>
 8005e80:	2300      	movs	r3, #0
 8005e82:	f04f 32ff 	mov.w	r2, #4294967295
 8005e86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e8a:	f10a 0a01 	add.w	sl, sl, #1
 8005e8e:	9304      	str	r3, [sp, #16]
 8005e90:	9307      	str	r3, [sp, #28]
 8005e92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e96:	931a      	str	r3, [sp, #104]	; 0x68
 8005e98:	4654      	mov	r4, sl
 8005e9a:	2205      	movs	r2, #5
 8005e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ea0:	4850      	ldr	r0, [pc, #320]	; (8005fe4 <_svfiprintf_r+0x1e8>)
 8005ea2:	f000 fa67 	bl	8006374 <memchr>
 8005ea6:	9a04      	ldr	r2, [sp, #16]
 8005ea8:	b9d8      	cbnz	r0, 8005ee2 <_svfiprintf_r+0xe6>
 8005eaa:	06d0      	lsls	r0, r2, #27
 8005eac:	bf44      	itt	mi
 8005eae:	2320      	movmi	r3, #32
 8005eb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eb4:	0711      	lsls	r1, r2, #28
 8005eb6:	bf44      	itt	mi
 8005eb8:	232b      	movmi	r3, #43	; 0x2b
 8005eba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ebe:	f89a 3000 	ldrb.w	r3, [sl]
 8005ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ec4:	d015      	beq.n	8005ef2 <_svfiprintf_r+0xf6>
 8005ec6:	4654      	mov	r4, sl
 8005ec8:	2000      	movs	r0, #0
 8005eca:	f04f 0c0a 	mov.w	ip, #10
 8005ece:	9a07      	ldr	r2, [sp, #28]
 8005ed0:	4621      	mov	r1, r4
 8005ed2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ed6:	3b30      	subs	r3, #48	; 0x30
 8005ed8:	2b09      	cmp	r3, #9
 8005eda:	d94d      	bls.n	8005f78 <_svfiprintf_r+0x17c>
 8005edc:	b1b0      	cbz	r0, 8005f0c <_svfiprintf_r+0x110>
 8005ede:	9207      	str	r2, [sp, #28]
 8005ee0:	e014      	b.n	8005f0c <_svfiprintf_r+0x110>
 8005ee2:	eba0 0308 	sub.w	r3, r0, r8
 8005ee6:	fa09 f303 	lsl.w	r3, r9, r3
 8005eea:	4313      	orrs	r3, r2
 8005eec:	46a2      	mov	sl, r4
 8005eee:	9304      	str	r3, [sp, #16]
 8005ef0:	e7d2      	b.n	8005e98 <_svfiprintf_r+0x9c>
 8005ef2:	9b03      	ldr	r3, [sp, #12]
 8005ef4:	1d19      	adds	r1, r3, #4
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	9103      	str	r1, [sp, #12]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	bfbb      	ittet	lt
 8005efe:	425b      	neglt	r3, r3
 8005f00:	f042 0202 	orrlt.w	r2, r2, #2
 8005f04:	9307      	strge	r3, [sp, #28]
 8005f06:	9307      	strlt	r3, [sp, #28]
 8005f08:	bfb8      	it	lt
 8005f0a:	9204      	strlt	r2, [sp, #16]
 8005f0c:	7823      	ldrb	r3, [r4, #0]
 8005f0e:	2b2e      	cmp	r3, #46	; 0x2e
 8005f10:	d10c      	bne.n	8005f2c <_svfiprintf_r+0x130>
 8005f12:	7863      	ldrb	r3, [r4, #1]
 8005f14:	2b2a      	cmp	r3, #42	; 0x2a
 8005f16:	d134      	bne.n	8005f82 <_svfiprintf_r+0x186>
 8005f18:	9b03      	ldr	r3, [sp, #12]
 8005f1a:	3402      	adds	r4, #2
 8005f1c:	1d1a      	adds	r2, r3, #4
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	9203      	str	r2, [sp, #12]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	bfb8      	it	lt
 8005f26:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f2a:	9305      	str	r3, [sp, #20]
 8005f2c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005fe8 <_svfiprintf_r+0x1ec>
 8005f30:	2203      	movs	r2, #3
 8005f32:	4650      	mov	r0, sl
 8005f34:	7821      	ldrb	r1, [r4, #0]
 8005f36:	f000 fa1d 	bl	8006374 <memchr>
 8005f3a:	b138      	cbz	r0, 8005f4c <_svfiprintf_r+0x150>
 8005f3c:	2240      	movs	r2, #64	; 0x40
 8005f3e:	9b04      	ldr	r3, [sp, #16]
 8005f40:	eba0 000a 	sub.w	r0, r0, sl
 8005f44:	4082      	lsls	r2, r0
 8005f46:	4313      	orrs	r3, r2
 8005f48:	3401      	adds	r4, #1
 8005f4a:	9304      	str	r3, [sp, #16]
 8005f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f50:	2206      	movs	r2, #6
 8005f52:	4826      	ldr	r0, [pc, #152]	; (8005fec <_svfiprintf_r+0x1f0>)
 8005f54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f58:	f000 fa0c 	bl	8006374 <memchr>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	d038      	beq.n	8005fd2 <_svfiprintf_r+0x1d6>
 8005f60:	4b23      	ldr	r3, [pc, #140]	; (8005ff0 <_svfiprintf_r+0x1f4>)
 8005f62:	bb1b      	cbnz	r3, 8005fac <_svfiprintf_r+0x1b0>
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	3307      	adds	r3, #7
 8005f68:	f023 0307 	bic.w	r3, r3, #7
 8005f6c:	3308      	adds	r3, #8
 8005f6e:	9303      	str	r3, [sp, #12]
 8005f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f72:	4433      	add	r3, r6
 8005f74:	9309      	str	r3, [sp, #36]	; 0x24
 8005f76:	e768      	b.n	8005e4a <_svfiprintf_r+0x4e>
 8005f78:	460c      	mov	r4, r1
 8005f7a:	2001      	movs	r0, #1
 8005f7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f80:	e7a6      	b.n	8005ed0 <_svfiprintf_r+0xd4>
 8005f82:	2300      	movs	r3, #0
 8005f84:	f04f 0c0a 	mov.w	ip, #10
 8005f88:	4619      	mov	r1, r3
 8005f8a:	3401      	adds	r4, #1
 8005f8c:	9305      	str	r3, [sp, #20]
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f94:	3a30      	subs	r2, #48	; 0x30
 8005f96:	2a09      	cmp	r2, #9
 8005f98:	d903      	bls.n	8005fa2 <_svfiprintf_r+0x1a6>
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d0c6      	beq.n	8005f2c <_svfiprintf_r+0x130>
 8005f9e:	9105      	str	r1, [sp, #20]
 8005fa0:	e7c4      	b.n	8005f2c <_svfiprintf_r+0x130>
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005faa:	e7f0      	b.n	8005f8e <_svfiprintf_r+0x192>
 8005fac:	ab03      	add	r3, sp, #12
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	462a      	mov	r2, r5
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	; (8005ff4 <_svfiprintf_r+0x1f8>)
 8005fb6:	a904      	add	r1, sp, #16
 8005fb8:	f3af 8000 	nop.w
 8005fbc:	1c42      	adds	r2, r0, #1
 8005fbe:	4606      	mov	r6, r0
 8005fc0:	d1d6      	bne.n	8005f70 <_svfiprintf_r+0x174>
 8005fc2:	89ab      	ldrh	r3, [r5, #12]
 8005fc4:	065b      	lsls	r3, r3, #25
 8005fc6:	f53f af2d 	bmi.w	8005e24 <_svfiprintf_r+0x28>
 8005fca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fcc:	b01d      	add	sp, #116	; 0x74
 8005fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd2:	ab03      	add	r3, sp, #12
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	462a      	mov	r2, r5
 8005fd8:	4638      	mov	r0, r7
 8005fda:	4b06      	ldr	r3, [pc, #24]	; (8005ff4 <_svfiprintf_r+0x1f8>)
 8005fdc:	a904      	add	r1, sp, #16
 8005fde:	f000 f87d 	bl	80060dc <_printf_i>
 8005fe2:	e7eb      	b.n	8005fbc <_svfiprintf_r+0x1c0>
 8005fe4:	080067cc 	.word	0x080067cc
 8005fe8:	080067d2 	.word	0x080067d2
 8005fec:	080067d6 	.word	0x080067d6
 8005ff0:	00000000 	.word	0x00000000
 8005ff4:	08005d49 	.word	0x08005d49

08005ff8 <_printf_common>:
 8005ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	4699      	mov	r9, r3
 8006000:	688a      	ldr	r2, [r1, #8]
 8006002:	690b      	ldr	r3, [r1, #16]
 8006004:	4607      	mov	r7, r0
 8006006:	4293      	cmp	r3, r2
 8006008:	bfb8      	it	lt
 800600a:	4613      	movlt	r3, r2
 800600c:	6033      	str	r3, [r6, #0]
 800600e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006012:	460c      	mov	r4, r1
 8006014:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006018:	b10a      	cbz	r2, 800601e <_printf_common+0x26>
 800601a:	3301      	adds	r3, #1
 800601c:	6033      	str	r3, [r6, #0]
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	0699      	lsls	r1, r3, #26
 8006022:	bf42      	ittt	mi
 8006024:	6833      	ldrmi	r3, [r6, #0]
 8006026:	3302      	addmi	r3, #2
 8006028:	6033      	strmi	r3, [r6, #0]
 800602a:	6825      	ldr	r5, [r4, #0]
 800602c:	f015 0506 	ands.w	r5, r5, #6
 8006030:	d106      	bne.n	8006040 <_printf_common+0x48>
 8006032:	f104 0a19 	add.w	sl, r4, #25
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	6832      	ldr	r2, [r6, #0]
 800603a:	1a9b      	subs	r3, r3, r2
 800603c:	42ab      	cmp	r3, r5
 800603e:	dc2b      	bgt.n	8006098 <_printf_common+0xa0>
 8006040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006044:	1e13      	subs	r3, r2, #0
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	bf18      	it	ne
 800604a:	2301      	movne	r3, #1
 800604c:	0692      	lsls	r2, r2, #26
 800604e:	d430      	bmi.n	80060b2 <_printf_common+0xba>
 8006050:	4649      	mov	r1, r9
 8006052:	4638      	mov	r0, r7
 8006054:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006058:	47c0      	blx	r8
 800605a:	3001      	adds	r0, #1
 800605c:	d023      	beq.n	80060a6 <_printf_common+0xae>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	6922      	ldr	r2, [r4, #16]
 8006062:	f003 0306 	and.w	r3, r3, #6
 8006066:	2b04      	cmp	r3, #4
 8006068:	bf14      	ite	ne
 800606a:	2500      	movne	r5, #0
 800606c:	6833      	ldreq	r3, [r6, #0]
 800606e:	f04f 0600 	mov.w	r6, #0
 8006072:	bf08      	it	eq
 8006074:	68e5      	ldreq	r5, [r4, #12]
 8006076:	f104 041a 	add.w	r4, r4, #26
 800607a:	bf08      	it	eq
 800607c:	1aed      	subeq	r5, r5, r3
 800607e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006082:	bf08      	it	eq
 8006084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006088:	4293      	cmp	r3, r2
 800608a:	bfc4      	itt	gt
 800608c:	1a9b      	subgt	r3, r3, r2
 800608e:	18ed      	addgt	r5, r5, r3
 8006090:	42b5      	cmp	r5, r6
 8006092:	d11a      	bne.n	80060ca <_printf_common+0xd2>
 8006094:	2000      	movs	r0, #0
 8006096:	e008      	b.n	80060aa <_printf_common+0xb2>
 8006098:	2301      	movs	r3, #1
 800609a:	4652      	mov	r2, sl
 800609c:	4649      	mov	r1, r9
 800609e:	4638      	mov	r0, r7
 80060a0:	47c0      	blx	r8
 80060a2:	3001      	adds	r0, #1
 80060a4:	d103      	bne.n	80060ae <_printf_common+0xb6>
 80060a6:	f04f 30ff 	mov.w	r0, #4294967295
 80060aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ae:	3501      	adds	r5, #1
 80060b0:	e7c1      	b.n	8006036 <_printf_common+0x3e>
 80060b2:	2030      	movs	r0, #48	; 0x30
 80060b4:	18e1      	adds	r1, r4, r3
 80060b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060ba:	1c5a      	adds	r2, r3, #1
 80060bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060c0:	4422      	add	r2, r4
 80060c2:	3302      	adds	r3, #2
 80060c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060c8:	e7c2      	b.n	8006050 <_printf_common+0x58>
 80060ca:	2301      	movs	r3, #1
 80060cc:	4622      	mov	r2, r4
 80060ce:	4649      	mov	r1, r9
 80060d0:	4638      	mov	r0, r7
 80060d2:	47c0      	blx	r8
 80060d4:	3001      	adds	r0, #1
 80060d6:	d0e6      	beq.n	80060a6 <_printf_common+0xae>
 80060d8:	3601      	adds	r6, #1
 80060da:	e7d9      	b.n	8006090 <_printf_common+0x98>

080060dc <_printf_i>:
 80060dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060e0:	7e0f      	ldrb	r7, [r1, #24]
 80060e2:	4691      	mov	r9, r2
 80060e4:	2f78      	cmp	r7, #120	; 0x78
 80060e6:	4680      	mov	r8, r0
 80060e8:	460c      	mov	r4, r1
 80060ea:	469a      	mov	sl, r3
 80060ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060f2:	d807      	bhi.n	8006104 <_printf_i+0x28>
 80060f4:	2f62      	cmp	r7, #98	; 0x62
 80060f6:	d80a      	bhi.n	800610e <_printf_i+0x32>
 80060f8:	2f00      	cmp	r7, #0
 80060fa:	f000 80d5 	beq.w	80062a8 <_printf_i+0x1cc>
 80060fe:	2f58      	cmp	r7, #88	; 0x58
 8006100:	f000 80c1 	beq.w	8006286 <_printf_i+0x1aa>
 8006104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006108:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800610c:	e03a      	b.n	8006184 <_printf_i+0xa8>
 800610e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006112:	2b15      	cmp	r3, #21
 8006114:	d8f6      	bhi.n	8006104 <_printf_i+0x28>
 8006116:	a101      	add	r1, pc, #4	; (adr r1, 800611c <_printf_i+0x40>)
 8006118:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800611c:	08006175 	.word	0x08006175
 8006120:	08006189 	.word	0x08006189
 8006124:	08006105 	.word	0x08006105
 8006128:	08006105 	.word	0x08006105
 800612c:	08006105 	.word	0x08006105
 8006130:	08006105 	.word	0x08006105
 8006134:	08006189 	.word	0x08006189
 8006138:	08006105 	.word	0x08006105
 800613c:	08006105 	.word	0x08006105
 8006140:	08006105 	.word	0x08006105
 8006144:	08006105 	.word	0x08006105
 8006148:	0800628f 	.word	0x0800628f
 800614c:	080061b5 	.word	0x080061b5
 8006150:	08006249 	.word	0x08006249
 8006154:	08006105 	.word	0x08006105
 8006158:	08006105 	.word	0x08006105
 800615c:	080062b1 	.word	0x080062b1
 8006160:	08006105 	.word	0x08006105
 8006164:	080061b5 	.word	0x080061b5
 8006168:	08006105 	.word	0x08006105
 800616c:	08006105 	.word	0x08006105
 8006170:	08006251 	.word	0x08006251
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	1d1a      	adds	r2, r3, #4
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	602a      	str	r2, [r5, #0]
 800617c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006180:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006184:	2301      	movs	r3, #1
 8006186:	e0a0      	b.n	80062ca <_printf_i+0x1ee>
 8006188:	6820      	ldr	r0, [r4, #0]
 800618a:	682b      	ldr	r3, [r5, #0]
 800618c:	0607      	lsls	r7, r0, #24
 800618e:	f103 0104 	add.w	r1, r3, #4
 8006192:	6029      	str	r1, [r5, #0]
 8006194:	d501      	bpl.n	800619a <_printf_i+0xbe>
 8006196:	681e      	ldr	r6, [r3, #0]
 8006198:	e003      	b.n	80061a2 <_printf_i+0xc6>
 800619a:	0646      	lsls	r6, r0, #25
 800619c:	d5fb      	bpl.n	8006196 <_printf_i+0xba>
 800619e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80061a2:	2e00      	cmp	r6, #0
 80061a4:	da03      	bge.n	80061ae <_printf_i+0xd2>
 80061a6:	232d      	movs	r3, #45	; 0x2d
 80061a8:	4276      	negs	r6, r6
 80061aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061ae:	230a      	movs	r3, #10
 80061b0:	4859      	ldr	r0, [pc, #356]	; (8006318 <_printf_i+0x23c>)
 80061b2:	e012      	b.n	80061da <_printf_i+0xfe>
 80061b4:	682b      	ldr	r3, [r5, #0]
 80061b6:	6820      	ldr	r0, [r4, #0]
 80061b8:	1d19      	adds	r1, r3, #4
 80061ba:	6029      	str	r1, [r5, #0]
 80061bc:	0605      	lsls	r5, r0, #24
 80061be:	d501      	bpl.n	80061c4 <_printf_i+0xe8>
 80061c0:	681e      	ldr	r6, [r3, #0]
 80061c2:	e002      	b.n	80061ca <_printf_i+0xee>
 80061c4:	0641      	lsls	r1, r0, #25
 80061c6:	d5fb      	bpl.n	80061c0 <_printf_i+0xe4>
 80061c8:	881e      	ldrh	r6, [r3, #0]
 80061ca:	2f6f      	cmp	r7, #111	; 0x6f
 80061cc:	bf0c      	ite	eq
 80061ce:	2308      	moveq	r3, #8
 80061d0:	230a      	movne	r3, #10
 80061d2:	4851      	ldr	r0, [pc, #324]	; (8006318 <_printf_i+0x23c>)
 80061d4:	2100      	movs	r1, #0
 80061d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061da:	6865      	ldr	r5, [r4, #4]
 80061dc:	2d00      	cmp	r5, #0
 80061de:	bfa8      	it	ge
 80061e0:	6821      	ldrge	r1, [r4, #0]
 80061e2:	60a5      	str	r5, [r4, #8]
 80061e4:	bfa4      	itt	ge
 80061e6:	f021 0104 	bicge.w	r1, r1, #4
 80061ea:	6021      	strge	r1, [r4, #0]
 80061ec:	b90e      	cbnz	r6, 80061f2 <_printf_i+0x116>
 80061ee:	2d00      	cmp	r5, #0
 80061f0:	d04b      	beq.n	800628a <_printf_i+0x1ae>
 80061f2:	4615      	mov	r5, r2
 80061f4:	fbb6 f1f3 	udiv	r1, r6, r3
 80061f8:	fb03 6711 	mls	r7, r3, r1, r6
 80061fc:	5dc7      	ldrb	r7, [r0, r7]
 80061fe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006202:	4637      	mov	r7, r6
 8006204:	42bb      	cmp	r3, r7
 8006206:	460e      	mov	r6, r1
 8006208:	d9f4      	bls.n	80061f4 <_printf_i+0x118>
 800620a:	2b08      	cmp	r3, #8
 800620c:	d10b      	bne.n	8006226 <_printf_i+0x14a>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	07de      	lsls	r6, r3, #31
 8006212:	d508      	bpl.n	8006226 <_printf_i+0x14a>
 8006214:	6923      	ldr	r3, [r4, #16]
 8006216:	6861      	ldr	r1, [r4, #4]
 8006218:	4299      	cmp	r1, r3
 800621a:	bfde      	ittt	le
 800621c:	2330      	movle	r3, #48	; 0x30
 800621e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006222:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006226:	1b52      	subs	r2, r2, r5
 8006228:	6122      	str	r2, [r4, #16]
 800622a:	464b      	mov	r3, r9
 800622c:	4621      	mov	r1, r4
 800622e:	4640      	mov	r0, r8
 8006230:	f8cd a000 	str.w	sl, [sp]
 8006234:	aa03      	add	r2, sp, #12
 8006236:	f7ff fedf 	bl	8005ff8 <_printf_common>
 800623a:	3001      	adds	r0, #1
 800623c:	d14a      	bne.n	80062d4 <_printf_i+0x1f8>
 800623e:	f04f 30ff 	mov.w	r0, #4294967295
 8006242:	b004      	add	sp, #16
 8006244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006248:	6823      	ldr	r3, [r4, #0]
 800624a:	f043 0320 	orr.w	r3, r3, #32
 800624e:	6023      	str	r3, [r4, #0]
 8006250:	2778      	movs	r7, #120	; 0x78
 8006252:	4832      	ldr	r0, [pc, #200]	; (800631c <_printf_i+0x240>)
 8006254:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	6829      	ldr	r1, [r5, #0]
 800625c:	061f      	lsls	r7, r3, #24
 800625e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006262:	d402      	bmi.n	800626a <_printf_i+0x18e>
 8006264:	065f      	lsls	r7, r3, #25
 8006266:	bf48      	it	mi
 8006268:	b2b6      	uxthmi	r6, r6
 800626a:	07df      	lsls	r7, r3, #31
 800626c:	bf48      	it	mi
 800626e:	f043 0320 	orrmi.w	r3, r3, #32
 8006272:	6029      	str	r1, [r5, #0]
 8006274:	bf48      	it	mi
 8006276:	6023      	strmi	r3, [r4, #0]
 8006278:	b91e      	cbnz	r6, 8006282 <_printf_i+0x1a6>
 800627a:	6823      	ldr	r3, [r4, #0]
 800627c:	f023 0320 	bic.w	r3, r3, #32
 8006280:	6023      	str	r3, [r4, #0]
 8006282:	2310      	movs	r3, #16
 8006284:	e7a6      	b.n	80061d4 <_printf_i+0xf8>
 8006286:	4824      	ldr	r0, [pc, #144]	; (8006318 <_printf_i+0x23c>)
 8006288:	e7e4      	b.n	8006254 <_printf_i+0x178>
 800628a:	4615      	mov	r5, r2
 800628c:	e7bd      	b.n	800620a <_printf_i+0x12e>
 800628e:	682b      	ldr	r3, [r5, #0]
 8006290:	6826      	ldr	r6, [r4, #0]
 8006292:	1d18      	adds	r0, r3, #4
 8006294:	6961      	ldr	r1, [r4, #20]
 8006296:	6028      	str	r0, [r5, #0]
 8006298:	0635      	lsls	r5, r6, #24
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	d501      	bpl.n	80062a2 <_printf_i+0x1c6>
 800629e:	6019      	str	r1, [r3, #0]
 80062a0:	e002      	b.n	80062a8 <_printf_i+0x1cc>
 80062a2:	0670      	lsls	r0, r6, #25
 80062a4:	d5fb      	bpl.n	800629e <_printf_i+0x1c2>
 80062a6:	8019      	strh	r1, [r3, #0]
 80062a8:	2300      	movs	r3, #0
 80062aa:	4615      	mov	r5, r2
 80062ac:	6123      	str	r3, [r4, #16]
 80062ae:	e7bc      	b.n	800622a <_printf_i+0x14e>
 80062b0:	682b      	ldr	r3, [r5, #0]
 80062b2:	2100      	movs	r1, #0
 80062b4:	1d1a      	adds	r2, r3, #4
 80062b6:	602a      	str	r2, [r5, #0]
 80062b8:	681d      	ldr	r5, [r3, #0]
 80062ba:	6862      	ldr	r2, [r4, #4]
 80062bc:	4628      	mov	r0, r5
 80062be:	f000 f859 	bl	8006374 <memchr>
 80062c2:	b108      	cbz	r0, 80062c8 <_printf_i+0x1ec>
 80062c4:	1b40      	subs	r0, r0, r5
 80062c6:	6060      	str	r0, [r4, #4]
 80062c8:	6863      	ldr	r3, [r4, #4]
 80062ca:	6123      	str	r3, [r4, #16]
 80062cc:	2300      	movs	r3, #0
 80062ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062d2:	e7aa      	b.n	800622a <_printf_i+0x14e>
 80062d4:	462a      	mov	r2, r5
 80062d6:	4649      	mov	r1, r9
 80062d8:	4640      	mov	r0, r8
 80062da:	6923      	ldr	r3, [r4, #16]
 80062dc:	47d0      	blx	sl
 80062de:	3001      	adds	r0, #1
 80062e0:	d0ad      	beq.n	800623e <_printf_i+0x162>
 80062e2:	6823      	ldr	r3, [r4, #0]
 80062e4:	079b      	lsls	r3, r3, #30
 80062e6:	d413      	bmi.n	8006310 <_printf_i+0x234>
 80062e8:	68e0      	ldr	r0, [r4, #12]
 80062ea:	9b03      	ldr	r3, [sp, #12]
 80062ec:	4298      	cmp	r0, r3
 80062ee:	bfb8      	it	lt
 80062f0:	4618      	movlt	r0, r3
 80062f2:	e7a6      	b.n	8006242 <_printf_i+0x166>
 80062f4:	2301      	movs	r3, #1
 80062f6:	4632      	mov	r2, r6
 80062f8:	4649      	mov	r1, r9
 80062fa:	4640      	mov	r0, r8
 80062fc:	47d0      	blx	sl
 80062fe:	3001      	adds	r0, #1
 8006300:	d09d      	beq.n	800623e <_printf_i+0x162>
 8006302:	3501      	adds	r5, #1
 8006304:	68e3      	ldr	r3, [r4, #12]
 8006306:	9903      	ldr	r1, [sp, #12]
 8006308:	1a5b      	subs	r3, r3, r1
 800630a:	42ab      	cmp	r3, r5
 800630c:	dcf2      	bgt.n	80062f4 <_printf_i+0x218>
 800630e:	e7eb      	b.n	80062e8 <_printf_i+0x20c>
 8006310:	2500      	movs	r5, #0
 8006312:	f104 0619 	add.w	r6, r4, #25
 8006316:	e7f5      	b.n	8006304 <_printf_i+0x228>
 8006318:	080067dd 	.word	0x080067dd
 800631c:	080067ee 	.word	0x080067ee

08006320 <memmove>:
 8006320:	4288      	cmp	r0, r1
 8006322:	b510      	push	{r4, lr}
 8006324:	eb01 0402 	add.w	r4, r1, r2
 8006328:	d902      	bls.n	8006330 <memmove+0x10>
 800632a:	4284      	cmp	r4, r0
 800632c:	4623      	mov	r3, r4
 800632e:	d807      	bhi.n	8006340 <memmove+0x20>
 8006330:	1e43      	subs	r3, r0, #1
 8006332:	42a1      	cmp	r1, r4
 8006334:	d008      	beq.n	8006348 <memmove+0x28>
 8006336:	f811 2b01 	ldrb.w	r2, [r1], #1
 800633a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800633e:	e7f8      	b.n	8006332 <memmove+0x12>
 8006340:	4601      	mov	r1, r0
 8006342:	4402      	add	r2, r0
 8006344:	428a      	cmp	r2, r1
 8006346:	d100      	bne.n	800634a <memmove+0x2a>
 8006348:	bd10      	pop	{r4, pc}
 800634a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800634e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006352:	e7f7      	b.n	8006344 <memmove+0x24>

08006354 <_sbrk_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	2300      	movs	r3, #0
 8006358:	4d05      	ldr	r5, [pc, #20]	; (8006370 <_sbrk_r+0x1c>)
 800635a:	4604      	mov	r4, r0
 800635c:	4608      	mov	r0, r1
 800635e:	602b      	str	r3, [r5, #0]
 8006360:	f7fa fbd0 	bl	8000b04 <_sbrk>
 8006364:	1c43      	adds	r3, r0, #1
 8006366:	d102      	bne.n	800636e <_sbrk_r+0x1a>
 8006368:	682b      	ldr	r3, [r5, #0]
 800636a:	b103      	cbz	r3, 800636e <_sbrk_r+0x1a>
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	bd38      	pop	{r3, r4, r5, pc}
 8006370:	20010eac 	.word	0x20010eac

08006374 <memchr>:
 8006374:	4603      	mov	r3, r0
 8006376:	b510      	push	{r4, lr}
 8006378:	b2c9      	uxtb	r1, r1
 800637a:	4402      	add	r2, r0
 800637c:	4293      	cmp	r3, r2
 800637e:	4618      	mov	r0, r3
 8006380:	d101      	bne.n	8006386 <memchr+0x12>
 8006382:	2000      	movs	r0, #0
 8006384:	e003      	b.n	800638e <memchr+0x1a>
 8006386:	7804      	ldrb	r4, [r0, #0]
 8006388:	3301      	adds	r3, #1
 800638a:	428c      	cmp	r4, r1
 800638c:	d1f6      	bne.n	800637c <memchr+0x8>
 800638e:	bd10      	pop	{r4, pc}

08006390 <_realloc_r>:
 8006390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006394:	4680      	mov	r8, r0
 8006396:	4614      	mov	r4, r2
 8006398:	460e      	mov	r6, r1
 800639a:	b921      	cbnz	r1, 80063a6 <_realloc_r+0x16>
 800639c:	4611      	mov	r1, r2
 800639e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063a2:	f7ff bc45 	b.w	8005c30 <_malloc_r>
 80063a6:	b92a      	cbnz	r2, 80063b4 <_realloc_r+0x24>
 80063a8:	f7ff fbda 	bl	8005b60 <_free_r>
 80063ac:	4625      	mov	r5, r4
 80063ae:	4628      	mov	r0, r5
 80063b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b4:	f000 f81b 	bl	80063ee <_malloc_usable_size_r>
 80063b8:	4284      	cmp	r4, r0
 80063ba:	4607      	mov	r7, r0
 80063bc:	d802      	bhi.n	80063c4 <_realloc_r+0x34>
 80063be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80063c2:	d812      	bhi.n	80063ea <_realloc_r+0x5a>
 80063c4:	4621      	mov	r1, r4
 80063c6:	4640      	mov	r0, r8
 80063c8:	f7ff fc32 	bl	8005c30 <_malloc_r>
 80063cc:	4605      	mov	r5, r0
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d0ed      	beq.n	80063ae <_realloc_r+0x1e>
 80063d2:	42bc      	cmp	r4, r7
 80063d4:	4622      	mov	r2, r4
 80063d6:	4631      	mov	r1, r6
 80063d8:	bf28      	it	cs
 80063da:	463a      	movcs	r2, r7
 80063dc:	f7ff fbb2 	bl	8005b44 <memcpy>
 80063e0:	4631      	mov	r1, r6
 80063e2:	4640      	mov	r0, r8
 80063e4:	f7ff fbbc 	bl	8005b60 <_free_r>
 80063e8:	e7e1      	b.n	80063ae <_realloc_r+0x1e>
 80063ea:	4635      	mov	r5, r6
 80063ec:	e7df      	b.n	80063ae <_realloc_r+0x1e>

080063ee <_malloc_usable_size_r>:
 80063ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063f2:	1f18      	subs	r0, r3, #4
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	bfbc      	itt	lt
 80063f8:	580b      	ldrlt	r3, [r1, r0]
 80063fa:	18c0      	addlt	r0, r0, r3
 80063fc:	4770      	bx	lr
	...

08006400 <_init>:
 8006400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006402:	bf00      	nop
 8006404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006406:	bc08      	pop	{r3}
 8006408:	469e      	mov	lr, r3
 800640a:	4770      	bx	lr

0800640c <_fini>:
 800640c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640e:	bf00      	nop
 8006410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006412:	bc08      	pop	{r3}
 8006414:	469e      	mov	lr, r3
 8006416:	4770      	bx	lr
