<Results/membw/dimm2/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d32
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9267.86 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6773.53 --|
|-- Mem Ch  1: Reads (MB/s):    88.82 --||-- Mem Ch  1: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    45.09 --||--            Writes(MB/s):    -1.00 --|
|-- Mem Ch  2: Reads (MB/s):    87.32 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.75 --||--            Writes(MB/s):    -1.00 --|
|-- Mem Ch  3: Reads (MB/s):    -1.00 --||-- Mem Ch  3: Reads (MB/s):  9261.97 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6774.53 --|
|-- NODE 0 Mem Read (MB/s) :   176.14 --||-- NODE 1 Mem Read (MB/s) : 18529.83 --|
|-- NODE 0 Mem Write(MB/s) :    89.84 --||-- NODE 1 Mem Write(MB/s) : 13548.06 --|
|-- NODE 0 P. Write (T/s):      62234 --||-- NODE 1 P. Write (T/s):     347878 --|
|-- NODE 0 Memory (MB/s):      265.97 --||-- NODE 1 Memory (MB/s):    32077.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18705.97                --|
            |--                System Write Throughput(MB/s):      13637.90                --|
            |--               System Memory Throughput(MB/s):      32343.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e79
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      78 M       421 K  2972 K   596 K    132 M     0     288  
 1       0          12      31 M   255 M      0       0    1153 K
-----------------------------------------------------------------------
 *      78 M       421 K    34 M   256 M    132 M     0    1154 K

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.98        Core1: 62.04        
Core2: 30.73        Core3: 79.64        
Core4: 23.00        Core5: 70.96        
Core6: 11.40        Core7: 55.93        
Core8: 17.40        Core9: 29.74        
Core10: 23.02        Core11: 81.85        
Core12: 20.28        Core13: 88.42        
Core14: 21.93        Core15: 79.09        
Core16: 19.85        Core17: 61.59        
Core18: 28.07        Core19: 55.42        
Core20: 25.69        Core21: 58.29        
Core22: 20.62        Core23: 59.82        
Core24: 26.24        Core25: 62.93        
Core26: 22.10        Core27: 84.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 72.30
DDR read Latency(ns)
Socket0: 30868.89
Socket1: 214.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.76        Core1: 67.80        
Core2: 24.79        Core3: 83.11        
Core4: 21.07        Core5: 74.85        
Core6: 24.36        Core7: 60.49        
Core8: 10.74        Core9: 34.21        
Core10: 19.65        Core11: 86.74        
Core12: 21.27        Core13: 90.62        
Core14: 21.74        Core15: 88.02        
Core16: 22.81        Core17: 64.19        
Core18: 21.12        Core19: 57.64        
Core20: 22.37        Core21: 64.50        
Core22: 20.93        Core23: 61.11        
Core24: 23.02        Core25: 69.17        
Core26: 23.16        Core27: 87.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.21
Socket1: 76.60
DDR read Latency(ns)
Socket0: 33305.25
Socket1: 223.08
irq_total: 189140.711971608
cpu_total: 28.80
cpu_0: 1.53
cpu_1: 99.34
cpu_2: 0.66
cpu_3: 94.95
cpu_4: 1.00
cpu_5: 89.49
cpu_6: 1.06
cpu_7: 48.87
cpu_8: 0.60
cpu_9: 5.19
cpu_10: 0.47
cpu_11: 61.17
cpu_12: 0.40
cpu_13: 51.26
cpu_14: 0.47
cpu_15: 57.25
cpu_16: 0.53
cpu_17: 46.41
cpu_18: 0.33
cpu_19: 51.26
cpu_20: 0.86
cpu_21: 43.22
cpu_22: 1.20
cpu_23: 46.54
cpu_24: 0.53
cpu_25: 38.10
cpu_26: 0.66
cpu_27: 63.10
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 526930
enp4s0f1_rx_packets: 494056
Total_rx_packets: 1020986
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4269298189
enp4s0f1_rx_bytes: 4079947122
Total_rx_bytes: 8349245311
enp130s0f0_tx_bytes_phy: 4
enp130s0f1_tx_bytes_phy: 4
enp4s0f0_tx_bytes_phy: 2479170055
enp4s0f1_tx_bytes_phy: 2502347403
Total_tx_bytes_phy: 4981517466
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 526938
enp4s0f1_rx_packets_phy: 494055
Total_rx_packets_phy: 1020993
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 293605
enp4s0f1_tx_packets: 308053
Total_tx_packets: 601658
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4296446415
enp4s0f1_rx_bytes_phy: 4091675180
Total_rx_bytes_phy: 8388121595
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 324597
enp4s0f1_tx_packets_phy: 364650
Total_tx_packets_phy: 689247
enp130s0f0_tx_bytes: 4
enp130s0f1_tx_bytes: 4
enp4s0f0_tx_bytes: 2476027321
enp4s0f1_tx_bytes: 2497484635
Total_tx_bytes: 4973511964


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.47        Core1: 68.18        
Core2: 23.48        Core3: 83.00        
Core4: 25.54        Core5: 73.21        
Core6: 23.43        Core7: 63.92        
Core8: 27.06        Core9: 37.08        
Core10: 11.53        Core11: 87.89        
Core12: 20.38        Core13: 90.25        
Core14: 21.71        Core15: 83.34        
Core16: 23.71        Core17: 64.36        
Core18: 25.10        Core19: 57.90        
Core20: 22.10        Core21: 65.97        
Core22: 25.12        Core23: 59.07        
Core24: 26.13        Core25: 63.72        
Core26: 22.10        Core27: 87.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.99
Socket1: 76.19
DDR read Latency(ns)
Socket0: 32395.36
Socket1: 223.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.25        Core1: 66.47        
Core2: 28.55        Core3: 80.76        
Core4: 22.38        Core5: 70.23        
Core6: 28.24        Core7: 57.98        
Core8: 24.36        Core9: 31.11        
Core10: 10.84        Core11: 81.31        
Core12: 20.80        Core13: 85.74        
Core14: 21.49        Core15: 80.07        
Core16: 20.96        Core17: 62.68        
Core18: 21.88        Core19: 54.95        
Core20: 22.69        Core21: 58.12        
Core22: 29.14        Core23: 58.14        
Core24: 27.71        Core25: 62.13        
Core26: 22.35        Core27: 86.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.66
Socket1: 72.81
DDR read Latency(ns)
Socket0: 32223.51
Socket1: 214.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.38        Core1: 68.60        
Core2: 27.57        Core3: 83.40        
Core4: 30.40        Core5: 75.69        
Core6: 20.56        Core7: 63.10        
Core8: 35.99        Core9: 35.66        
Core10: 19.64        Core11: 87.76        
Core12: 28.91        Core13: 85.36        
Core14: 28.47        Core15: 88.53        
Core16: 28.28        Core17: 61.30        
Core18: 28.42        Core19: 57.11        
Core20: 24.00        Core21: 63.29        
Core22: 20.34        Core23: 62.19        
Core24: 28.14        Core25: 67.71        
Core26: 27.40        Core27: 88.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 76.54
DDR read Latency(ns)
Socket0: 35351.96
Socket1: 222.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 65.64        
Core2: 29.26        Core3: 81.63        
Core4: 28.22        Core5: 72.03        
Core6: 24.49        Core7: 59.51        
Core8: 25.21        Core9: 35.39        
Core10: 26.27        Core11: 84.60        
Core12: 25.60        Core13: 89.23        
Core14: 10.83        Core15: 83.84        
Core16: 19.10        Core17: 64.15        
Core18: 20.44        Core19: 54.70        
Core20: 23.70        Core21: 63.23        
Core22: 27.99        Core23: 60.37        
Core24: 31.50        Core25: 64.33        
Core26: 23.99        Core27: 86.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 74.50
DDR read Latency(ns)
Socket0: 32409.35
Socket1: 219.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24801
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412768426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412776906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206478991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206478991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206485064; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206485064; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005444768; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4413852; Consumed Joules: 269.40; Watts: 44.86; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 1421508; Consumed DRAM Joules: 21.75; DRAM Watts: 3.62
S1P0; QPIClocks: 14412918842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412923254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206555348; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206555348; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206559122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206559122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005311976; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6937765; Consumed Joules: 423.45; Watts: 70.52; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 3452312; Consumed DRAM Joules: 52.82; DRAM Watts: 8.80
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6216
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.50   0.01    0.61     331 K   1096 K    0.70    0.11    0.01    0.02     1680        4        1     69
   1    1     0.34   0.29   1.19    1.20      71 M     93 M    0.23    0.20    0.02    0.03     3360     8977       69     55
   2    0     0.00   0.63   0.00    0.60      49 K    198 K    0.75    0.27    0.00    0.01     1008        1        1     68
   3    1     0.10   0.09   1.12    1.20     113 M    136 M    0.17    0.14    0.12    0.14     4256     7158       13     55
   4    0     0.01   1.48   0.00    0.66      45 K    170 K    0.73    0.35    0.00    0.00     1232        3        1     69
   5    1     0.10   0.09   1.06    1.20      90 M    110 M    0.18    0.20    0.09    0.11     4592    12752       22     55
   6    0     0.01   1.63   0.01    0.69      52 K    187 K    0.72    0.43    0.00    0.00     1904        3        1     69
   7    1     0.12   0.24   0.52    1.03      34 M     42 M    0.20    0.25    0.03    0.03     1008     6089       53     56
   8    0     0.01   1.97   0.01    0.66      42 K    180 K    0.77    0.44    0.00    0.00     1288        2        2     68
   9    1     0.02   0.41   0.05    0.60     672 K   2895 K    0.77    0.11    0.00    0.01       56       28        8     57
  10    0     0.00   0.68   0.00    0.60      33 K    125 K    0.73    0.29    0.00    0.01      392        2        0     67
  11    1     0.08   0.11   0.76    1.20      70 M     85 M    0.18    0.18    0.08    0.10     3752     8426       10     55
  12    0     0.00   1.22   0.00    0.60      29 K    120 K    0.76    0.30    0.00    0.00     1568        2        1     69
  13    1     0.03   0.06   0.57    1.12      62 M     72 M    0.15    0.14    0.18    0.21     2744     6457       33     55
  14    0     0.00   0.49   0.00    0.60      16 K     80 K    0.79    0.28    0.00    0.01     1848        7        0     69
  15    1     0.10   0.15   0.68    1.19      57 M     70 M    0.18    0.18    0.06    0.07     2352     8916      100     55
  16    0     0.00   0.42   0.00    0.60      14 K     84 K    0.83    0.27    0.00    0.01      616        1        0     69
  17    1     0.14   0.27   0.50    1.02      33 M     42 M    0.20    0.24    0.02    0.03     1960     5764       18     55
  18    0     0.00   0.55   0.00    0.60      21 K     85 K    0.75    0.23    0.00    0.01      840        4        1     69
  19    1     0.13   0.21   0.61    1.14      36 M     45 M    0.21    0.28    0.03    0.04     4424     8360      104     57
  20    0     0.01   1.17   0.01    1.02      39 K    288 K    0.86    0.55    0.00    0.00     2576        9        0     70
  21    1     0.10   0.25   0.42    0.92      32 M     40 M    0.21    0.23    0.03    0.04     1232     5836       15     57
  22    0     0.03   1.07   0.03    1.09      91 K    628 K    0.85    0.60    0.00    0.00    11480       18        0     70
  23    1     0.07   0.15   0.48    1.00      38 M     47 M    0.19    0.25    0.05    0.07     1848     7856       14     58
  24    0     0.00   0.76   0.00    0.60      24 K    130 K    0.81    0.37    0.00    0.01      224        0        1     70
  25    1     0.08   0.22   0.35    0.83      30 M     37 M    0.18    0.22    0.04    0.05     3808     5611      121     57
  26    0     0.01   1.46   0.00    0.65      23 K    137 K    0.83    0.40    0.00    0.00      560        1        1     69
  27    1     0.08   0.10   0.78    1.20      80 M     96 M    0.17    0.16    0.10    0.13      224      238        2     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.76     815 K   3515 K    0.77    0.39    0.00    0.00    27216       57       10     61
 SKT    1     0.11   0.16   0.65    1.12     751 M    924 M    0.19    0.19    0.05    0.06    35616    92468      582     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.17   0.33    1.11     752 M    928 M    0.19    0.19    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   91 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.50 %

 C1 core residency: 20.43 %; C3 core residency: 1.20 %; C6 core residency: 48.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       36 G     36 G   |   37%    37%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.86     0.44     225.14      18.08         195.28
 SKT   1    93.12    67.63     354.65      43.91         328.43
---------------------------------------------------------------------------------------------------------------
       *    93.98    68.07     579.80      61.99         328.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membw/dimm2/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6401
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9158.68 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6848.90 --|
|-- Mem Ch  1: Reads (MB/s):    80.67 --||-- Mem Ch  1: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    38.51 --||--            Writes(MB/s):    -1.00 --|
|-- Mem Ch  2: Reads (MB/s):    78.72 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    38.03 --||--            Writes(MB/s):    -1.00 --|
|-- Mem Ch  3: Reads (MB/s):    -1.00 --||-- Mem Ch  3: Reads (MB/s):  9151.62 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6850.57 --|
|-- NODE 0 Mem Read (MB/s) :   159.39 --||-- NODE 1 Mem Read (MB/s) : 18310.30 --|
|-- NODE 0 Mem Write(MB/s) :    76.55 --||-- NODE 1 Mem Write(MB/s) : 13699.47 --|
|-- NODE 0 P. Write (T/s):      62205 --||-- NODE 1 P. Write (T/s):     294744 --|
|-- NODE 0 Memory (MB/s):      235.93 --||-- NODE 1 Memory (MB/s):    32009.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18469.68                --|
            |--                System Write Throughput(MB/s):      13776.02                --|
            |--               System Memory Throughput(MB/s):      32245.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 652b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      77 M       501 K   880 K   464 K    134 M    12      36  
 1    9096           0      40 M   252 M      0       0    1069 K
-----------------------------------------------------------------------
 *      77 M       501 K    41 M   252 M    134 M    12    1069 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.27        Core1: 77.54        
Core2: 29.95        Core3: 77.58        
Core4: 24.83        Core5: 74.35        
Core6: 20.13        Core7: 73.52        
Core8: 32.06        Core9: 46.80        
Core10: 22.41        Core11: 92.27        
Core12: 29.38        Core13: 91.75        
Core14: 32.32        Core15: 89.00        
Core16: 21.65        Core17: 77.08        
Core18: 31.97        Core19: 64.08        
Core20: 29.52        Core21: 75.18        
Core22: 22.42        Core23: 68.67        
Core24: 30.89        Core25: 64.97        
Core26: 31.26        Core27: 89.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.33
Socket1: 80.74
DDR read Latency(ns)
Socket0: 36573.16
Socket1: 227.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 78.54        
Core2: 22.66        Core3: 77.54        
Core4: 23.04        Core5: 74.68        
Core6: 19.50        Core7: 72.89        
Core8: 27.95        Core9: 43.37        
Core10: 21.30        Core11: 92.39        
Core12: 26.05        Core13: 91.40        
Core14: 23.50        Core15: 88.26        
Core16: 24.58        Core17: 73.00        
Core18: 25.43        Core19: 65.20        
Core20: 11.45        Core21: 76.53        
Core22: 22.58        Core23: 66.58        
Core24: 22.51        Core25: 65.11        
Core26: 21.58        Core27: 90.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.74
Socket1: 80.59
DDR read Latency(ns)
Socket0: 36834.05
Socket1: 228.90
irq_total: 195788.093334761
cpu_total: 29.40
cpu_0: 1.66
cpu_1: 86.25
cpu_2: 0.40
cpu_3: 85.91
cpu_4: 0.40
cpu_5: 89.77
cpu_6: 0.66
cpu_7: 40.00
cpu_8: 0.27
cpu_9: 10.96
cpu_10: 1.06
cpu_11: 60.20
cpu_12: 1.13
cpu_13: 71.96
cpu_14: 0.53
cpu_15: 74.75
cpu_16: 0.73
cpu_17: 35.28
cpu_18: 0.73
cpu_19: 51.69
cpu_20: 0.93
cpu_21: 37.08
cpu_22: 0.66
cpu_23: 45.05
cpu_24: 0.27
cpu_25: 50.23
cpu_26: 0.33
cpu_27: 74.22
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2419876075
enp4s0f1_tx_bytes_phy: 2430315848
Total_tx_bytes_phy: 4850191923
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 552306
enp4s0f1_rx_packets: 501774
Total_rx_packets: 1054080
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 322147
enp4s0f1_tx_packets_phy: 347961
Total_tx_packets_phy: 670108
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4538565354
enp4s0f1_rx_bytes: 4099049201
Total_rx_bytes: 8637614555
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 293517
enp4s0f1_tx_packets: 291985
Total_tx_packets: 585502
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2416990602
enp4s0f1_tx_bytes: 2425540097
Total_tx_bytes: 4842530699
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4566592070
enp4s0f1_rx_bytes_phy: 4125291169
Total_rx_bytes_phy: 8691883239
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 552272
enp4s0f1_rx_packets_phy: 501754
Total_rx_packets_phy: 1054026


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.29        Core1: 73.83        
Core2: 26.56        Core3: 79.98        
Core4: 27.49        Core5: 73.05        
Core6: 23.45        Core7: 65.27        
Core8: 23.45        Core9: 45.17        
Core10: 25.01        Core11: 89.16        
Core12: 26.29        Core13: 89.49        
Core14: 25.16        Core15: 86.98        
Core16: 20.22        Core17: 69.16        
Core18: 11.73        Core19: 62.61        
Core20: 24.72        Core21: 67.68        
Core22: 22.55        Core23: 65.56        
Core24: 31.00        Core25: 62.20        
Core26: 26.81        Core27: 89.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 78.12
DDR read Latency(ns)
Socket0: 33844.86
Socket1: 220.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 75.78        
Core2: 19.96        Core3: 78.26        
Core4: 26.44        Core5: 73.74        
Core6: 19.79        Core7: 68.61        
Core8: 30.92        Core9: 45.05        
Core10: 20.26        Core11: 91.09        
Core12: 27.66        Core13: 91.74        
Core14: 25.17        Core15: 88.85        
Core16: 24.57        Core17: 68.45        
Core18: 24.61        Core19: 62.42        
Core20: 12.04        Core21: 71.47        
Core22: 17.32        Core23: 66.42        
Core24: 23.12        Core25: 62.55        
Core26: 20.22        Core27: 91.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.74
Socket1: 79.53
DDR read Latency(ns)
Socket0: 36736.07
Socket1: 225.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.16        Core1: 77.72        
Core2: 23.27        Core3: 77.14        
Core4: 29.15        Core5: 75.85        
Core6: 21.10        Core7: 71.62        
Core8: 23.35        Core9: 41.81        
Core10: 22.53        Core11: 92.32        
Core12: 23.09        Core13: 88.51        
Core14: 27.48        Core15: 89.10        
Core16: 31.53        Core17: 76.34        
Core18: 23.47        Core19: 65.04        
Core20: 25.66        Core21: 71.03        
Core22: 24.21        Core23: 69.25        
Core24: 11.18        Core25: 67.66        
Core26: 32.54        Core27: 89.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.88
Socket1: 80.37
DDR read Latency(ns)
Socket0: 37435.20
Socket1: 229.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.98        Core1: 78.43        
Core2: 29.51        Core3: 76.72        
Core4: 28.23        Core5: 72.96        
Core6: 27.77        Core7: 72.01        
Core8: 34.92        Core9: 42.80        
Core10: 36.40        Core11: 89.08        
Core12: 33.47        Core13: 90.49        
Core14: 34.70        Core15: 87.63        
Core16: 31.11        Core17: 77.34        
Core18: 31.73        Core19: 64.09        
Core20: 27.51        Core21: 73.58        
Core22: 31.39        Core23: 67.82        
Core24: 22.90        Core25: 63.59        
Core26: 31.30        Core27: 91.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.52
Socket1: 79.71
DDR read Latency(ns)
Socket0: 37322.77
Socket1: 228.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26515
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418385842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418396474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209297982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209297982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209302037; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209302037; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007784808; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4447226; Consumed Joules: 271.44; Watts: 45.19; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 1419290; Consumed DRAM Joules: 21.72; DRAM Watts: 3.61
S1P0; QPIClocks: 14418540862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418546830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209372411; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209372411; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209378424; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209378424; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007259015; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6942206; Consumed Joules: 423.72; Watts: 70.54; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 3485876; Consumed DRAM Joules: 53.33; DRAM Watts: 8.88
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68cf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     303 K    949 K    0.68    0.10    0.01    0.02     3304        5       11     70
   1    1     0.12   0.11   1.08    1.20      90 M    109 M    0.17    0.21    0.08    0.09     6384    17563       90     55
   2    0     0.00   0.64   0.00    0.60      46 K    167 K    0.72    0.32    0.00    0.01     1176        3        2     68
   3    1     0.10   0.09   1.09    1.20      91 M    111 M    0.18    0.20    0.09    0.11     4256    14246       36     55
   4    0     0.01   1.71   0.01    0.70      61 K    169 K    0.64    0.36    0.00    0.00     1512        3        3     69
   5    1     0.15   0.14   1.09    1.20      80 M    100 M    0.20    0.24    0.05    0.07     2520     9489       31     55
   6    0     0.00   0.73   0.00    0.60      26 K    116 K    0.77    0.35    0.00    0.01     1400        6        1     69
   7    1     0.09   0.25   0.36    0.85      26 M     32 M    0.19    0.25    0.03    0.04     2632     4419       32     56
   8    0     0.00   0.54   0.00    0.60      24 K     92 K    0.74    0.29    0.00    0.01     1848        5        1     68
   9    1     0.07   0.74   0.09    0.64    2115 K   4504 K    0.53    0.28    0.00    0.01      112       76       25     56
  10    0     0.00   0.53   0.00    0.60      25 K    100 K    0.74    0.29    0.00    0.01      280        1        1     67
  11    1     0.08   0.12   0.68    1.16      58 M     71 M    0.18    0.19    0.07    0.09     1400     7316       16     55
  12    0     0.00   0.60   0.00    0.60      28 K    111 K    0.74    0.29    0.00    0.01     1120        2        1     68
  13    1     0.13   0.15   0.88    1.20      74 M     89 M    0.17    0.16    0.06    0.07     3640     9222      532     55
  14    0     0.01   1.02   0.01    0.99      56 K    270 K    0.79    0.57    0.00    0.00     2912        7        1     69
  15    1     0.11   0.12   0.94    1.20      79 M     97 M    0.19    0.18    0.07    0.09     2408     9194      183     55
  16    0     0.01   1.37   0.00    0.62      39 K    143 K    0.73    0.39    0.00    0.00      840        2        1     69
  17    1     0.03   0.14   0.24    0.70      31 M     36 M    0.14    0.19    0.10    0.11       56     5679       11     56
  18    0     0.01   1.00   0.01    0.99      48 K    271 K    0.82    0.56    0.00    0.00     3304        7        0     69
  19    1     0.12   0.18   0.65    1.18      38 M     48 M    0.20    0.26    0.03    0.04     3808     9580       87     57
  20    0     0.01   1.01   0.01    0.97      48 K    285 K    0.83    0.57    0.00    0.00     2968        7        0     69
  21    1     0.06   0.23   0.27    0.73      26 M     32 M    0.19    0.21    0.04    0.05      840     4369       18     58
  22    0     0.00   0.60   0.00    0.60      27 K    104 K    0.74    0.32    0.00    0.01      448        0        1     70
  23    1     0.06   0.15   0.44    0.94      36 M     44 M    0.18    0.22    0.06    0.07     2912     7841       15     57
  24    0     0.01   1.04   0.01    0.98      41 K    240 K    0.83    0.59    0.00    0.00     3808        7        0     70
  25    1     0.18   0.28   0.63    1.13      33 M     43 M    0.23    0.27    0.02    0.03     2632     5932      158     57
  26    0     0.00   0.57   0.00    0.60      26 K    105 K    0.75    0.29    0.00    0.01     1680        3        0     69
  27    1     0.11   0.12   0.92    1.20      82 M     98 M    0.17    0.21    0.07    0.09     2184     7864        6     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.92   0.01    0.77     805 K   3127 K    0.74    0.40    0.00    0.00    26600       58       22     61
 SKT    1     0.10   0.15   0.67    1.11     753 M    923 M    0.18    0.21    0.05    0.07    35784   112790     1240     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.16   0.34    1.10     754 M    926 M    0.19    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.49 %

 C1 core residency: 18.31 %; C3 core residency: 0.99 %; C6 core residency: 50.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       37 G     37 G   |   38%    38%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  124 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.83     0.40     227.80      18.23         205.97
 SKT   1    92.41    69.04     357.53      44.76         334.38
---------------------------------------------------------------------------------------------------------------
       *    93.24    69.44     585.33      62.99         334.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membw/dimm2/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ab8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9148.69 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6875.84 --|
|-- Mem Ch  1: Reads (MB/s):    84.80 --||-- Mem Ch  1: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    38.46 --||--            Writes(MB/s):    -1.00 --|
|-- Mem Ch  2: Reads (MB/s):    81.68 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    38.22 --||--            Writes(MB/s):    -1.00 --|
|-- Mem Ch  3: Reads (MB/s):    -1.00 --||-- Mem Ch  3: Reads (MB/s):  9141.42 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6876.86 --|
|-- NODE 0 Mem Read (MB/s) :   166.48 --||-- NODE 1 Mem Read (MB/s) : 18290.11 --|
|-- NODE 0 Mem Write(MB/s) :    76.68 --||-- NODE 1 Mem Write(MB/s) : 13752.71 --|
|-- NODE 0 P. Write (T/s):      62233 --||-- NODE 1 P. Write (T/s):     295199 --|
|-- NODE 0 Memory (MB/s):      243.16 --||-- NODE 1 Memory (MB/s):    32042.81 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18456.59                --|
            |--                System Write Throughput(MB/s):      13829.39                --|
            |--               System Memory Throughput(MB/s):      32285.98                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6be1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      77 M       358 K  1858 K   662 K    138 M   384     252  
 1     492          24      38 M   261 M      0       0     867 K
-----------------------------------------------------------------------
 *      77 M       358 K    40 M   262 M    138 M   384     867 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.55        Core1: 69.95        
Core2: 29.59        Core3: 80.77        
Core4: 23.57        Core5: 72.87        
Core6: 31.36        Core7: 64.14        
Core8: 30.95        Core9: 41.52        
Core10: 28.39        Core11: 85.91        
Core12: 31.04        Core13: 88.37        
Core14: 29.58        Core15: 87.18        
Core16: 30.63        Core17: 72.03        
Core18: 31.75        Core19: 56.63        
Core20: 29.96        Core21: 65.72        
Core22: 30.12        Core23: 65.06        
Core24: 34.58        Core25: 69.83        
Core26: 31.57        Core27: 87.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.31
Socket1: 76.93
DDR read Latency(ns)
Socket0: 35553.10
Socket1: 211.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 71.49        
Core2: 27.26        Core3: 80.01        
Core4: 24.81        Core5: 71.27        
Core6: 12.06        Core7: 64.82        
Core8: 22.41        Core9: 41.82        
Core10: 20.51        Core11: 84.74        
Core12: 24.19        Core13: 88.99        
Core14: 24.10        Core15: 85.98        
Core16: 21.85        Core17: 69.52        
Core18: 24.81        Core19: 55.36        
Core20: 21.94        Core21: 67.22        
Core22: 28.61        Core23: 64.03        
Core24: 29.50        Core25: 71.30        
Core26: 30.39        Core27: 88.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 76.68
DDR read Latency(ns)
Socket0: 35321.83
Socket1: 218.04
irq_total: 209427.271241228
cpu_total: 29.84
cpu_0: 1.53
cpu_1: 99.87
cpu_2: 0.53
cpu_3: 82.25
cpu_4: 0.60
cpu_5: 95.74
cpu_6: 0.66
cpu_7: 48.40
cpu_8: 0.40
cpu_9: 12.77
cpu_10: 0.60
cpu_11: 69.35
cpu_12: 0.86
cpu_13: 65.96
cpu_14: 0.33
cpu_15: 66.02
cpu_16: 0.47
cpu_17: 27.59
cpu_18: 0.40
cpu_19: 62.70
cpu_20: 0.27
cpu_21: 47.81
cpu_22: 0.60
cpu_23: 47.21
cpu_24: 0.27
cpu_25: 33.18
cpu_26: 0.73
cpu_27: 68.62
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4502361812
enp4s0f1_rx_bytes: 4160067590
Total_rx_bytes: 8662429402
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 306382
enp4s0f1_tx_packets: 297509
Total_tx_packets: 603891
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 553841
enp4s0f1_rx_packets: 498065
Total_rx_packets: 1051906
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4530534207
enp4s0f1_rx_bytes_phy: 4187425444
Total_rx_bytes_phy: 8717959651
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 553842
enp4s0f1_rx_packets_phy: 498112
Total_rx_packets_phy: 1051954
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 2449026434
enp4s0f1_tx_bytes_phy: 2474632352
Total_tx_bytes_phy: 4923658786
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2445884409
enp4s0f1_tx_bytes: 2469684347
Total_tx_bytes: 4915568756
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 335429
enp4s0f1_tx_packets_phy: 353717
Total_tx_packets_phy: 689146


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.22        Core1: 70.06        
Core2: 27.99        Core3: 80.66        
Core4: 24.06        Core5: 74.51        
Core6: 23.97        Core7: 65.17        
Core8: 32.10        Core9: 39.80        
Core10: 10.44        Core11: 86.39        
Core12: 20.91        Core13: 87.03        
Core14: 18.61        Core15: 88.11        
Core16: 23.07        Core17: 73.33        
Core18: 23.01        Core19: 57.41        
Core20: 24.54        Core21: 68.78        
Core22: 21.47        Core23: 67.95        
Core24: 23.19        Core25: 70.06        
Core26: 28.39        Core27: 90.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.10
Socket1: 77.77
DDR read Latency(ns)
Socket0: 33343.31
Socket1: 220.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.29        Core1: 72.54        
Core2: 26.56        Core3: 81.31        
Core4: 27.14        Core5: 72.11        
Core6: 26.41        Core7: 66.08        
Core8: 11.96        Core9: 38.94        
Core10: 22.94        Core11: 86.22        
Core12: 20.87        Core13: 88.19        
Core14: 24.33        Core15: 87.28        
Core16: 23.04        Core17: 72.49        
Core18: 20.95        Core19: 57.81        
Core20: 21.34        Core21: 66.41        
Core22: 29.24        Core23: 62.47        
Core24: 22.94        Core25: 70.93        
Core26: 28.56        Core27: 90.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 77.63
DDR read Latency(ns)
Socket0: 35029.02
Socket1: 216.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 71.74        
Core2: 27.59        Core3: 81.15        
Core4: 23.73        Core5: 72.38        
Core6: 26.00        Core7: 65.07        
Core8: 25.99        Core9: 37.58        
Core10: 24.46        Core11: 85.07        
Core12: 24.06        Core13: 89.93        
Core14: 19.57        Core15: 87.70        
Core16: 21.42        Core17: 75.86        
Core18: 21.87        Core19: 59.53        
Core20: 22.36        Core21: 65.79        
Core22: 26.19        Core23: 65.97        
Core24: 35.25        Core25: 74.05        
Core26: 28.88        Core27: 90.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 78.06
DDR read Latency(ns)
Socket0: 36725.97
Socket1: 221.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.39        Core1: 73.18        
Core2: 31.25        Core3: 82.41        
Core4: 34.47        Core5: 74.40        
Core6: 32.17        Core7: 67.36        
Core8: 32.43        Core9: 42.45        
Core10: 31.21        Core11: 87.12        
Core12: 32.27        Core13: 92.36        
Core14: 31.62        Core15: 89.00        
Core16: 28.90        Core17: 74.20        
Core18: 28.76        Core19: 60.37        
Core20: 33.84        Core21: 72.82        
Core22: 26.53        Core23: 67.17        
Core24: 36.20        Core25: 73.78        
Core26: 22.93        Core27: 92.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.40
Socket1: 79.92
DDR read Latency(ns)
Socket0: 39773.87
Socket1: 224.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28233
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417093582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417108178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208665068; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208665068; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208665685; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208665685; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007256944; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4444340; Consumed Joules: 271.26; Watts: 45.16; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 1416132; Consumed DRAM Joules: 21.67; DRAM Watts: 3.61
S1P0; QPIClocks: 14417277322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417285938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208740824; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208740824; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208746575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208746575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007409954; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6953366; Consumed Joules: 424.40; Watts: 70.65; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 3489956; Consumed DRAM Joules: 53.40; DRAM Watts: 8.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f7a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     310 K   1017 K    0.70    0.10    0.01    0.02     2576        3        1     70
   1    1     0.17   0.14   1.20    1.20      86 M    108 M    0.20    0.24    0.05    0.06     4592    10976       97     55
   2    0     0.01   1.13   0.01    0.87     109 K    410 K    0.73    0.50    0.00    0.00     5432       12        3     68
   3    1     0.05   0.05   0.96    1.20      91 M    107 M    0.15    0.17    0.18    0.21     4928    13498        5     56
   4    0     0.00   0.74   0.00    0.60      61 K    171 K    0.64    0.32    0.00    0.01     1232        4        1     69
   5    1     0.23   0.20   1.17    1.20      75 M     96 M    0.22    0.25    0.03    0.04     4256     9811      105     56
   6    0     0.00   1.04   0.00    0.60      40 K    148 K    0.73    0.27    0.00    0.01      784        3        0     69
   7    1     0.10   0.21   0.49    1.01      32 M     40 M    0.19    0.25    0.03    0.04     1288     4937       85     56
   8    0     0.00   1.09   0.00    0.60      27 K    127 K    0.78    0.37    0.00    0.00      952        3        0     68
   9    1     0.07   0.74   0.09    0.63    2446 K   4928 K    0.50    0.23    0.00    0.01      224       81       21     57
  10    0     0.00   0.60   0.00    0.60      28 K    110 K    0.75    0.32    0.00    0.01      616        3        1     67
  11    1     0.09   0.10   0.84    1.20      77 M     93 M    0.17    0.18    0.09    0.11     2632    15667       14     55
  12    0     0.00   0.59   0.00    0.60      28 K     95 K    0.70    0.28    0.00    0.00     1288        2        0     68
  13    1     0.05   0.07   0.75    1.20      71 M     84 M    0.16    0.15    0.13    0.16     3696     8443       50     55
  14    0     0.00   0.47   0.00    0.60      16 K     74 K    0.78    0.22    0.00    0.01      560        1        0     69
  15    1     0.09   0.11   0.81    1.20      70 M     86 M    0.18    0.20    0.08    0.10     1848    13845       92     55
  16    0     0.00   0.43   0.00    0.61      17 K     86 K    0.80    0.24    0.00    0.01     2520        7        0     69
  17    1     0.03   0.14   0.22    0.68      27 M     33 M    0.15    0.19    0.09    0.11      952     4214        8     56
  18    0     0.00   0.49   0.00    0.61      25 K    111 K    0.77    0.25    0.00    0.01      448        1        1     70
  19    1     0.15   0.20   0.76    1.20      42 M     54 M    0.21    0.28    0.03    0.04     3976     9011      274     57
  20    0     0.00   1.08   0.00    0.64      29 K    136 K    0.79    0.35    0.00    0.00      336        1        0     69
  21    1     0.08   0.19   0.44    0.94      33 M     41 M    0.19    0.23    0.04    0.05      840     5194       12     57
  22    0     0.02   1.04   0.02    1.07      66 K    437 K    0.85    0.60    0.00    0.00     6552       14        0     69
  23    1     0.10   0.20   0.53    1.05      33 M     41 M    0.19    0.25    0.03    0.04     2520     6014       25     57
  24    0     0.01   0.99   0.01    0.93      62 K    319 K    0.81    0.55    0.00    0.00     3136        9        0     70
  25    1     0.05   0.18   0.31    0.80      27 M     33 M    0.17    0.22    0.05    0.06     1736     4620       55     57
  26    0     0.00   1.04   0.00    0.60      34 K    127 K    0.73    0.34    0.00    0.00     1176        3        0     69
  27    1     0.07   0.09   0.83    1.20      74 M     89 M    0.17    0.18    0.10    0.12     4592     8490       28     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.89   0.01    0.75     858 K   3375 K    0.75    0.38    0.00    0.00    27608       66        6     61
 SKT    1     0.10   0.14   0.67    1.12     748 M    917 M    0.18    0.21    0.06    0.07    38080   114801      871     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.34    1.11     749 M    920 M    0.19    0.21    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.43 %

 C1 core residency: 16.42 %; C3 core residency: 2.00 %; C6 core residency: 51.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       37 G     37 G   |   38%    38%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  124 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.81     0.37     226.33      18.09         205.96
 SKT   1    91.64    68.82     355.92      44.49         334.26
---------------------------------------------------------------------------------------------------------------
       *    92.45    69.20     582.24      62.58         334.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
