vga_mem.v,verilog,xil_defaultlib,../../../../lab_10_vga_1.gen/sources_1/ip/vga_mem_1/sim/vga_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
