

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s'
================================================================
* Date:           Wed Feb 11 15:57:56 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.590 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.185 us|  0.185 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                    |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                      |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685  |dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare  |       30|       30|   0.150 us|   0.150 us|   30|   30|       no|
        |grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853           |dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s           |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   214|   42945|   46205|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|      24|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   214|   42969|   46285|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    11|       9|      21|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                      |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685  |dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare  |        0|    0|  18605|     73|    0|
    |grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853           |dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s           |        0|  214|  24340|  46132|    0|
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                               |                                                                        |        0|  214|  42945|  46205|    0|
    +------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  49|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |layer10_out_TDATA_blk_n  |   9|          2|    1|          2|
    |layer13_out_read         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  76|         15|    4|         15|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                        |   8|   0|    8|          0|
    |ap_done_reg                                                                                      |   1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685_ap_start_reg  |   1|   0|    1|          0|
    |res_reg_22133                                                                                    |  14|   0|   14|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            |  24|   0|   24|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>|  return value|
|layer13_out_dout            |   in|  672|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    6|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    6|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_empty_n         |   in|    1|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_read            |  out|    1|     ap_fifo|                                                         layer13_out|       pointer|
|layer10_out_TDATA           |  out|   32|        axis|                                                         layer10_out|       pointer|
|layer10_out_TVALID          |  out|    1|        axis|                                                         layer10_out|       pointer|
|layer10_out_TREADY          |   in|    1|        axis|                                                         layer10_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

