\hypertarget{union__hw__sim__sopt5}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt5 Union Reference}
\label{union__hw__sim__sopt5}\index{\+\_\+hw\+\_\+sim\+\_\+sopt5@{\+\_\+hw\+\_\+sim\+\_\+sopt5}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T5 -\/ System Options Register 5 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__sopt5_aaef47ac6f55b0616364d328cb6a2a67f}{}\label{union__hw__sim__sopt5_aaef47ac6f55b0616364d328cb6a2a67f}

\item 
struct \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__sopt5_a7e6f75bed4c68a44ec1a54266468a32f}{}\label{union__hw__sim__sopt5_a7e6f75bed4c68a44ec1a54266468a32f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T5 -\/ System Options Register 5 (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
