5 18 181 9 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel10.1.vcd) 2 -o (mbit_sel10.1.cdd) 2 -v (mbit_sel10.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel10.1.v 9 45 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 107000a 1 0 31 0 32 49 0 ffffffff 0 3 7 0
1 b 2 12 107000a 1 0 3 0 4 17 0 f 0 f f 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mbit_sel10.1.v 0 34 1
2 2 0 15 50005 1 1008 0 0 32 48 5 0
2 3 1 15 10001 0 1410 0 0 32 33 a
2 4 37 15 10005 1 1a 2 3
2 5 0 16 50008 1 61004 0 0 4 16 0 0
2 6 1 16 10001 0 1410 0 0 4 1 b
2 7 37 16 10008 1 16 5 6
2 8 0 17 20002 1 1008 0 0 32 48 5 0
2 9 2c 17 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 18 b000f 1 21008 0 0 2 16 1 0
2 11 0 18 20002 0 1018 0 0 32 48 2 0
2 12 1 18 30003 1 1418 0 0 32 33 a
2 13 4a 18 10007 0 1430 11 12 2 18 0 3 0 0 0 0 b
2 14 37 18 1000f 1 1a 10 13
2 15 0 19 50005 1 1008 0 0 32 48 4 0
2 16 1 19 10001 0 1410 0 0 32 33 a
2 17 37 19 10005 1 1a 15 16
2 18 0 20 20002 1 1008 0 0 32 48 5 0
2 19 2c 20 10002 2 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 0 21 b000f 1 21008 0 0 2 16 1 0
2 21 0 21 20002 0 1018 0 0 32 48 2 0
2 22 1 21 30003 1 1418 0 0 32 33 a
2 23 4a 21 10007 0 1430 21 22 2 18 0 3 0 0 0 0 b
2 24 37 21 1000f 1 1a 20 23
2 25 0 22 50005 1 1008 0 0 32 48 3 0
2 26 1 22 10001 0 1410 0 0 32 33 a
2 27 37 22 10005 1 1a 25 26
2 28 0 23 20002 1 1008 0 0 32 48 5 0
2 29 2c 23 10002 2 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 0 24 b000f 1 21008 0 0 2 16 1 0
2 31 0 24 20002 0 1018 0 0 32 48 2 0
2 32 1 24 30003 1 1418 0 0 32 33 a
2 33 4a 24 10007 0 1430 31 32 2 18 0 3 0 0 0 0 b
2 34 37 24 1000f 1 1a 30 33
2 35 0 25 50005 1 1008 0 0 32 48 2 0
2 36 1 25 10001 0 1410 0 0 32 33 a
2 37 37 25 10005 1 1a 35 36
2 38 0 26 20002 1 1008 0 0 32 48 5 0
2 39 2c 26 10002 2 900a 38 0 32 18 0 ffffffff 0 0 0 0
2 40 0 27 b000f 1 21008 0 0 2 16 1 0
2 41 0 27 20002 0 1018 0 0 32 48 2 0
2 42 1 27 30003 1 1418 0 0 32 33 a
2 43 4a 27 10007 0 1430 41 42 2 18 0 3 0 0 0 0 b
2 44 37 27 1000f 1 1a 40 43
2 45 0 28 50005 1 1008 0 0 32 48 1 0
2 46 1 28 10001 0 1410 0 0 32 33 a
2 47 37 28 10005 1 1a 45 46
2 48 0 29 20002 1 1008 0 0 32 48 5 0
2 49 2c 29 10002 2 900a 48 0 32 18 0 ffffffff 0 0 0 0
2 50 0 30 b000f 1 21008 0 0 2 16 1 0
2 51 0 30 20002 0 1018 0 0 32 48 2 0
2 52 1 30 30003 1 1418 0 0 32 33 a
2 53 4a 30 10007 0 1430 51 52 2 18 0 3 0 0 0 0 b
2 54 37 30 1000f 1 1a 50 53
2 55 0 31 50005 1 1004 0 0 32 48 0 0
2 56 1 31 10001 0 1410 0 0 32 33 a
2 57 37 31 10005 1 16 55 56
2 58 0 32 20002 1 1008 0 0 32 48 5 0
2 59 2c 32 10002 2 900a 58 0 32 18 0 ffffffff 0 0 0 0
2 60 0 33 b000f 1 21008 0 0 2 16 1 0
2 61 0 33 20002 0 1018 0 0 32 48 2 0
2 62 1 33 30003 1 1404 0 0 32 33 a
2 63 4a 33 10007 0 1430 61 62 2 18 0 3 0 0 0 0 b
2 64 37 33 1000f 1 1a 60 63
4 4 15 1 11 7 7 4
4 7 16 1 0 9 9 4
4 9 17 1 0 14 0 4
4 14 18 1 0 17 17 4
4 17 19 1 0 19 19 4
4 19 20 1 0 24 0 4
4 24 21 1 0 27 27 4
4 27 22 1 0 29 29 4
4 29 23 1 0 34 0 4
4 34 24 1 0 37 37 4
4 37 25 1 0 39 39 4
4 39 26 1 0 44 0 4
4 44 27 1 0 47 47 4
4 47 28 1 0 49 49 4
4 49 29 1 0 54 0 4
4 54 30 1 0 57 57 4
4 57 31 1 0 59 59 4
4 59 32 1 0 64 0 4
4 64 33 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 mbit_sel10.1.v 0 43 1
