

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'
================================================================
* Date:           Sat Apr 12 12:18:42 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.548 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_3  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:208]   --->   Operation 5 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_16_load_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_16_load_reload"   --->   Operation 6 'read' 'output_16_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_13_load_1_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_13_load_1_reload"   --->   Operation 7 'read' 'output_13_load_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_10_load_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_10_load_reload"   --->   Operation 8 'read' 'output_10_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_load_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_load_reload"   --->   Operation 9 'read' 'output_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln208 = store i3 0, i3 %ii" [../layer.h:208]   --->   Operation 10 'store' 'store_ln208' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_209_4"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ii_1 = load i3 %ii" [../layer.h:208]   --->   Operation 12 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln208 = icmp_eq  i3 %ii_1, i3 4" [../layer.h:208]   --->   Operation 13 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.74ns)   --->   "%add_ln208 = add i3 %ii_1, i3 1" [../layer.h:208]   --->   Operation 14 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %VITIS_LOOP_209_4.split, void %for.end39.exitStub" [../layer.h:208]   --->   Operation 15 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i3 %ii_1" [../layer.h:208]   --->   Operation 16 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:208]   --->   Operation 17 'specpipeline' 'specpipeline_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:208]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [../layer.h:208]   --->   Operation 19 'specloopname' 'specloopname_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_0_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_0" [../layer.h:211]   --->   Operation 20 'read' 'agg_result_0_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_1_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_1" [../layer.h:211]   --->   Operation 21 'read' 'agg_result_1_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_2_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_2" [../layer.h:211]   --->   Operation 22 'read' 'agg_result_2_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_3_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_3" [../layer.h:211]   --->   Operation 23 'read' 'agg_result_3_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "%tmp_3 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %agg_result_0_read, i2 1, i25 %agg_result_1_read, i2 2, i25 %agg_result_2_read, i2 3, i25 %agg_result_3_read, i25 0, i2 %trunc_ln208" [../layer.h:211]   --->   Operation 24 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln208)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i25 %tmp_3" [../layer.h:211]   --->   Operation 25 'sext' 'sext_ln211' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "%sext_ln211_1 = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i2, i2 0, i18 %output_load_reload_read, i2 1, i18 %output_10_load_reload_read, i2 2, i18 %output_13_load_1_reload_read, i2 3, i18 %output_16_load_reload_read, i18 0, i2 %trunc_ln208" [../layer.h:211]   --->   Operation 26 'sparsemux' 'sext_ln211_1' <Predicate = (!icmp_ln208)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i18 %sext_ln211_1" [../layer.h:211]   --->   Operation 27 'zext' 'zext_ln211' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.46ns)   --->   "%mul_ln211 = mul i43 %zext_ln211, i43 %sext_ln211" [../layer.h:211]   --->   Operation 28 'mul' 'mul_ln211' <Predicate = (!icmp_ln208)> <Delay = 3.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.24ns)   --->   "%icmp_ln211 = icmp_eq  i43 %mul_ln211, i43 0" [../layer.h:211]   --->   Operation 29 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln208)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %if.end.i.i, void %if.then.i.i" [../layer.h:211]   --->   Operation 30 'br' 'br_ln211' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.03ns)   --->   "%switch_ln211 = switch i2 %trunc_ln208, void %V1.i.i217107.case.321, i2 0, void %V1.i.i217107.case.018, i2 1, void %V1.i.i217107.case.119, i2 2, void %V1.i.i217107.case.220" [../layer.h:211]   --->   Operation 31 'switch' 'switch_ln211' <Predicate = (!icmp_ln208 & icmp_ln211)> <Delay = 1.03>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 0" [../layer.h:211]   --->   Operation 32 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 33 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 0" [../layer.h:211]   --->   Operation 34 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 35 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 0" [../layer.h:211]   --->   Operation 36 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 37 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 0" [../layer.h:211]   --->   Operation 38 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 39 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln211 = br void %if.end.i.i" [../layer.h:211]   --->   Operation 40 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i43.i32.i32, i43 %mul_ln211, i32 17, i32 41" [../layer.h:211]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.03ns)   --->   "%switch_ln211 = switch i2 %trunc_ln208, void %V1.i.i217107.case.3, i2 0, void %V1.i.i217107.case.0, i2 1, void %V1.i.i217107.case.1, i2 2, void %V1.i.i217107.case.2" [../layer.h:211]   --->   Operation 42 'switch' 'switch_ln211' <Predicate = (!icmp_ln208)> <Delay = 1.03>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln208 = store i3 %add_ln208, i3 %ii" [../layer.h:208]   --->   Operation 43 'store' 'store_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln208 = br void %VITIS_LOOP_209_4" [../layer.h:208]   --->   Operation 44 'br' 'br_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 %trunc_ln" [../layer.h:211]   --->   Operation 45 'write' 'write_ln211' <Predicate = (trunc_ln208 == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 46 'br' 'br_ln211' <Predicate = (trunc_ln208 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 %trunc_ln" [../layer.h:211]   --->   Operation 47 'write' 'write_ln211' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 48 'br' 'br_ln211' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 %trunc_ln" [../layer.h:211]   --->   Operation 49 'write' 'write_ln211' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 50 'br' 'br_ln211' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 %trunc_ln" [../layer.h:211]   --->   Operation 51 'write' 'write_ln211' <Predicate = (trunc_ln208 == 3)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 52 'br' 'br_ln211' <Predicate = (trunc_ln208 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 6.548ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln208', ../layer.h:208) of constant 0 on local variable 'ii', ../layer.h:208 [14]  (0.489 ns)
	'load' operation 3 bit ('ii', ../layer.h:208) on local variable 'ii', ../layer.h:208 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln208', ../layer.h:208) [18]  (0.746 ns)
	wire read operation ('agg_result_1_read', ../layer.h:211) on port 'agg_result_1' (../layer.h:211) [27]  (0.000 ns)
	'sparsemux' operation 25 bit ('tmp_3', ../layer.h:211) [30]  (0.605 ns)
	'mul' operation 43 bit ('mul_ln211', ../layer.h:211) [34]  (3.460 ns)
	'icmp' operation 1 bit ('icmp_ln211', ../layer.h:211) [35]  (1.247 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
