My suggestion for this weeks lab.

Probably not as efficient as possible but works on our FPGA as specified in the exercise sheet. Please feel free
to change and/or delete whatever you want
---------------
Sven