{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639136138815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639136138815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 12:35:38 2021 " "Processing started: Fri Dec 10 12:35:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639136138815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136138815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Toplevel_C5G_HEX4_UART -c Toplevel_C5G_HEX4_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off Toplevel_C5G_HEX4_UART -c Toplevel_C5G_HEX4_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136138815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639136140389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639136140389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/ip/rom32k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/ip/rom32k.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom32k " "Found entity 1: rom32k" {  } { { "../ip/rom32k.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/rom32k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/ip/ram16k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/ip/ram16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16k " "Found entity 1: ram16k" {  } { { "../ip/ram16k.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/ram16k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/uc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/uc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../src/uc.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/uc.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/toplevel_c5g_hex4_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/toplevel_c5g_hex4_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_c5g_hex4_uart " "Found entity 1: toplevel_c5g_hex4_uart" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../src/sevenseg.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/sevenseg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/pcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/pcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcount " "Found entity 1: pcount" {  } { { "../src/pcount.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/pcount.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/mem_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/mem_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_slice " "Found entity 1: mem_slice" {  } { { "../src/mem_slice.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/mem_slice.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/jmp_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/jmp_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_ctrl " "Found entity 1: jmp_ctrl" {  } { { "../src/jmp_ctrl.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/jmp_ctrl.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/instr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/instr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_demux " "Found entity 1: instr_demux" {  } { { "../src/instr_demux.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/instr_demux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dreg " "Found entity 1: dreg" {  } { { "../src/dreg.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/dreg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../src/data_mem.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/data_mem.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/cpu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jakob/onedrive - fh vorarlberg/5. semester/hdl/examples/ex05_hack_import/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136154959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136154959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_c5g_hex4_uart " "Elaborating entity \"toplevel_c5g_hex4_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639136155074 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX toplevel_c5g_hex4_uart.sv(35) " "Output port \"UART_TX\" at toplevel_c5g_hex4_uart.sv(35) has no driver" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639136155114 "|toplevel_c5g_hex4_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc_u0 " "Elaborating entity \"uc\" for hierarchy \"uc:uc_u0\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "uc_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu uc:uc_u0\|cpu:cpu_u0 " "Elaborating entity \"cpu\" for hierarchy \"uc:uc_u0\|cpu:cpu_u0\"" {  } { { "../src/uc.sv" "cpu_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/uc.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_demux uc:uc_u0\|cpu:cpu_u0\|instr_demux:instr_demux_u0 " "Elaborating entity \"instr_demux\" for hierarchy \"uc:uc_u0\|cpu:cpu_u0\|instr_demux:instr_demux_u0\"" {  } { { "../src/cpu.sv" "instr_demux_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dreg uc:uc_u0\|cpu:cpu_u0\|dreg:rega " "Elaborating entity \"dreg\" for hierarchy \"uc:uc_u0\|cpu:cpu_u0\|dreg:rega\"" {  } { { "../src/cpu.sv" "rega" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/cpu.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu uc:uc_u0\|cpu:cpu_u0\|alu:alu_u0 " "Elaborating entity \"alu\" for hierarchy \"uc:uc_u0\|cpu:cpu_u0\|alu:alu_u0\"" {  } { { "../src/cpu.sv" "alu_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/cpu.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmp_ctrl uc:uc_u0\|cpu:cpu_u0\|jmp_ctrl:jmp_ctrl_u0 " "Elaborating entity \"jmp_ctrl\" for hierarchy \"uc:uc_u0\|cpu:cpu_u0\|jmp_ctrl:jmp_ctrl_u0\"" {  } { { "../src/cpu.sv" "jmp_ctrl_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/cpu.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcount uc:uc_u0\|cpu:cpu_u0\|pcount:pcount_u0 " "Elaborating entity \"pcount\" for hierarchy \"uc:uc_u0\|cpu:cpu_u0\|pcount:pcount_u0\"" {  } { { "../src/cpu.sv" "pcount_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/cpu.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem uc:uc_u0\|data_mem:data_mem_u0 " "Elaborating entity \"data_mem\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\"" {  } { { "../src/uc.sv" "data_mem_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/uc.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16k uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0 " "Elaborating entity \"ram16k\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\"" {  } { { "../src/data_mem.sv" "ram16_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/data_mem.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136155414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram16k.v" "altsyncram_component" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/ram16k.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram16k.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/ram16k.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136156164 ""}  } { { "../ip/ram16k.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/ram16k.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639136156164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shm1 " "Found entity 1: altsyncram_shm1" {  } { { "db/altsyncram_shm1.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_shm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136156349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136156349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shm1 uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated " "Elaborating entity \"altsyncram_shm1\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136156634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136156634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_shm1.tdf" "decode3" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_shm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136156764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136156764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_shm1.tdf" "rden_decode" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_shm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136156894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136156894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|ram16k:ram16_u0\|altsyncram:altsyncram_component\|altsyncram_shm1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_shm1.tdf" "mux2" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_shm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_slice uc:uc_u0\|data_mem:data_mem_u0\|mem_slice:mem_slice_u0x7000 " "Elaborating entity \"mem_slice\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|mem_slice:mem_slice_u0x7000\"" {  } { { "../src/data_mem.sv" "mem_slice_u0x7000" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/data_mem.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_slice uc:uc_u0\|data_mem:data_mem_u0\|mem_slice:mem_slice_u0x7001 " "Elaborating entity \"mem_slice\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|mem_slice:mem_slice_u0x7001\"" {  } { { "../src/data_mem.sv" "mem_slice_u0x7001" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/data_mem.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_slice uc:uc_u0\|data_mem:data_mem_u0\|mem_slice:mem_slice_u0x7002 " "Elaborating entity \"mem_slice\" for hierarchy \"uc:uc_u0\|data_mem:data_mem_u0\|mem_slice:mem_slice_u0x7002\"" {  } { { "../src/data_mem.sv" "mem_slice_u0x7002" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/data_mem.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32k uc:uc_u0\|rom32k:rom32k_u0 " "Elaborating entity \"rom32k\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\"" {  } { { "../src/uc.sv" "rom32k_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/uc.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136156964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\"" {  } { { "../ip/rom32k.v" "altsyncram_component" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/rom32k.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136157224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\"" {  } { { "../ip/rom32k.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/rom32k.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136157244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ip/rom32k_init_zero.mif " "Parameter \"init_file\" = \"../ip/rom32k_init_zero.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136157244 ""}  } { { "../ip/rom32k.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/ip/rom32k.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639136157244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnj1 " "Found entity 1: altsyncram_qnj1" {  } { { "db/altsyncram_qnj1.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_qnj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136157364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136157364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnj1 uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated " "Elaborating entity \"altsyncram_qnj1\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136157364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ial2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ial2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ial2 " "Found entity 1: altsyncram_ial2" {  } { { "db/altsyncram_ial2.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_ial2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136157504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136157504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ial2 uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1 " "Elaborating entity \"altsyncram_ial2\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\"" {  } { { "db/altsyncram_qnj1.tdf" "altsyncram1" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_qnj1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136157504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136157946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136157946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\|decode_8la:decode4 " "Elaborating entity \"decode_8la\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\|decode_8la:decode4\"" {  } { { "db/altsyncram_ial2.tdf" "decode4" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_ial2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136157946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136158075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136158075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\|decode_11a:rden_decode_a " "Elaborating entity \"decode_11a\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\|decode_11a:rden_decode_a\"" {  } { { "db/altsyncram_ial2.tdf" "rden_decode_a" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_ial2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136158075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136158194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136158194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\|mux_7hb:mux6 " "Elaborating entity \"mux_7hb\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|altsyncram_ial2:altsyncram1\|mux_7hb:mux6\"" {  } { { "db/altsyncram_ial2.tdf" "mux6" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_ial2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136158194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qnj1.tdf" "mgl_prim2" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_qnj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136160074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qnj1.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_qnj1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136160149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347571533 " "Parameter \"NODE_NAME\" = \"1347571533\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639136160149 ""}  } { { "db/altsyncram_qnj1.tdf" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/altsyncram_qnj1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639136160149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136160559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136160822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uc:uc_u0\|rom32k:rom32k_u0\|altsyncram:altsyncram_component\|altsyncram_qnj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136161074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg_u0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg_u0\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "sevenseg_u0" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136161144 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639136161512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.10.12:36:07 Progress: Loading sldd0efc6d3/alt_sld_fab_wrapper_hw.tcl " "2021.12.10.12:36:07 Progress: Loading sldd0efc6d3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136167104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136172844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136173059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136178774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136178914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136179050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136179204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136179214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136179214 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639136180194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0efc6d3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0efc6d3/alt_sld_fab.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136180494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136180594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136180624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136180714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136180824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639136180909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136180909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639136184584 "|toplevel_c5g_hex4_uart|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639136184584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136184844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136186264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639136188534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639136188534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639136188844 "|toplevel_c5g_hex4_uart|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639136188844 "|toplevel_c5g_hex4_uart|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639136188844 "|toplevel_c5g_hex4_uart|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639136188844 "|toplevel_c5g_hex4_uart|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "../src/toplevel_c5g_hex4_uart.sv" "" { Text "C:/Users/jakob/OneDrive - FH Vorarlberg/5. Semester/HDL/examples/ex05_HACK_import/src/toplevel_c5g_hex4_uart.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639136188844 "|toplevel_c5g_hex4_uart|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639136188844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "696 " "Implemented 696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639136188844 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639136188844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "527 " "Implemented 527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639136188844 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639136188844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639136188844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639136188894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 12:36:28 2021 " "Processing ended: Fri Dec 10 12:36:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639136188894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639136188894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639136188894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639136188894 ""}
