{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510859781225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510859781226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:16:21 2017 " "Processing started: Thu Nov 16 17:16:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510859781226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859781226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859781226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510859781389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510859781389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "ULA/ULA.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA/ULA.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-Behavior " "Found design unit 1: slt-Behavior" {  } { { "ULA/slt.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792783 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "ULA/slt.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/slt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/or_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/or_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_port-Behavior " "Found design unit 1: or_port-Behavior" {  } { { "ULA/or_port.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/or_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792784 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_port " "Found entity 1: or_port" {  } { { "ULA/or_port.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/or_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/not_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/not_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_port-Behavior " "Found design unit 1: not_port-Behavior" {  } { { "ULA/not_port.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/not_port.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792784 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_port " "Found entity 1: not_port" {  } { { "ULA/not_port.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/not_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-Behavior " "Found design unit 1: mux_4to1-Behavior" {  } { { "ULA/mux_4to1.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/mux_4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792785 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "ULA/mux_4to1.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavior " "Found design unit 1: mux_2to1-Behavior" {  } { { "ULA/mux_2to1.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792785 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "ULA/mux_2to1.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-Behavior " "Found design unit 1: full_adder_1bit-Behavior" {  } { { "ULA/full_adder_1bit.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/full_adder_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792786 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "ULA/full_adder_1bit.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/full_adder_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavior " "Found design unit 1: full_adder-Behavior" {  } { { "ULA/full_adder.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792786 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ULA/full_adder.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/and_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/and_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_port-Behavior " "Found design unit 1: and_port-Behavior" {  } { { "ULA/and_port.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/and_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792787 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_port " "Found entity 1: and_port" {  } { { "ULA/and_port.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/and_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-behavioral " "Found design unit 1: banco_registradores-behavioral" {  } { { "banco_registradores.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/banco_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792787 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_5bits-Behavior " "Found design unit 1: mux_2to1_5bits-Behavior" {  } { { "mux_2to1_5bits.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/mux_2to1_5bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792788 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bits " "Found entity 1: mux_2to1_5bits" {  } { { "mux_2to1_5bits.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/mux_2to1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_dados-rtl " "Found design unit 1: memoria_de_dados-rtl" {  } { { "memoria_de_dados.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/memoria_de_dados.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792788 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_dados " "Found entity 1: memoria_de_dados" {  } { { "memoria_de_dados.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/memoria_de_dados.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/register32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792789 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-Behavior " "Found design unit 1: MIPS-Behavior" {  } { { "MIPS.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792789 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_cu-Behavior " "Found design unit 1: ula_cu-Behavior" {  } { { "ula_cu.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ula_cu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792790 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_cu " "Found entity 1: ula_cu" {  } { { "ula_cu.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ula_cu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_inst-rtl " "Found design unit 1: memoria_de_inst-rtl" {  } { { "memoria_de_inst.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/memoria_de_inst.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792790 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_inst " "Found entity 1: memoria_de_inst" {  } { { "memoria_de_inst.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/memoria_de_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/unary_nor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/unary_nor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unary_nor32-Behaviour " "Found design unit 1: unary_nor32-Behaviour" {  } { { "ULA/unary_nor32.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/unary_nor32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792790 ""} { "Info" "ISGN_ENTITY_NAME" "1 unary_nor32 " "Found entity 1: unary_nor32" {  } { { "ULA/unary_nor32.vhd" "" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/unary_nor32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510859792790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859792790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510859792838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_port not_port:not_a " "Elaborating entity \"not_port\" for hierarchy \"not_port:not_a\"" {  } { { "ULA/ULA.vhd" "not_a" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_a " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_a\"" {  } { { "ULA/ULA.vhd" "mux_a" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_port or_port:or_port " "Elaborating entity \"or_port\" for hierarchy \"or_port:or_port\"" {  } { { "ULA/ULA.vhd" "or_port" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_port and_port:and_port " "Elaborating entity \"and_port\" for hierarchy \"and_port:and_port\"" {  } { { "ULA/ULA.vhd" "and_port" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_sel " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_sel\"" {  } { { "ULA/ULA.vhd" "mux_sel" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder\"" {  } { { "ULA/ULA.vhd" "full_adder" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit full_adder:full_adder\|full_adder_1bit:\\FA:0:FA_i " "Elaborating entity \"full_adder_1bit\" for hierarchy \"full_adder:full_adder\|full_adder_1bit:\\FA:0:FA_i\"" {  } { { "ULA/full_adder.vhd" "\\FA:0:FA_i" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/full_adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt slt:slt " "Elaborating entity \"slt\" for hierarchy \"slt:slt\"" {  } { { "ULA/ULA.vhd" "slt" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unary_nor32 unary_nor32:flag_zero " "Elaborating entity \"unary_nor32\" for hierarchy \"unary_nor32:flag_zero\"" {  } { { "ULA/ULA.vhd" "flag_zero" { Text "/home/gil/Documents/Insper/2017.2/DesComp/MIPS_FPGA/ULA/ULA.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859792875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510859793416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510859793772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510859793772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510859793817 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510859793817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510859793817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510859793817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510859793823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:16:33 2017 " "Processing ended: Thu Nov 16 17:16:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510859793823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510859793823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510859793823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510859793823 ""}
