Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 20:20:12 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 com_sprite_m/hcount_pipe_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 3.166ns (26.246%)  route 8.897ns (73.754%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 11.913 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=558, estimated)      1.562    -1.028    com_sprite_m/clk_pixel
    SLICE_X9Y17          FDRE                                         r  com_sprite_m/hcount_pipe_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.572 r  com_sprite_m/hcount_pipe_reg[1][2]/Q
                         net (fo=23, estimated)       1.352     0.780    com_sprite_m/hcount_pipe_reg[1]_2[2]
    SLICE_X15Y23         LUT6 (Prop_lut6_I1_O)        0.124     0.904 r  com_sprite_m/tmds_out[5]_i_31/O
                         net (fo=1, routed)           0.000     0.904    com_sprite_m/tmds_out[5]_i_31_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.436 f  com_sprite_m/tmds_out_reg[5]_i_11/CO[3]
                         net (fo=1, estimated)        1.096     2.532    com_sprite_m/tmds_out_reg[5]_i_11_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.656 r  com_sprite_m/tmds_out[5]_i_6/O
                         net (fo=23, estimated)       0.784     3.440    com_sprite_m/imageBROM/tmds_out_reg[6]
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124     3.564 r  com_sprite_m/imageBROM/tmds_out[2]_i_4/O
                         net (fo=4, estimated)        1.051     4.615    com_sprite_m/imageBROM/img_green[2]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.152     4.767 r  com_sprite_m/imageBROM/tmds_out[2]_i_2/O
                         net (fo=6, estimated)        0.977     5.744    com_sprite_m/imageBROM/tmds_green/temp_q11
    SLICE_X5Y22          LUT3 (Prop_lut3_I1_O)        0.360     6.104 r  com_sprite_m/imageBROM/tmds_out[5]_i_2__0/O
                         net (fo=6, estimated)        0.769     6.873    com_sprite_m/imageBROM/tmds_green/mtm/p_8_out__5[4]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.332     7.205 r  com_sprite_m/imageBROM/tally[3]_i_8/O
                         net (fo=7, estimated)        0.745     7.950    com_sprite_m/imageBROM/tally[3]_i_8_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.124     8.074 r  com_sprite_m/imageBROM/tally[3]_i_18/O
                         net (fo=9, estimated)        0.759     8.833    com_sprite_m/imageBROM/tally[3]_i_7_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.150     8.983 r  com_sprite_m/imageBROM/tally[4]_i_11__0/O
                         net (fo=3, estimated)        0.785     9.768    com_sprite_m/imageBROM/tally[4]_i_11__0_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.361    10.129 r  com_sprite_m/imageBROM/tally[4]_i_4__0/O
                         net (fo=1, estimated)        0.579    10.708    com_sprite_m/imageBROM/tally[4]_i_4__0_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.327    11.035 r  com_sprite_m/imageBROM/tally[4]_i_1/O
                         net (fo=1, routed)           0.000    11.035    tmds_green/D[3]
    SLICE_X3Y22          FDRE                                         r  tmds_green/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=558, estimated)      1.508    11.913    tmds_green/clk_pixel
    SLICE_X3Y22          FDRE                                         r  tmds_green/tally_reg[4]/C
                         clock pessimism              0.553    12.465    
                         clock uncertainty           -0.168    12.297    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)        0.032    12.329    tmds_green/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  1.294    




