{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543090201006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543090201013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 15:10:00 2018 " "Processing started: Sat Nov 24 15:10:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543090201013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090201013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090201013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543090201866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543090201866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frames_p_pulse_counter " "Found entity 1: frames_p_pulse_counter" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216360 ""} { "Info" "ISGN_ENTITY_NAME" "2 frame_counter " "Found entity 2: frame_counter" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemyfsm.v 3 3 " "Found 3 design units, including 3 entities, in source file enemyfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemyFSM " "Found entity 1: enemyFSM" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216367 ""} { "Info" "ISGN_ENTITY_NAME" "2 enemy_control " "Found entity 2: enemy_control" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216367 ""} { "Info" "ISGN_ENTITY_NAME" "3 enemy_datapath " "Found entity 3: enemy_datapath" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 3 3 " "Found 3 design units, including 3 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216398 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_control " "Found entity 2: main_control" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216398 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_datapath " "Found entity 3: main_datapath" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/user_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file output_files/user_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_fsm " "Found entity 1: user_fsm" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216406 ""} { "Info" "ISGN_ENTITY_NAME" "2 user_control " "Found entity 2: user_control" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216406 ""} { "Info" "ISGN_ENTITY_NAME" "3 user_datapath " "Found entity 3: user_datapath" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/ram400x3_user.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/ram400x3_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x3_user " "Found entity 1: ram400x3_user" {  } { { "on_chip_ram/ram400x3_user.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram400x3_user.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/ram560x3_enemy1.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/ram560x3_enemy1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram560x3_enemy1 " "Found entity 1: ram560x3_enemy1" {  } { { "on_chip_ram/ram560x3_enemy1.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram560x3_enemy1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/rom560x3_user.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/rom560x3_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom560x3_user " "Found entity 1: rom560x3_user" {  } { { "on_chip_ram/rom560x3_user.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom560x3_user.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090216426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090216426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shoot main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"shoot\"" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090216447 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check_collison main.v(97) " "Verilog HDL Implicit Net warning at main.v(97): created implicit net for \"check_collison\"" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090216447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543090216879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shoot main.v(36) " "Verilog HDL or VHDL warning at main.v(36): object \"shoot\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543090216943 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090217090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090217095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090217739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090217743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE graphics/black.mif " "Parameter \"INIT_FILE\" = \"graphics/black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090217761 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543090217761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3n1 " "Found entity 1: altsyncram_c3n1" {  } { { "db/altsyncram_c3n1.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altsyncram_c3n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090217976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090217976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3n1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated " "Elaborating entity \"altsyncram_c3n1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.0.0.614-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090217977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090218047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_c3n1.tdf" "decode2" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altsyncram_c3n1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090218121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_c3n1.tdf" "rden_decode_b" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altsyncram_c3n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090218195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3n1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_c3n1.tdf" "mux3" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altsyncram_c3n1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090218603 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543090218603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090218694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus-lite-18.0.0.614-windows/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control main_control:C0 " "Elaborating entity \"main_control\" for hierarchy \"main_control:C0\"" {  } { { "main.v" "C0" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(255) " "Verilog HDL assignment warning at main.v(255): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218726 "|main|main_control:C0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(217) " "Verilog HDL Case Statement warning at main.v(217): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543090218726 "|main|main_control:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(217) " "Verilog HDL Case Statement information at main.v(217): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543090218726 "|main|main_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "speed_divider main.v(199) " "Verilog HDL Always Construct warning at main.v(199): inferring latch(es) for variable \"speed_divider\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 199 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543090218727 "|main|main_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_divider\[0\] main.v(199) " "Inferred latch for \"speed_divider\[0\]\" at main.v(199)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218728 "|main|main_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_divider\[1\] main.v(199) " "Inferred latch for \"speed_divider\[1\]\" at main.v(199)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218728 "|main|main_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_divider\[2\] main.v(199) " "Inferred latch for \"speed_divider\[2\]\" at main.v(199)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218728 "|main|main_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_divider\[3\] main.v(199) " "Inferred latch for \"speed_divider\[3\]\" at main.v(199)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090218728 "|main|main_control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frames_p_pulse_counter main_control:C0\|frames_p_pulse_counter:u_counter_0 " "Elaborating entity \"frames_p_pulse_counter\" for hierarchy \"main_control:C0\|frames_p_pulse_counter:u_counter_0\"" {  } { { "main.v" "u_counter_0" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame_counter.v(21) " "Verilog HDL assignment warning at frame_counter.v(21): truncated value with size 32 to match size of target (6)" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218761 "|main|main_control:C0|frames_p_pulse_counter:u_counter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_counter main_control:C0\|frames_p_pulse_counter:u_counter_0\|frame_counter:f0 " "Elaborating entity \"frame_counter\" for hierarchy \"main_control:C0\|frames_p_pulse_counter:u_counter_0\|frame_counter:f0\"" {  } { { "frame_counter.v" "f0" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frame_counter.v(48) " "Verilog HDL assignment warning at frame_counter.v(48): truncated value with size 32 to match size of target (26)" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218763 "|main|main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frame_counter.v(51) " "Verilog HDL assignment warning at frame_counter.v(51): truncated value with size 32 to match size of target (1)" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218764 "|main|main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_datapath main_datapath:D0 " "Elaborating entity \"main_datapath\" for hierarchy \"main_datapath:D0\"" {  } { { "main.v" "D0" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main.v(352) " "Verilog HDL assignment warning at main.v(352): truncated value with size 32 to match size of target (9)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218772 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(353) " "Verilog HDL assignment warning at main.v(353): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218772 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(354) " "Verilog HDL assignment warning at main.v(354): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218772 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(355) " "Verilog HDL assignment warning at main.v(355): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218772 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(357) " "Verilog HDL assignment warning at main.v(357): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218773 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i main.v(335) " "Verilog HDL Always Construct warning at main.v(335): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 335 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543090218786 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j main.v(335) " "Verilog HDL Always Construct warning at main.v(335): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 335 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543090218787 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main.v(417) " "Verilog HDL assignment warning at main.v(417): truncated value with size 32 to match size of target (9)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218791 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main.v(418) " "Verilog HDL assignment warning at main.v(418): truncated value with size 32 to match size of target (9)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218792 "|main|main_datapath:D0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(416) " "Verilog HDL Case Statement information at main.v(416): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 416 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543090218792 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(424) " "Verilog HDL assignment warning at main.v(424): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218792 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main.v(436) " "Verilog HDL assignment warning at main.v(436): truncated value with size 32 to match size of target (9)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218793 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(437) " "Verilog HDL assignment warning at main.v(437): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218793 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(464) " "Verilog HDL assignment warning at main.v(464): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218795 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(488) " "Verilog HDL assignment warning at main.v(488): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218811 "|main|main_datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(489) " "Verilog HDL assignment warning at main.v(489): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218811 "|main|main_datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_fsm main_datapath:D0\|user_fsm:U0 " "Elaborating entity \"user_fsm\" for hierarchy \"main_datapath:D0\|user_fsm:U0\"" {  } { { "main.v" "U0" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_control main_datapath:D0\|user_fsm:U0\|user_control:c0_u " "Elaborating entity \"user_control\" for hierarchy \"main_datapath:D0\|user_fsm:U0\|user_control:c0_u\"" {  } { { "output_files/user_fsm.v" "c0_u" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_datapath main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u " "Elaborating entity \"user_datapath\" for hierarchy \"main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\"" {  } { { "output_files/user_fsm.v" "d0_u" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 user_fsm.v(141) " "Verilog HDL assignment warning at user_fsm.v(141): truncated value with size 32 to match size of target (10)" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218910 "|main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_fsm.v(142) " "Verilog HDL assignment warning at user_fsm.v(142): truncated value with size 32 to match size of target (5)" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218910 "|main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_fsm.v(143) " "Verilog HDL assignment warning at user_fsm.v(143): truncated value with size 32 to match size of target (5)" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090218910 "|main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom560x3_user main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite " "Elaborating entity \"rom560x3_user\" for hierarchy \"main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\"" {  } { { "output_files/user_fsm.v" "user_sprite" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090218936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component\"" {  } { { "on_chip_ram/rom560x3_user.v" "altsyncram_component" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom560x3_user.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component\"" {  } { { "on_chip_ram/rom560x3_user.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom560x3_user.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component " "Instantiated megafunction \"main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./graphics/spaceInvader_player.mif " "Parameter \"init_file\" = \"./graphics/spaceInvader_player.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 560 " "Parameter \"numwords_a\" = \"560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219095 ""}  } { { "on_chip_ram/rom560x3_user.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom560x3_user.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543090219095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gph1 " "Found entity 1: altsyncram_gph1" {  } { { "db/altsyncram_gph1.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altsyncram_gph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090219176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090219176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gph1 main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component\|altsyncram_gph1:auto_generated " "Elaborating entity \"altsyncram_gph1\" for hierarchy \"main_datapath:D0\|user_fsm:U0\|user_datapath:d0_u\|rom560x3_user:user_sprite\|altsyncram:altsyncram_component\|altsyncram_gph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.0.0.614-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemyFSM main_datapath:D0\|enemyFSM:E0 " "Elaborating entity \"enemyFSM\" for hierarchy \"main_datapath:D0\|enemyFSM:E0\"" {  } { { "main.v" "E0" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 enemyFSM.v(20) " "Verilog HDL assignment warning at enemyFSM.v(20): truncated value with size 32 to match size of target (1)" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090219195 "|main|main_datapath:D0|enemyFSM:E0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_control main_datapath:D0\|enemyFSM:E0\|enemy_control:c0_e " "Elaborating entity \"enemy_control\" for hierarchy \"main_datapath:D0\|enemyFSM:E0\|enemy_control:c0_e\"" {  } { { "enemyFSM.v" "c0_e" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_datapath main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e " "Elaborating entity \"enemy_datapath\" for hierarchy \"main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\"" {  } { { "enemyFSM.v" "d0_e" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemyFSM.v(149) " "Verilog HDL assignment warning at enemyFSM.v(149): truncated value with size 32 to match size of target (10)" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090219225 "|main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 enemyFSM.v(150) " "Verilog HDL assignment warning at enemyFSM.v(150): truncated value with size 32 to match size of target (5)" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090219225 "|main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 enemyFSM.v(151) " "Verilog HDL assignment warning at enemyFSM.v(151): truncated value with size 32 to match size of target (5)" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543090219225 "|main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram560x3_enemy1 main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite " "Elaborating entity \"ram560x3_enemy1\" for hierarchy \"main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\"" {  } { { "enemyFSM.v" "enemy1_sprite" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component\"" {  } { { "on_chip_ram/ram560x3_enemy1.v" "altsyncram_component" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram560x3_enemy1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component\"" {  } { { "on_chip_ram/ram560x3_enemy1.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram560x3_enemy1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component " "Instantiated megafunction \"main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./graphics/Enemy_1.mif " "Parameter \"init_file\" = \"./graphics/Enemy_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 560 " "Parameter \"numwords_a\" = \"560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543090219259 ""}  } { { "on_chip_ram/ram560x3_enemy1.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram560x3_enemy1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543090219259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_doo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_doo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_doo1 " "Found entity 1: altsyncram_doo1" {  } { { "db/altsyncram_doo1.tdf" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/db/altsyncram_doo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543090219329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090219329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_doo1 main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component\|altsyncram_doo1:auto_generated " "Elaborating entity \"altsyncram_doo1\" for hierarchy \"main_datapath:D0\|enemyFSM:E0\|enemy_datapath:d0_e\|ram560x3_enemy1:enemy1_sprite\|altsyncram:altsyncram_component\|altsyncram_doo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.0.0.614-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543090219334 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "B1 bulletFSM " "Node instance \"B1\" instantiates undefined entity \"bulletFSM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main.v" "B1" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 397 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1543090219366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543090219554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 24 15:10:19 2018 " "Processing ended: Sat Nov 24 15:10:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543090219554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543090219554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543090219554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090219554 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 32 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 32 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543090220256 ""}
