INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab3_ram/lab3_ram.gen/sources_1/ip/regfile_0/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab3_ram/lab3_ram.gen/sources_1/ip/regfile_0/sim/regfile_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab3_ram/lab3_ram.gen/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab3_ram/lab3_ram.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab3_ram/lab3_ram.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tb
