<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p425" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_425{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_425{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_425{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_425{left:190px;bottom:998px;}
#t5_425{left:425px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6_425{left:425px;bottom:976px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#t7_425{left:458px;bottom:976px;letter-spacing:-0.12px;}
#t8_425{left:425px;bottom:956px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#t9_425{left:458px;bottom:956px;letter-spacing:-0.11px;}
#ta_425{left:190px;bottom:932px;letter-spacing:-0.1px;}
#tb_425{left:425px;bottom:932px;letter-spacing:-0.13px;}
#tc_425{left:190px;bottom:907px;}
#td_425{left:425px;bottom:907px;letter-spacing:-0.12px;}
#te_425{left:425px;bottom:886px;letter-spacing:-0.11px;}
#tf_425{left:425px;bottom:869px;letter-spacing:-0.11px;}
#tg_425{left:425px;bottom:848px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#th_425{left:458px;bottom:848px;letter-spacing:-0.11px;}
#ti_425{left:425px;bottom:828px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#tj_425{left:458px;bottom:828px;letter-spacing:-0.13px;}
#tk_425{left:425px;bottom:808px;letter-spacing:-0.11px;}
#tl_425{left:425px;bottom:791px;letter-spacing:-0.12px;}
#tm_425{left:190px;bottom:767px;letter-spacing:-0.1px;}
#tn_425{left:425px;bottom:767px;letter-spacing:-0.13px;}
#to_425{left:190px;bottom:742px;}
#tp_425{left:425px;bottom:742px;letter-spacing:-0.11px;}
#tq_425{left:425px;bottom:721px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#tr_425{left:458px;bottom:721px;letter-spacing:-0.11px;}
#ts_425{left:425px;bottom:701px;letter-spacing:-0.06px;word-spacing:-0.03px;}
#tt_425{left:458px;bottom:701px;letter-spacing:-0.11px;}
#tu_425{left:425px;bottom:681px;letter-spacing:-0.11px;}
#tv_425{left:425px;bottom:664px;letter-spacing:-0.11px;}
#tw_425{left:190px;bottom:640px;letter-spacing:-0.14px;}
#tx_425{left:425px;bottom:640px;letter-spacing:-0.12px;}
#ty_425{left:190px;bottom:616px;letter-spacing:-0.17px;}
#tz_425{left:425px;bottom:616px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_425{left:425px;bottom:594px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t11_425{left:458px;bottom:594px;letter-spacing:-0.12px;}
#t12_425{left:425px;bottom:574px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t13_425{left:458px;bottom:574px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_425{left:190px;bottom:550px;letter-spacing:-0.13px;}
#t15_425{left:425px;bottom:550px;letter-spacing:-0.13px;}
#t16_425{left:82px;bottom:525px;letter-spacing:-0.16px;}
#t17_425{left:143px;bottom:525px;letter-spacing:-0.16px;}
#t18_425{left:190px;bottom:525px;letter-spacing:-0.14px;}
#t19_425{left:425px;bottom:525px;letter-spacing:-0.11px;}
#t1a_425{left:425px;bottom:509px;letter-spacing:-0.11px;}
#t1b_425{left:190px;bottom:484px;letter-spacing:-0.11px;}
#t1c_425{left:425px;bottom:484px;letter-spacing:-0.11px;}
#t1d_425{left:425px;bottom:463px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1e_425{left:425px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_425{left:190px;bottom:422px;}
#t1g_425{left:425px;bottom:422px;letter-spacing:-0.12px;}
#t1h_425{left:425px;bottom:400px;letter-spacing:-0.09px;}
#t1i_425{left:458px;bottom:400px;letter-spacing:-0.12px;}
#t1j_425{left:458px;bottom:383px;letter-spacing:-0.12px;}
#t1k_425{left:425px;bottom:364px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1l_425{left:458px;bottom:364px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_425{left:190px;bottom:339px;letter-spacing:-0.14px;}
#t1n_425{left:425px;bottom:339px;letter-spacing:-0.12px;}
#t1o_425{left:82px;bottom:315px;letter-spacing:-0.14px;}
#t1p_425{left:143px;bottom:315px;letter-spacing:-0.17px;}
#t1q_425{left:190px;bottom:315px;letter-spacing:-0.15px;}
#t1r_425{left:425px;bottom:315px;letter-spacing:-0.12px;}
#t1s_425{left:190px;bottom:290px;}
#t1t_425{left:425px;bottom:290px;letter-spacing:-0.12px;}
#t1u_425{left:425px;bottom:269px;letter-spacing:-0.11px;}
#t1v_425{left:425px;bottom:252px;letter-spacing:-0.11px;}
#t1w_425{left:425px;bottom:235px;letter-spacing:-0.11px;}
#t1x_425{left:425px;bottom:218px;letter-spacing:-0.11px;}
#t1y_425{left:190px;bottom:194px;}
#t1z_425{left:425px;bottom:194px;letter-spacing:-0.12px;}
#t20_425{left:425px;bottom:173px;letter-spacing:-0.11px;}
#t21_425{left:425px;bottom:156px;letter-spacing:-0.11px;}
#t22_425{left:425px;bottom:139px;letter-spacing:-0.11px;}
#t23_425{left:284px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t24_425{left:370px;bottom:1086px;letter-spacing:0.13px;}
#t25_425{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t26_425{left:102px;bottom:1046px;letter-spacing:-0.13px;}
#t27_425{left:221px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t28_425{left:590px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t29_425{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2a_425{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_425{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_425{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_425{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_425{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_425{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts425" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg425Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg425" style="-webkit-user-select: none;"><object width="935" height="1210" data="425/425.svg" type="image/svg+xml" id="pdf425" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_425" class="t s1_425">Vol. 4 </span><span id="t2_425" class="t s1_425">2-409 </span>
<span id="t3_425" class="t s2_425">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_425" class="t s3_425">0 </span><span id="t5_425" class="t s3_425">L2 Hardware Enabled (R/O) </span>
<span id="t6_425" class="t s3_425">1 = </span><span id="t7_425" class="t s3_425">If the L2 is hardware-enabled. </span>
<span id="t8_425" class="t s3_425">0 = </span><span id="t9_425" class="t s3_425">Indicates if the L2 is hardware-disabled. </span>
<span id="ta_425" class="t s3_425">4:1 </span><span id="tb_425" class="t s3_425">Reserved </span>
<span id="tc_425" class="t s3_425">5 </span><span id="td_425" class="t s3_425">ECC Check Enable (R/O) </span>
<span id="te_425" class="t s3_425">This bit enables ECC checking on the cache data bus. ECC is always </span>
<span id="tf_425" class="t s3_425">generated on write cycles. </span>
<span id="tg_425" class="t s3_425">0 = </span><span id="th_425" class="t s3_425">Disabled (default) </span>
<span id="ti_425" class="t s3_425">1 = </span><span id="tj_425" class="t s3_425">Enabled </span>
<span id="tk_425" class="t s3_425">For the Pentium M processor, ECC checking on the cache data bus is </span>
<span id="tl_425" class="t s3_425">always enabled. </span>
<span id="tm_425" class="t s3_425">7:6 </span><span id="tn_425" class="t s3_425">Reserved </span>
<span id="to_425" class="t s3_425">8 </span><span id="tp_425" class="t s3_425">L2 Enabled (R/W) </span>
<span id="tq_425" class="t s3_425">1 = </span><span id="tr_425" class="t s3_425">L2 cache has been initialized </span>
<span id="ts_425" class="t s3_425">0 = </span><span id="tt_425" class="t s3_425">Disabled (default) </span>
<span id="tu_425" class="t s3_425">Until this bit is set the processor will not respond to the WBINVD </span>
<span id="tv_425" class="t s3_425">instruction or the assertion of the FLUSH# input. </span>
<span id="tw_425" class="t s3_425">22:9 </span><span id="tx_425" class="t s3_425">Reserved </span>
<span id="ty_425" class="t s3_425">23 </span><span id="tz_425" class="t s3_425">L2 Not Present (R/O) </span>
<span id="t10_425" class="t s3_425">0 = </span><span id="t11_425" class="t s3_425">L2 Present </span>
<span id="t12_425" class="t s3_425">1 = </span><span id="t13_425" class="t s3_425">L2 Not Present </span>
<span id="t14_425" class="t s3_425">63:24 </span><span id="t15_425" class="t s3_425">Reserved </span>
<span id="t16_425" class="t s3_425">179H </span><span id="t17_425" class="t s3_425">377 </span><span id="t18_425" class="t s3_425">IA32_MCG_CAP </span><span id="t19_425" class="t s3_425">Read-only register that provides information about the machine-check </span>
<span id="t1a_425" class="t s3_425">architecture of the processor. </span>
<span id="t1b_425" class="t s3_425">7:0 </span><span id="t1c_425" class="t s3_425">Count (R/O) </span>
<span id="t1d_425" class="t s3_425">Indicates the number of hardware unit error reporting banks available in </span>
<span id="t1e_425" class="t s3_425">the processor. </span>
<span id="t1f_425" class="t s3_425">8 </span><span id="t1g_425" class="t s3_425">IA32_MCG_CTL Present (R/O) </span>
<span id="t1h_425" class="t s3_425">1 = </span><span id="t1i_425" class="t s3_425">Indicates that the processor implements the MSR_MCG_CTL </span>
<span id="t1j_425" class="t s3_425">register found at MSR 17BH. </span>
<span id="t1k_425" class="t s3_425">0 = </span><span id="t1l_425" class="t s3_425">Not supported. </span>
<span id="t1m_425" class="t s3_425">63:9 </span><span id="t1n_425" class="t s3_425">Reserved </span>
<span id="t1o_425" class="t s3_425">17AH </span><span id="t1p_425" class="t s3_425">378 </span><span id="t1q_425" class="t s3_425">IA32_MCG_STATUS </span><span id="t1r_425" class="t s3_425">Global Machine Check Status </span>
<span id="t1s_425" class="t s3_425">0 </span><span id="t1t_425" class="t s3_425">RIPV </span>
<span id="t1u_425" class="t s3_425">When set, this bit indicates that the instruction addressed by the </span>
<span id="t1v_425" class="t s3_425">instruction pointer pushed on the stack (when the machine check was </span>
<span id="t1w_425" class="t s3_425">generated) can be used to restart the program. If this bit is cleared, the </span>
<span id="t1x_425" class="t s3_425">program cannot be reliably restarted. </span>
<span id="t1y_425" class="t s3_425">1 </span><span id="t1z_425" class="t s3_425">EIPV </span>
<span id="t20_425" class="t s3_425">When set, this bit indicates that the instruction addressed by the </span>
<span id="t21_425" class="t s3_425">instruction pointer pushed on the stack (when the machine check was </span>
<span id="t22_425" class="t s3_425">generated) is directly associated with the error. </span>
<span id="t23_425" class="t s4_425">Table 2-59. </span><span id="t24_425" class="t s4_425">MSRs in Pentium M Processors (Contd.) </span>
<span id="t25_425" class="t s5_425">Register </span>
<span id="t26_425" class="t s5_425">Address </span><span id="t27_425" class="t s5_425">Register Name / Bit Fields </span>
<span id="t28_425" class="t s5_425">Bit Description </span>
<span id="t29_425" class="t s5_425">Hex </span><span id="t2a_425" class="t s5_425">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
