ARM GAS  /tmp/ccmOKfH5.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"eth.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/eth.c"
  19              		.section	.text.MX_ETH_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_ETH_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_ETH_Init:
  27              	.LFB141:
   1:Core/Src/eth.c **** /* USER CODE BEGIN Header */
   2:Core/Src/eth.c **** /**
   3:Core/Src/eth.c ****   ******************************************************************************
   4:Core/Src/eth.c ****   * @file    eth.c
   5:Core/Src/eth.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/eth.c ****   *          of the ETH instances.
   7:Core/Src/eth.c ****   ******************************************************************************
   8:Core/Src/eth.c ****   * @attention
   9:Core/Src/eth.c ****   *
  10:Core/Src/eth.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/eth.c ****   * All rights reserved.
  12:Core/Src/eth.c ****   *
  13:Core/Src/eth.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/eth.c ****   * in the root directory of this software component.
  15:Core/Src/eth.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/eth.c ****   *
  17:Core/Src/eth.c ****   ******************************************************************************
  18:Core/Src/eth.c ****   */
  19:Core/Src/eth.c **** /* USER CODE END Header */
  20:Core/Src/eth.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/eth.c **** #include "eth.h"
  22:Core/Src/eth.c **** #include "string.h"
  23:Core/Src/eth.c **** 
  24:Core/Src/eth.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  25:Core/Src/eth.c **** 
  26:Core/Src/eth.c **** #pragma location=0x2007c000
  27:Core/Src/eth.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  28:Core/Src/eth.c **** #pragma location=0x2007c0a0
  29:Core/Src/eth.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  30:Core/Src/eth.c **** 
  31:Core/Src/eth.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
ARM GAS  /tmp/ccmOKfH5.s 			page 2


  32:Core/Src/eth.c **** 
  33:Core/Src/eth.c **** __attribute__((at(0x2007c000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  34:Core/Src/eth.c **** __attribute__((at(0x2007c0a0))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  35:Core/Src/eth.c **** 
  36:Core/Src/eth.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  37:Core/Src/eth.c **** 
  38:Core/Src/eth.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  39:Core/Src/eth.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  40:Core/Src/eth.c **** 
  41:Core/Src/eth.c **** #endif
  42:Core/Src/eth.c **** ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT * 2U];
  43:Core/Src/eth.c **** ETH_TxPacketConfig TxConfig;
  44:Core/Src/eth.c **** 
  45:Core/Src/eth.c **** /* USER CODE BEGIN 0 */
  46:Core/Src/eth.c **** 
  47:Core/Src/eth.c **** /* USER CODE END 0 */
  48:Core/Src/eth.c **** 
  49:Core/Src/eth.c **** ETH_HandleTypeDef heth;
  50:Core/Src/eth.c **** 
  51:Core/Src/eth.c **** /* ETH init function */
  52:Core/Src/eth.c **** void MX_ETH_Init(void)
  53:Core/Src/eth.c **** {
  28              		.loc 1 53 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  54:Core/Src/eth.c **** 
  55:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_Init 0 */
  56:Core/Src/eth.c **** 
  57:Core/Src/eth.c ****   /* USER CODE END ETH_Init 0 */
  58:Core/Src/eth.c **** 
  59:Core/Src/eth.c ****    static uint8_t MACAddr[6];
  37              		.loc 1 59 4 view .LVU1
  60:Core/Src/eth.c **** 
  61:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_Init 1 */
  62:Core/Src/eth.c **** 
  63:Core/Src/eth.c ****   /* USER CODE END ETH_Init 1 */
  64:Core/Src/eth.c ****   heth.Instance = ETH;
  38              		.loc 1 64 3 view .LVU2
  39              		.loc 1 64 17 is_stmt 0 view .LVU3
  40 0002 1548     		ldr	r0, .L5
  41 0004 154B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  65:Core/Src/eth.c ****   MACAddr[0] = 0x00;
  43              		.loc 1 65 3 is_stmt 1 view .LVU4
  44              		.loc 1 65 14 is_stmt 0 view .LVU5
  45 0008 154B     		ldr	r3, .L5+8
  46 000a 0022     		movs	r2, #0
  47 000c 1A70     		strb	r2, [r3]
  66:Core/Src/eth.c ****   MACAddr[1] = 0x80;
  48              		.loc 1 66 3 is_stmt 1 view .LVU6
  49              		.loc 1 66 14 is_stmt 0 view .LVU7
ARM GAS  /tmp/ccmOKfH5.s 			page 3


  50 000e 8021     		movs	r1, #128
  51 0010 5970     		strb	r1, [r3, #1]
  67:Core/Src/eth.c ****   MACAddr[2] = 0xE1;
  52              		.loc 1 67 3 is_stmt 1 view .LVU8
  53              		.loc 1 67 14 is_stmt 0 view .LVU9
  54 0012 E121     		movs	r1, #225
  55 0014 9970     		strb	r1, [r3, #2]
  68:Core/Src/eth.c ****   MACAddr[3] = 0x00;
  56              		.loc 1 68 3 is_stmt 1 view .LVU10
  57              		.loc 1 68 14 is_stmt 0 view .LVU11
  58 0016 DA70     		strb	r2, [r3, #3]
  69:Core/Src/eth.c ****   MACAddr[4] = 0x00;
  59              		.loc 1 69 3 is_stmt 1 view .LVU12
  60              		.loc 1 69 14 is_stmt 0 view .LVU13
  61 0018 1A71     		strb	r2, [r3, #4]
  70:Core/Src/eth.c ****   MACAddr[5] = 0x00;
  62              		.loc 1 70 3 is_stmt 1 view .LVU14
  63              		.loc 1 70 14 is_stmt 0 view .LVU15
  64 001a 5A71     		strb	r2, [r3, #5]
  71:Core/Src/eth.c ****   heth.Init.MACAddr = &MACAddr[0];
  65              		.loc 1 71 3 is_stmt 1 view .LVU16
  66              		.loc 1 71 21 is_stmt 0 view .LVU17
  67 001c 4360     		str	r3, [r0, #4]
  72:Core/Src/eth.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
  68              		.loc 1 72 3 is_stmt 1 view .LVU18
  69              		.loc 1 72 28 is_stmt 0 view .LVU19
  70 001e 4FF40003 		mov	r3, #8388608
  71 0022 8360     		str	r3, [r0, #8]
  73:Core/Src/eth.c ****   heth.Init.TxDesc = DMATxDscrTab;
  72              		.loc 1 73 3 is_stmt 1 view .LVU20
  73              		.loc 1 73 20 is_stmt 0 view .LVU21
  74 0024 0F4B     		ldr	r3, .L5+12
  75 0026 C360     		str	r3, [r0, #12]
  74:Core/Src/eth.c ****   heth.Init.RxDesc = DMARxDscrTab;
  76              		.loc 1 74 3 is_stmt 1 view .LVU22
  77              		.loc 1 74 20 is_stmt 0 view .LVU23
  78 0028 0F4B     		ldr	r3, .L5+16
  79 002a 0361     		str	r3, [r0, #16]
  75:Core/Src/eth.c ****   heth.Init.RxBuffLen = 1524;
  80              		.loc 1 75 3 is_stmt 1 view .LVU24
  81              		.loc 1 75 23 is_stmt 0 view .LVU25
  82 002c 40F2F453 		movw	r3, #1524
  83 0030 4361     		str	r3, [r0, #20]
  76:Core/Src/eth.c **** 
  77:Core/Src/eth.c ****   /* USER CODE BEGIN MACADDRESS */
  78:Core/Src/eth.c **** 
  79:Core/Src/eth.c ****   /* USER CODE END MACADDRESS */
  80:Core/Src/eth.c **** 
  81:Core/Src/eth.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
  84              		.loc 1 81 3 is_stmt 1 view .LVU26
  85              		.loc 1 81 7 is_stmt 0 view .LVU27
  86 0032 FFF7FEFF 		bl	HAL_ETH_Init
  87              	.LVL0:
  88              		.loc 1 81 6 discriminator 1 view .LVU28
  89 0036 58B9     		cbnz	r0, .L4
  90              	.L2:
  82:Core/Src/eth.c ****   {
ARM GAS  /tmp/ccmOKfH5.s 			page 4


  83:Core/Src/eth.c ****     Error_Handler();
  84:Core/Src/eth.c ****   }
  85:Core/Src/eth.c **** 
  86:Core/Src/eth.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
  91              		.loc 1 86 3 is_stmt 1 view .LVU29
  92 0038 0C4C     		ldr	r4, .L5+20
  93 003a 3822     		movs	r2, #56
  94 003c 0021     		movs	r1, #0
  95 003e 2046     		mov	r0, r4
  96 0040 FFF7FEFF 		bl	memset
  97              	.LVL1:
  87:Core/Src/eth.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
  98              		.loc 1 87 3 view .LVU30
  99              		.loc 1 87 23 is_stmt 0 view .LVU31
 100 0044 2123     		movs	r3, #33
 101 0046 2360     		str	r3, [r4]
  88:Core/Src/eth.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 102              		.loc 1 88 3 is_stmt 1 view .LVU32
 103              		.loc 1 88 25 is_stmt 0 view .LVU33
 104 0048 4FF44003 		mov	r3, #12582912
 105 004c 6361     		str	r3, [r4, #20]
  89:Core/Src/eth.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 106              		.loc 1 89 3 is_stmt 1 view .LVU34
  90:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_Init 2 */
  91:Core/Src/eth.c **** 
  92:Core/Src/eth.c ****   /* USER CODE END ETH_Init 2 */
  93:Core/Src/eth.c **** 
  94:Core/Src/eth.c **** }
 107              		.loc 1 94 1 is_stmt 0 view .LVU35
 108 004e 10BD     		pop	{r4, pc}
 109              	.L4:
  83:Core/Src/eth.c ****   }
 110              		.loc 1 83 5 is_stmt 1 view .LVU36
 111 0050 FFF7FEFF 		bl	Error_Handler
 112              	.LVL2:
 113 0054 F0E7     		b	.L2
 114              	.L6:
 115 0056 00BF     		.align	2
 116              	.L5:
 117 0058 00000000 		.word	heth
 118 005c 00800240 		.word	1073905664
 119 0060 00000000 		.word	MACAddr.0
 120 0064 00000000 		.word	DMATxDscrTab
 121 0068 00000000 		.word	DMARxDscrTab
 122 006c 00000000 		.word	TxConfig
 123              		.cfi_endproc
 124              	.LFE141:
 126              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 127              		.align	1
 128              		.global	HAL_ETH_MspInit
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	HAL_ETH_MspInit:
 134              	.LVL3:
 135              	.LFB142:
  95:Core/Src/eth.c **** 
ARM GAS  /tmp/ccmOKfH5.s 			page 5


  96:Core/Src/eth.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
  97:Core/Src/eth.c **** {
 136              		.loc 1 97 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 48
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		.loc 1 97 1 is_stmt 0 view .LVU38
 141 0000 70B5     		push	{r4, r5, r6, lr}
 142              	.LCFI1:
 143              		.cfi_def_cfa_offset 16
 144              		.cfi_offset 4, -16
 145              		.cfi_offset 5, -12
 146              		.cfi_offset 6, -8
 147              		.cfi_offset 14, -4
 148 0002 8CB0     		sub	sp, sp, #48
 149              	.LCFI2:
 150              		.cfi_def_cfa_offset 64
  98:Core/Src/eth.c **** 
  99:Core/Src/eth.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 151              		.loc 1 99 3 is_stmt 1 view .LVU39
 152              		.loc 1 99 20 is_stmt 0 view .LVU40
 153 0004 0023     		movs	r3, #0
 154 0006 0793     		str	r3, [sp, #28]
 155 0008 0893     		str	r3, [sp, #32]
 156 000a 0993     		str	r3, [sp, #36]
 157 000c 0A93     		str	r3, [sp, #40]
 158 000e 0B93     		str	r3, [sp, #44]
 100:Core/Src/eth.c ****   if(ethHandle->Instance==ETH)
 159              		.loc 1 100 3 is_stmt 1 view .LVU41
 160              		.loc 1 100 15 is_stmt 0 view .LVU42
 161 0010 0268     		ldr	r2, [r0]
 162              		.loc 1 100 5 view .LVU43
 163 0012 394B     		ldr	r3, .L11
 164 0014 9A42     		cmp	r2, r3
 165 0016 01D0     		beq	.L10
 166              	.LVL4:
 167              	.L7:
 101:Core/Src/eth.c ****   {
 102:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
 103:Core/Src/eth.c **** 
 104:Core/Src/eth.c ****   /* USER CODE END ETH_MspInit 0 */
 105:Core/Src/eth.c ****     /* ETH clock enable */
 106:Core/Src/eth.c ****     __HAL_RCC_ETH_CLK_ENABLE();
 107:Core/Src/eth.c **** 
 108:Core/Src/eth.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 111:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 112:Core/Src/eth.c ****     /**ETH GPIO Configuration
 113:Core/Src/eth.c ****     PC1     ------> ETH_MDC
 114:Core/Src/eth.c ****     PA1     ------> ETH_REF_CLK
 115:Core/Src/eth.c ****     PA2     ------> ETH_MDIO
 116:Core/Src/eth.c ****     PA7     ------> ETH_CRS_DV
 117:Core/Src/eth.c ****     PC4     ------> ETH_RXD0
 118:Core/Src/eth.c ****     PC5     ------> ETH_RXD1
 119:Core/Src/eth.c ****     PB13     ------> ETH_TXD1
 120:Core/Src/eth.c ****     PG11     ------> ETH_TX_EN
ARM GAS  /tmp/ccmOKfH5.s 			page 6


 121:Core/Src/eth.c ****     PG13     ------> ETH_TXD0
 122:Core/Src/eth.c ****     */
 123:Core/Src/eth.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 124:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 125:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 126:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 127:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 128:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 129:Core/Src/eth.c **** 
 130:Core/Src/eth.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 131:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 132:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 134:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 135:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 136:Core/Src/eth.c **** 
 137:Core/Src/eth.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 138:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 139:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 140:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 141:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 142:Core/Src/eth.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 143:Core/Src/eth.c **** 
 144:Core/Src/eth.c ****     GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 145:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 146:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 147:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 148:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 149:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 150:Core/Src/eth.c **** 
 151:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 152:Core/Src/eth.c **** 
 153:Core/Src/eth.c ****   /* USER CODE END ETH_MspInit 1 */
 154:Core/Src/eth.c ****   }
 155:Core/Src/eth.c **** }
 168              		.loc 1 155 1 view .LVU44
 169 0018 0CB0     		add	sp, sp, #48
 170              	.LCFI3:
 171              		.cfi_remember_state
 172              		.cfi_def_cfa_offset 16
 173              		@ sp needed
 174 001a 70BD     		pop	{r4, r5, r6, pc}
 175              	.LVL5:
 176              	.L10:
 177              	.LCFI4:
 178              		.cfi_restore_state
 106:Core/Src/eth.c **** 
 179              		.loc 1 106 5 is_stmt 1 view .LVU45
 106:Core/Src/eth.c **** 
 180              		.loc 1 106 5 view .LVU46
 181              	.LBB2:
 106:Core/Src/eth.c **** 
 182              		.loc 1 106 5 view .LVU47
 106:Core/Src/eth.c **** 
 183              		.loc 1 106 5 view .LVU48
 184 001c A3F59043 		sub	r3, r3, #18432
 185 0020 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccmOKfH5.s 			page 7


 186 0022 42F00072 		orr	r2, r2, #33554432
 187 0026 1A63     		str	r2, [r3, #48]
 106:Core/Src/eth.c **** 
 188              		.loc 1 106 5 view .LVU49
 189 0028 1A6B     		ldr	r2, [r3, #48]
 190 002a 02F00072 		and	r2, r2, #33554432
 191 002e 0092     		str	r2, [sp]
 106:Core/Src/eth.c **** 
 192              		.loc 1 106 5 view .LVU50
 193 0030 009A     		ldr	r2, [sp]
 194              	.LBE2:
 106:Core/Src/eth.c **** 
 195              		.loc 1 106 5 view .LVU51
 106:Core/Src/eth.c **** 
 196              		.loc 1 106 5 view .LVU52
 197              	.LBB3:
 106:Core/Src/eth.c **** 
 198              		.loc 1 106 5 view .LVU53
 106:Core/Src/eth.c **** 
 199              		.loc 1 106 5 view .LVU54
 200 0032 1A6B     		ldr	r2, [r3, #48]
 201 0034 42F08062 		orr	r2, r2, #67108864
 202 0038 1A63     		str	r2, [r3, #48]
 106:Core/Src/eth.c **** 
 203              		.loc 1 106 5 view .LVU55
 204 003a 1A6B     		ldr	r2, [r3, #48]
 205 003c 02F08062 		and	r2, r2, #67108864
 206 0040 0192     		str	r2, [sp, #4]
 106:Core/Src/eth.c **** 
 207              		.loc 1 106 5 view .LVU56
 208 0042 019A     		ldr	r2, [sp, #4]
 209              	.LBE3:
 106:Core/Src/eth.c **** 
 210              		.loc 1 106 5 view .LVU57
 106:Core/Src/eth.c **** 
 211              		.loc 1 106 5 view .LVU58
 212              	.LBB4:
 106:Core/Src/eth.c **** 
 213              		.loc 1 106 5 view .LVU59
 106:Core/Src/eth.c **** 
 214              		.loc 1 106 5 view .LVU60
 215 0044 1A6B     		ldr	r2, [r3, #48]
 216 0046 42F00062 		orr	r2, r2, #134217728
 217 004a 1A63     		str	r2, [r3, #48]
 106:Core/Src/eth.c **** 
 218              		.loc 1 106 5 view .LVU61
 219 004c 1A6B     		ldr	r2, [r3, #48]
 220 004e 02F00062 		and	r2, r2, #134217728
 221 0052 0292     		str	r2, [sp, #8]
 106:Core/Src/eth.c **** 
 222              		.loc 1 106 5 view .LVU62
 223 0054 029A     		ldr	r2, [sp, #8]
 224              	.LBE4:
 106:Core/Src/eth.c **** 
 225              		.loc 1 106 5 view .LVU63
 106:Core/Src/eth.c **** 
 226              		.loc 1 106 5 view .LVU64
ARM GAS  /tmp/ccmOKfH5.s 			page 8


 108:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 227              		.loc 1 108 5 view .LVU65
 228              	.LBB5:
 108:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 229              		.loc 1 108 5 view .LVU66
 108:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 230              		.loc 1 108 5 view .LVU67
 231 0056 1A6B     		ldr	r2, [r3, #48]
 232 0058 42F00402 		orr	r2, r2, #4
 233 005c 1A63     		str	r2, [r3, #48]
 108:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 234              		.loc 1 108 5 view .LVU68
 235 005e 1A6B     		ldr	r2, [r3, #48]
 236 0060 02F00402 		and	r2, r2, #4
 237 0064 0392     		str	r2, [sp, #12]
 108:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 238              		.loc 1 108 5 view .LVU69
 239 0066 039A     		ldr	r2, [sp, #12]
 240              	.LBE5:
 108:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 241              		.loc 1 108 5 view .LVU70
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 242              		.loc 1 109 5 view .LVU71
 243              	.LBB6:
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 244              		.loc 1 109 5 view .LVU72
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 245              		.loc 1 109 5 view .LVU73
 246 0068 1A6B     		ldr	r2, [r3, #48]
 247 006a 42F00102 		orr	r2, r2, #1
 248 006e 1A63     		str	r2, [r3, #48]
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 249              		.loc 1 109 5 view .LVU74
 250 0070 1A6B     		ldr	r2, [r3, #48]
 251 0072 02F00102 		and	r2, r2, #1
 252 0076 0492     		str	r2, [sp, #16]
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 253              		.loc 1 109 5 view .LVU75
 254 0078 049A     		ldr	r2, [sp, #16]
 255              	.LBE6:
 109:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 256              		.loc 1 109 5 view .LVU76
 110:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 257              		.loc 1 110 5 view .LVU77
 258              	.LBB7:
 110:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 259              		.loc 1 110 5 view .LVU78
 110:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 260              		.loc 1 110 5 view .LVU79
 261 007a 1A6B     		ldr	r2, [r3, #48]
 262 007c 42F00202 		orr	r2, r2, #2
 263 0080 1A63     		str	r2, [r3, #48]
 110:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 264              		.loc 1 110 5 view .LVU80
 265 0082 1A6B     		ldr	r2, [r3, #48]
 266 0084 02F00202 		and	r2, r2, #2
 267 0088 0592     		str	r2, [sp, #20]
ARM GAS  /tmp/ccmOKfH5.s 			page 9


 110:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 268              		.loc 1 110 5 view .LVU81
 269 008a 059A     		ldr	r2, [sp, #20]
 270              	.LBE7:
 110:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 271              		.loc 1 110 5 view .LVU82
 111:Core/Src/eth.c ****     /**ETH GPIO Configuration
 272              		.loc 1 111 5 view .LVU83
 273              	.LBB8:
 111:Core/Src/eth.c ****     /**ETH GPIO Configuration
 274              		.loc 1 111 5 view .LVU84
 111:Core/Src/eth.c ****     /**ETH GPIO Configuration
 275              		.loc 1 111 5 view .LVU85
 276 008c 1A6B     		ldr	r2, [r3, #48]
 277 008e 42F04002 		orr	r2, r2, #64
 278 0092 1A63     		str	r2, [r3, #48]
 111:Core/Src/eth.c ****     /**ETH GPIO Configuration
 279              		.loc 1 111 5 view .LVU86
 280 0094 1B6B     		ldr	r3, [r3, #48]
 281 0096 03F04003 		and	r3, r3, #64
 282 009a 0693     		str	r3, [sp, #24]
 111:Core/Src/eth.c ****     /**ETH GPIO Configuration
 283              		.loc 1 111 5 view .LVU87
 284 009c 069B     		ldr	r3, [sp, #24]
 285              	.LBE8:
 111:Core/Src/eth.c ****     /**ETH GPIO Configuration
 286              		.loc 1 111 5 view .LVU88
 123:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 287              		.loc 1 123 5 view .LVU89
 123:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 288              		.loc 1 123 25 is_stmt 0 view .LVU90
 289 009e 3223     		movs	r3, #50
 290 00a0 0793     		str	r3, [sp, #28]
 124:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 124 5 is_stmt 1 view .LVU91
 124:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 124 26 is_stmt 0 view .LVU92
 293 00a2 0224     		movs	r4, #2
 294 00a4 0894     		str	r4, [sp, #32]
 125:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 295              		.loc 1 125 5 is_stmt 1 view .LVU93
 126:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 296              		.loc 1 126 5 view .LVU94
 126:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 297              		.loc 1 126 27 is_stmt 0 view .LVU95
 298 00a6 0A94     		str	r4, [sp, #40]
 127:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 299              		.loc 1 127 5 is_stmt 1 view .LVU96
 127:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 300              		.loc 1 127 31 is_stmt 0 view .LVU97
 301 00a8 0B25     		movs	r5, #11
 302 00aa 0B95     		str	r5, [sp, #44]
 128:Core/Src/eth.c **** 
 303              		.loc 1 128 5 is_stmt 1 view .LVU98
 304 00ac 07A9     		add	r1, sp, #28
 305 00ae 1348     		ldr	r0, .L11+4
 306              	.LVL6:
ARM GAS  /tmp/ccmOKfH5.s 			page 10


 128:Core/Src/eth.c **** 
 307              		.loc 1 128 5 is_stmt 0 view .LVU99
 308 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL7:
 130:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310              		.loc 1 130 5 is_stmt 1 view .LVU100
 130:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 311              		.loc 1 130 25 is_stmt 0 view .LVU101
 312 00b4 8623     		movs	r3, #134
 313 00b6 0793     		str	r3, [sp, #28]
 131:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314              		.loc 1 131 5 is_stmt 1 view .LVU102
 131:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315              		.loc 1 131 26 is_stmt 0 view .LVU103
 316 00b8 0894     		str	r4, [sp, #32]
 132:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 317              		.loc 1 132 5 is_stmt 1 view .LVU104
 132:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 318              		.loc 1 132 26 is_stmt 0 view .LVU105
 319 00ba 0026     		movs	r6, #0
 320 00bc 0996     		str	r6, [sp, #36]
 133:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 321              		.loc 1 133 5 is_stmt 1 view .LVU106
 133:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 322              		.loc 1 133 27 is_stmt 0 view .LVU107
 323 00be 0A94     		str	r4, [sp, #40]
 134:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 324              		.loc 1 134 5 is_stmt 1 view .LVU108
 134:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325              		.loc 1 134 31 is_stmt 0 view .LVU109
 326 00c0 0B95     		str	r5, [sp, #44]
 135:Core/Src/eth.c **** 
 327              		.loc 1 135 5 is_stmt 1 view .LVU110
 328 00c2 07A9     		add	r1, sp, #28
 329 00c4 0E48     		ldr	r0, .L11+8
 330 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 331              	.LVL8:
 137:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 137 5 view .LVU111
 137:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333              		.loc 1 137 25 is_stmt 0 view .LVU112
 334 00ca 4FF40053 		mov	r3, #8192
 335 00ce 0793     		str	r3, [sp, #28]
 138:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 138 5 is_stmt 1 view .LVU113
 138:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337              		.loc 1 138 26 is_stmt 0 view .LVU114
 338 00d0 0894     		str	r4, [sp, #32]
 139:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 339              		.loc 1 139 5 is_stmt 1 view .LVU115
 139:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 340              		.loc 1 139 26 is_stmt 0 view .LVU116
 341 00d2 0996     		str	r6, [sp, #36]
 140:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 342              		.loc 1 140 5 is_stmt 1 view .LVU117
 140:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 343              		.loc 1 140 27 is_stmt 0 view .LVU118
ARM GAS  /tmp/ccmOKfH5.s 			page 11


 344 00d4 0A94     		str	r4, [sp, #40]
 141:Core/Src/eth.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 345              		.loc 1 141 5 is_stmt 1 view .LVU119
 141:Core/Src/eth.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 346              		.loc 1 141 31 is_stmt 0 view .LVU120
 347 00d6 0B95     		str	r5, [sp, #44]
 142:Core/Src/eth.c **** 
 348              		.loc 1 142 5 is_stmt 1 view .LVU121
 349 00d8 07A9     		add	r1, sp, #28
 350 00da 0A48     		ldr	r0, .L11+12
 351 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL9:
 144:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353              		.loc 1 144 5 view .LVU122
 144:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 144 25 is_stmt 0 view .LVU123
 355 00e0 4FF42053 		mov	r3, #10240
 356 00e4 0793     		str	r3, [sp, #28]
 145:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 357              		.loc 1 145 5 is_stmt 1 view .LVU124
 145:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 145 26 is_stmt 0 view .LVU125
 359 00e6 0894     		str	r4, [sp, #32]
 146:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 360              		.loc 1 146 5 is_stmt 1 view .LVU126
 146:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 361              		.loc 1 146 26 is_stmt 0 view .LVU127
 362 00e8 0996     		str	r6, [sp, #36]
 147:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 363              		.loc 1 147 5 is_stmt 1 view .LVU128
 147:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 364              		.loc 1 147 27 is_stmt 0 view .LVU129
 365 00ea 0A94     		str	r4, [sp, #40]
 148:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 366              		.loc 1 148 5 is_stmt 1 view .LVU130
 148:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 367              		.loc 1 148 31 is_stmt 0 view .LVU131
 368 00ec 0B95     		str	r5, [sp, #44]
 149:Core/Src/eth.c **** 
 369              		.loc 1 149 5 is_stmt 1 view .LVU132
 370 00ee 07A9     		add	r1, sp, #28
 371 00f0 0548     		ldr	r0, .L11+16
 372 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 373              	.LVL10:
 374              		.loc 1 155 1 is_stmt 0 view .LVU133
 375 00f6 8FE7     		b	.L7
 376              	.L12:
 377              		.align	2
 378              	.L11:
 379 00f8 00800240 		.word	1073905664
 380 00fc 00080240 		.word	1073874944
 381 0100 00000240 		.word	1073872896
 382 0104 00040240 		.word	1073873920
 383 0108 00180240 		.word	1073879040
 384              		.cfi_endproc
 385              	.LFE142:
 387              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
ARM GAS  /tmp/ccmOKfH5.s 			page 12


 388              		.align	1
 389              		.global	HAL_ETH_MspDeInit
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	HAL_ETH_MspDeInit:
 395              	.LVL11:
 396              	.LFB143:
 156:Core/Src/eth.c **** 
 157:Core/Src/eth.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* ethHandle)
 158:Core/Src/eth.c **** {
 397              		.loc 1 158 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		.loc 1 158 1 is_stmt 0 view .LVU135
 402 0000 08B5     		push	{r3, lr}
 403              	.LCFI5:
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 3, -8
 406              		.cfi_offset 14, -4
 159:Core/Src/eth.c **** 
 160:Core/Src/eth.c ****   if(ethHandle->Instance==ETH)
 407              		.loc 1 160 3 is_stmt 1 view .LVU136
 408              		.loc 1 160 15 is_stmt 0 view .LVU137
 409 0002 0268     		ldr	r2, [r0]
 410              		.loc 1 160 5 view .LVU138
 411 0004 124B     		ldr	r3, .L17
 412 0006 9A42     		cmp	r2, r3
 413 0008 00D0     		beq	.L16
 414              	.LVL12:
 415              	.L13:
 161:Core/Src/eth.c ****   {
 162:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 163:Core/Src/eth.c **** 
 164:Core/Src/eth.c ****   /* USER CODE END ETH_MspDeInit 0 */
 165:Core/Src/eth.c ****     /* Peripheral clock disable */
 166:Core/Src/eth.c ****     __HAL_RCC_ETH_CLK_DISABLE();
 167:Core/Src/eth.c **** 
 168:Core/Src/eth.c ****     /**ETH GPIO Configuration
 169:Core/Src/eth.c ****     PC1     ------> ETH_MDC
 170:Core/Src/eth.c ****     PA1     ------> ETH_REF_CLK
 171:Core/Src/eth.c ****     PA2     ------> ETH_MDIO
 172:Core/Src/eth.c ****     PA7     ------> ETH_CRS_DV
 173:Core/Src/eth.c ****     PC4     ------> ETH_RXD0
 174:Core/Src/eth.c ****     PC5     ------> ETH_RXD1
 175:Core/Src/eth.c ****     PB13     ------> ETH_TXD1
 176:Core/Src/eth.c ****     PG11     ------> ETH_TX_EN
 177:Core/Src/eth.c ****     PG13     ------> ETH_TXD0
 178:Core/Src/eth.c ****     */
 179:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 180:Core/Src/eth.c **** 
 181:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 182:Core/Src/eth.c **** 
 183:Core/Src/eth.c ****     HAL_GPIO_DeInit(RMII_TXD1_GPIO_Port, RMII_TXD1_Pin);
 184:Core/Src/eth.c **** 
 185:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TX_EN_Pin|RMII_TXD0_Pin);
ARM GAS  /tmp/ccmOKfH5.s 			page 13


 186:Core/Src/eth.c **** 
 187:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 188:Core/Src/eth.c **** 
 189:Core/Src/eth.c ****   /* USER CODE END ETH_MspDeInit 1 */
 190:Core/Src/eth.c ****   }
 191:Core/Src/eth.c **** }
 416              		.loc 1 191 1 view .LVU139
 417 000a 08BD     		pop	{r3, pc}
 418              	.LVL13:
 419              	.L16:
 166:Core/Src/eth.c **** 
 420              		.loc 1 166 5 is_stmt 1 view .LVU140
 166:Core/Src/eth.c **** 
 421              		.loc 1 166 5 view .LVU141
 422 000c A3F59043 		sub	r3, r3, #18432
 423 0010 1A6B     		ldr	r2, [r3, #48]
 424 0012 22F08062 		bic	r2, r2, #67108864
 425 0016 1A63     		str	r2, [r3, #48]
 166:Core/Src/eth.c **** 
 426              		.loc 1 166 5 view .LVU142
 427 0018 1A6B     		ldr	r2, [r3, #48]
 428 001a 22F00062 		bic	r2, r2, #134217728
 429 001e 1A63     		str	r2, [r3, #48]
 166:Core/Src/eth.c **** 
 430              		.loc 1 166 5 view .LVU143
 431 0020 1A6B     		ldr	r2, [r3, #48]
 432 0022 22F00072 		bic	r2, r2, #33554432
 433 0026 1A63     		str	r2, [r3, #48]
 166:Core/Src/eth.c **** 
 434              		.loc 1 166 5 view .LVU144
 179:Core/Src/eth.c **** 
 435              		.loc 1 179 5 view .LVU145
 436 0028 3221     		movs	r1, #50
 437 002a 0A48     		ldr	r0, .L17+4
 438              	.LVL14:
 179:Core/Src/eth.c **** 
 439              		.loc 1 179 5 is_stmt 0 view .LVU146
 440 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 441              	.LVL15:
 181:Core/Src/eth.c **** 
 442              		.loc 1 181 5 is_stmt 1 view .LVU147
 443 0030 8621     		movs	r1, #134
 444 0032 0948     		ldr	r0, .L17+8
 445 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 446              	.LVL16:
 183:Core/Src/eth.c **** 
 447              		.loc 1 183 5 view .LVU148
 448 0038 4FF40051 		mov	r1, #8192
 449 003c 0748     		ldr	r0, .L17+12
 450 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 451              	.LVL17:
 185:Core/Src/eth.c **** 
 452              		.loc 1 185 5 view .LVU149
 453 0042 4FF42051 		mov	r1, #10240
 454 0046 0648     		ldr	r0, .L17+16
 455 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 456              	.LVL18:
ARM GAS  /tmp/ccmOKfH5.s 			page 14


 457              		.loc 1 191 1 is_stmt 0 view .LVU150
 458 004c DDE7     		b	.L13
 459              	.L18:
 460 004e 00BF     		.align	2
 461              	.L17:
 462 0050 00800240 		.word	1073905664
 463 0054 00080240 		.word	1073874944
 464 0058 00000240 		.word	1073872896
 465 005c 00040240 		.word	1073873920
 466 0060 00180240 		.word	1073879040
 467              		.cfi_endproc
 468              	.LFE143:
 470              		.section	.bss.MACAddr.0,"aw",%nobits
 471              		.align	2
 474              	MACAddr.0:
 475 0000 00000000 		.space	6
 475      0000
 476              		.global	heth
 477              		.section	.bss.heth,"aw",%nobits
 478              		.align	2
 481              	heth:
 482 0000 00000000 		.space	176
 482      00000000 
 482      00000000 
 482      00000000 
 482      00000000 
 483              		.global	TxConfig
 484              		.section	.bss.TxConfig,"aw",%nobits
 485              		.align	2
 488              	TxConfig:
 489 0000 00000000 		.space	56
 489      00000000 
 489      00000000 
 489      00000000 
 489      00000000 
 490              		.global	Txbuffer
 491              		.section	.bss.Txbuffer,"aw",%nobits
 492              		.align	2
 495              	Txbuffer:
 496 0000 00000000 		.space	96
 496      00000000 
 496      00000000 
 496      00000000 
 496      00000000 
 497              		.global	DMATxDscrTab
 498              		.section	.TxDecripSection,"aw"
 499              		.align	2
 502              	DMATxDscrTab:
 503 0000 00000000 		.space	160
 503      00000000 
 503      00000000 
 503      00000000 
 503      00000000 
 504              		.global	DMARxDscrTab
 505              		.section	.RxDecripSection,"aw"
 506              		.align	2
 509              	DMARxDscrTab:
ARM GAS  /tmp/ccmOKfH5.s 			page 15


 510 0000 00000000 		.space	160
 510      00000000 
 510      00000000 
 510      00000000 
 510      00000000 
 511              		.text
 512              	.Letext0:
 513              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 514              		.file 3 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 515              		.file 4 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stddef.h"
 516              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 517              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 518              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 519              		.file 8 "Core/Inc/eth.h"
 520              		.file 9 "/usr/include/newlib/string.h"
 521              		.file 10 "Core/Inc/main.h"
 522              		.file 11 "<built-in>"
ARM GAS  /tmp/ccmOKfH5.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 eth.c
     /tmp/ccmOKfH5.s:20     .text.MX_ETH_Init:00000000 $t
     /tmp/ccmOKfH5.s:26     .text.MX_ETH_Init:00000000 MX_ETH_Init
     /tmp/ccmOKfH5.s:117    .text.MX_ETH_Init:00000058 $d
     /tmp/ccmOKfH5.s:481    .bss.heth:00000000 heth
     /tmp/ccmOKfH5.s:474    .bss.MACAddr.0:00000000 MACAddr.0
     /tmp/ccmOKfH5.s:502    .TxDecripSection:00000000 DMATxDscrTab
     /tmp/ccmOKfH5.s:509    .RxDecripSection:00000000 DMARxDscrTab
     /tmp/ccmOKfH5.s:488    .bss.TxConfig:00000000 TxConfig
     /tmp/ccmOKfH5.s:127    .text.HAL_ETH_MspInit:00000000 $t
     /tmp/ccmOKfH5.s:133    .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
     /tmp/ccmOKfH5.s:379    .text.HAL_ETH_MspInit:000000f8 $d
     /tmp/ccmOKfH5.s:388    .text.HAL_ETH_MspDeInit:00000000 $t
     /tmp/ccmOKfH5.s:394    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
     /tmp/ccmOKfH5.s:462    .text.HAL_ETH_MspDeInit:00000050 $d
     /tmp/ccmOKfH5.s:471    .bss.MACAddr.0:00000000 $d
     /tmp/ccmOKfH5.s:478    .bss.heth:00000000 $d
     /tmp/ccmOKfH5.s:485    .bss.TxConfig:00000000 $d
     /tmp/ccmOKfH5.s:495    .bss.Txbuffer:00000000 Txbuffer
     /tmp/ccmOKfH5.s:492    .bss.Txbuffer:00000000 $d
     /tmp/ccmOKfH5.s:499    .TxDecripSection:00000000 $d
     /tmp/ccmOKfH5.s:506    .RxDecripSection:00000000 $d

UNDEFINED SYMBOLS
HAL_ETH_Init
memset
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
