

================================================================
== Vivado HLS Report for 'simple_vec_dot_product'
================================================================
* Date:           Mon Feb 19 11:18:01 2018

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        simple_vec_dot_product_vivado
* Solution:       solution1
* Product family: virtex6
* Target device:  xc6vlx240tff1156-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         8|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     104|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       7|
|Register         |        -|      -|      83|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|      83|     111|
+-----------------+---------+-------+--------+--------+
|Available        |      832|    768|  301440|  150720|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+
    |simple_vec_dot_product_mul_32s_32s_64_6_U1  |simple_vec_dot_product_mul_32s_32s_64_6  |        0|      4|  0|   0|
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+
    |Total                                       |                                         |        0|      4|  0|   0|
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i0_1_fu_91_p2      |     +    |      0|  0|   3|           3|           1|
    |exitcond_fu_85_p2  |   icmp   |      0|  0|   2|           3|           4|
    |icmp_fu_127_p2     |   icmp   |      0|  0|  11|          33|           1|
    |tmp_5_fu_133_p2    |   icmp   |      0|  0|  22|          64|          33|
    |tmp_3_fu_148_p2    |    or    |      0|  0|   1|           1|           1|
    |out_r_d0           |  select  |      0|  0|  32|           1|          32|
    |phitmp_fu_141_p3   |  select  |      0|  0|  33|           1|          31|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 104|         106|         103|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|         10|    1|         10|
    |i0_reg_74  |   3|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |   7|         12|    4|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   9|   0|    9|          0|
    |i0_1_reg_165  |   3|   0|    3|          0|
    |i0_reg_74     |   3|   0|    3|          0|
    |i1_reg_195    |  64|   0|   64|          0|
    |icmp_reg_201  |   1|   0|    1|          0|
    |tmp_reg_170   |   3|   0|   64|         61|
    +--------------+----+----+-----+-----------+
    |Total         |  83|   0|  144|         61|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | simple_vec_dot_product | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | simple_vec_dot_product | return value |
|ap_start        |  in |    1| ap_ctrl_hs | simple_vec_dot_product | return value |
|ap_done         | out |    1| ap_ctrl_hs | simple_vec_dot_product | return value |
|ap_idle         | out |    1| ap_ctrl_hs | simple_vec_dot_product | return value |
|ap_ready        | out |    1| ap_ctrl_hs | simple_vec_dot_product | return value |
|a_address0      | out |    2|  ap_memory |            a           |     array    |
|a_ce0           | out |    1|  ap_memory |            a           |     array    |
|a_q0            |  in |   32|  ap_memory |            a           |     array    |
|b_address0      | out |    2|  ap_memory |            b           |     array    |
|b_ce0           | out |    1|  ap_memory |            b           |     array    |
|b_q0            |  in |   32|  ap_memory |            b           |     array    |
|out_r_address0  | out |    2|  ap_memory |          out_r         |     array    |
|out_r_ce0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_we0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_d0        | out |   32|  ap_memory |          out_r         |     array    |
+----------------+-----+-----+------------+------------------------+--------------+

