// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/07/2020 17:55:15"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pc_calculator_module (
	OUT,
	Reset,
	Clock,
	Branch,
	Jump,
	BranchOffset,
	jumpAddress,
	INITIAL_VALUE_OF_PC);
output 	[31:0] OUT;
input 	Reset;
input 	Clock;
input 	Branch;
input 	Jump;
input 	[15:0] BranchOffset;
input 	[25:0] jumpAddress;
input 	[31:0] INITIAL_VALUE_OF_PC;

// Design Ports Information
// OUT[31]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[30]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[29]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[28]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[27]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[26]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[25]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[24]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[23]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[22]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[21]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[20]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[19]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[18]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[17]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[16]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[15]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[14]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[13]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[12]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[11]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[10]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[9]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[8]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[7]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[6]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[5]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[4]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[2]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reset	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Jump	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[15]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[14]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[13]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[12]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[11]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[9]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[8]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[7]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[6]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[5]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[4]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[3]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[2]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[0]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BranchOffset[1]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[25]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[24]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[23]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[22]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[21]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[20]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[19]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[18]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[17]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[16]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[15]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[14]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[13]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[12]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[11]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[10]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[9]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[8]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[7]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[6]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[5]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[2]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[1]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpAddress[0]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[31]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[3]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[4]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[5]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[7]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[9]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[10]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[11]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[12]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[15]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[16]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[17]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[19]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[20]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[21]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[22]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[23]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[24]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[25]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[26]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[27]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[28]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[29]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[30]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[1]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INITIAL_VALUE_OF_PC[0]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst24|inst10|inst1|inst2|inst4|inst7~combout ;
wire \inst24|inst20|inst1|inst3|inst3|inst5~0_combout ;
wire \inst24|inst20|inst|inst2|inst2|inst7~combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[30]~feeder_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \Jump~combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[26]~feeder_combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[25]~feeder_combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[22]~feeder_combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[18]~feeder_combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[15]~feeder_combout ;
wire \inst24|inst10|inst|inst|inst2|inst~combout ;
wire \inst24|inst10|inst|inst1|inst|inst~combout ;
wire \inst24|inst10|inst|inst1|inst4|inst~combout ;
wire \inst24|inst10|inst|inst2|inst3|inst~combout ;
wire \inst24|inst10|inst1|inst3|inst2|inst~combout ;
wire \inst24|inst10|inst1|inst|inst|inst~combout ;
wire \inst24|inst10|inst1|inst|inst4|inst~combout ;
wire \inst24|inst10|inst1|inst1|inst3|inst~combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[28]~feeder_combout ;
wire \inst24|inst10|inst1|inst2|inst2|inst~combout ;
wire \inst24|inst10|inst1|inst2|inst3|inst7~combout ;
wire \inst24|inst10|inst1|inst2|inst2|inst7~combout ;
wire \inst24|inst10|inst1|inst2|inst|inst7~combout ;
wire \inst24|inst10|inst1|inst1|inst4|inst7~combout ;
wire \Branch~combout ;
wire \inst24|inst10|inst1|inst1|inst2|inst7~combout ;
wire \inst24|inst10|inst1|inst1|inst|inst7~combout ;
wire \inst24|inst10|inst1|inst|inst4|inst7~combout ;
wire \inst24|inst10|inst1|inst|inst3|inst7~combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[21]~feeder_combout ;
wire \inst24|inst10|inst1|inst|inst2|inst7~combout ;
wire \inst24|inst10|inst1|inst|inst|inst7~combout ;
wire \inst24|inst10|inst1|inst3|inst4|inst7~combout ;
wire \inst24|inst10|inst1|inst3|inst2|inst7~combout ;
wire \inst24|inst10|inst1|inst3|inst|inst7~combout ;
wire \inst24|inst10|inst|inst2|inst4|inst7~combout ;
wire \inst24|inst10|inst|inst2|inst3|inst7~combout ;
wire \inst24|inst10|inst|inst2|inst2|inst7~combout ;
wire \inst24|inst10|inst|inst2|inst|inst7~combout ;
wire \inst24|inst10|inst|inst1|inst4|inst7~combout ;
wire \inst24|inst10|inst|inst1|inst3|inst7~combout ;
wire \inst24|inst10|inst|inst1|inst2|inst7~combout ;
wire \inst24|inst10|inst|inst|inst4|inst7~combout ;
wire \inst24|inst10|inst|inst|inst3|inst7~combout ;
wire \inst24|inst10|inst|inst|inst2|inst7~combout ;
wire \inst24|inst10|inst|inst|inst|inst7~combout ;
wire \inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout ;
wire \inst24|inst20|inst|inst3|inst4|inst5~0_combout ;
wire \inst24|inst20|inst|inst|inst|inst5~0_combout ;
wire \inst24|inst20|inst|inst|inst2|inst5~0_combout ;
wire \inst24|inst20|inst|inst|inst3|inst5~0_combout ;
wire \inst24|inst20|inst|inst|inst4|inst5~0_combout ;
wire \inst24|inst20|inst|inst1|inst|inst5~0_combout ;
wire \inst24|inst20|inst|inst1|inst2|inst5~0_combout ;
wire \inst24|inst20|inst|inst1|inst3|inst5~0_combout ;
wire \inst24|inst20|inst|inst1|inst4|inst5~0_combout ;
wire \inst24|inst20|inst|inst2|inst|inst5~0_combout ;
wire \inst24|inst20|inst|inst2|inst2|inst5~0_combout ;
wire \inst24|inst20|inst|inst2|inst3|inst5~0_combout ;
wire \inst24|inst20|inst|inst2|inst4|inst5~0_combout ;
wire \inst24|inst20|inst1|inst3|inst|inst5~0_combout ;
wire \inst24|inst10|inst1|inst3|inst3|inst7~combout ;
wire \inst24|inst20|inst1|inst3|inst3|inst5~1_combout ;
wire \inst24|inst20|inst1|inst3|inst4|inst5~0_combout ;
wire \inst24|inst20|inst1|inst|inst|inst5~0_combout ;
wire \inst24|inst20|inst1|inst|inst2|inst5~0_combout ;
wire \inst24|inst20|inst1|inst|inst3|inst5~0_combout ;
wire \inst24|inst20|inst1|inst|inst4|inst5~0_combout ;
wire \inst24|inst20|inst1|inst1|inst|inst5~0_combout ;
wire \inst24|inst20|inst1|inst1|inst2|inst5~0_combout ;
wire \inst24|inst20|inst1|inst1|inst3|inst5~0_combout ;
wire \inst24|inst20|inst1|inst1|inst4|inst5~0_combout ;
wire \inst24|inst20|inst1|inst2|inst|inst5~0_combout ;
wire \inst24|inst20|inst1|inst2|inst2|inst5~0_combout ;
wire \inst24|inst20|inst1|inst2|inst4|inst7~0_combout ;
wire \Reset~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[31]~0_combout ;
wire \inst24|inst20|inst1|inst2|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[30]~1_combout ;
wire \inst24|inst20|inst1|inst2|inst2|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[29]~2_combout ;
wire \inst24|inst20|inst1|inst2|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[28]~3_combout ;
wire \inst24|inst20|inst1|inst1|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout ;
wire \inst24|inst10|inst1|inst1|inst3|inst7~combout ;
wire \inst24|inst20|inst1|inst1|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout ;
wire \inst24|inst20|inst1|inst1|inst2|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout ;
wire \inst24|inst20|inst1|inst1|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout ;
wire \inst24|inst20|inst1|inst|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout ;
wire \inst24|inst20|inst1|inst|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout ;
wire \inst24|inst20|inst1|inst|inst2|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout ;
wire \inst24|inst20|inst1|inst|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout ;
wire \inst24|inst20|inst1|inst3|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout ;
wire \inst24|inst20|inst1|inst3|inst2|inst5~0_combout ;
wire \inst24|inst20|inst1|inst3|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout ;
wire \inst24|inst20|inst1|inst3|inst2|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout ;
wire \inst24|inst20|inst1|inst3|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout ;
wire \inst24|inst20|inst|inst2|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout ;
wire \inst24|inst20|inst|inst2|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout ;
wire \inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout ;
wire \inst24|inst20|inst|inst2|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout ;
wire \inst24|inst20|inst|inst1|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout ;
wire \inst24|inst20|inst|inst1|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout ;
wire \inst24|inst20|inst|inst1|inst2|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout ;
wire \inst24|inst10|inst|inst1|inst|inst7~combout ;
wire \inst24|inst20|inst|inst1|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout ;
wire \inst24|inst20|inst|inst|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout ;
wire \inst24|inst20|inst|inst|inst3|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout ;
wire \inst24|inst20|inst|inst|inst2|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout ;
wire \inst24|inst20|inst|inst|inst|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout ;
wire \inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ;
wire \inst24|inst20|inst|inst3|inst4|inst7~combout ;
wire \inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout ;
wire \inst24|inst20|inst|inst3|inst3|inst6~combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[1]~feeder_combout ;
wire \inst|LPM_SHIFTREG_component|dffs[1]~4_combout ;
wire \inst22|LPM_SHIFTREG_component|dffs[0]~feeder_combout ;
wire \inst|LPM_SHIFTREG_component|dffs[0]~5_combout ;
wire [31:0] \inst22|LPM_SHIFTREG_component|dffs ;
wire [31:0] \inst|LPM_SHIFTREG_component|dffs ;
wire [25:0] \jumpAddress~combout ;
wire [31:0] \INITIAL_VALUE_OF_PC~combout ;
wire [15:0] \BranchOffset~combout ;


// Location: LCFF_X9_Y7_N13
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[31] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [31]));

// Location: LCFF_X15_Y7_N19
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [7]));

// Location: LCFF_X13_Y11_N21
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [17]));

// Location: LCFF_X8_Y7_N13
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [24]));

// Location: LCFF_X8_Y7_N9
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[30] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [30]));

// Location: LCCOMB_X9_Y7_N12
cycloneii_lcell_comb \inst24|inst10|inst1|inst2|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst2|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [31] $ (((\inst22|LPM_SHIFTREG_component|dffs [30] & \inst24|inst10|inst1|inst2|inst2|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [30]),
	.datab(\inst24|inst10|inst1|inst2|inst2|inst~combout ),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst2|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst2|inst4|inst7 .lut_mask = 16'h7878;
defparam \inst24|inst10|inst1|inst2|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst3|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst3|inst5~0_combout  = (\Branch~combout  & \BranchOffset~combout [15])

	.dataa(\Branch~combout ),
	.datab(vcc),
	.datac(\BranchOffset~combout [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst3|inst5~0 .lut_mask = 16'hA0A0;
defparam \inst24|inst20|inst1|inst3|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst2|inst7~combout  = \inst24|inst10|inst|inst2|inst2|inst7~combout  $ (\inst24|inst20|inst|inst2|inst|inst5~0_combout  $ (((\Branch~combout  & \BranchOffset~combout [11]))))

	.dataa(\inst24|inst10|inst|inst2|inst2|inst7~combout ),
	.datab(\Branch~combout ),
	.datac(\BranchOffset~combout [11]),
	.datad(\inst24|inst20|inst|inst2|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst2|inst7 .lut_mask = 16'h956A;
defparam \inst24|inst20|inst|inst2|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[5]));
// synopsys translate_off
defparam \BranchOffset[5]~I .input_async_reset = "none";
defparam \BranchOffset[5]~I .input_power_up = "low";
defparam \BranchOffset[5]~I .input_register_mode = "none";
defparam \BranchOffset[5]~I .input_sync_reset = "none";
defparam \BranchOffset[5]~I .oe_async_reset = "none";
defparam \BranchOffset[5]~I .oe_power_up = "low";
defparam \BranchOffset[5]~I .oe_register_mode = "none";
defparam \BranchOffset[5]~I .oe_sync_reset = "none";
defparam \BranchOffset[5]~I .operation_mode = "input";
defparam \BranchOffset[5]~I .output_async_reset = "none";
defparam \BranchOffset[5]~I .output_power_up = "low";
defparam \BranchOffset[5]~I .output_register_mode = "none";
defparam \BranchOffset[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[4]));
// synopsys translate_off
defparam \BranchOffset[4]~I .input_async_reset = "none";
defparam \BranchOffset[4]~I .input_power_up = "low";
defparam \BranchOffset[4]~I .input_register_mode = "none";
defparam \BranchOffset[4]~I .input_sync_reset = "none";
defparam \BranchOffset[4]~I .oe_async_reset = "none";
defparam \BranchOffset[4]~I .oe_power_up = "low";
defparam \BranchOffset[4]~I .oe_register_mode = "none";
defparam \BranchOffset[4]~I .oe_sync_reset = "none";
defparam \BranchOffset[4]~I .operation_mode = "input";
defparam \BranchOffset[4]~I .output_async_reset = "none";
defparam \BranchOffset[4]~I .output_power_up = "low";
defparam \BranchOffset[4]~I .output_register_mode = "none";
defparam \BranchOffset[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[2]));
// synopsys translate_off
defparam \BranchOffset[2]~I .input_async_reset = "none";
defparam \BranchOffset[2]~I .input_power_up = "low";
defparam \BranchOffset[2]~I .input_register_mode = "none";
defparam \BranchOffset[2]~I .input_sync_reset = "none";
defparam \BranchOffset[2]~I .oe_async_reset = "none";
defparam \BranchOffset[2]~I .oe_power_up = "low";
defparam \BranchOffset[2]~I .oe_register_mode = "none";
defparam \BranchOffset[2]~I .oe_sync_reset = "none";
defparam \BranchOffset[2]~I .operation_mode = "input";
defparam \BranchOffset[2]~I .output_async_reset = "none";
defparam \BranchOffset[2]~I .output_power_up = "low";
defparam \BranchOffset[2]~I .output_register_mode = "none";
defparam \BranchOffset[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[0]));
// synopsys translate_off
defparam \BranchOffset[0]~I .input_async_reset = "none";
defparam \BranchOffset[0]~I .input_power_up = "low";
defparam \BranchOffset[0]~I .input_register_mode = "none";
defparam \BranchOffset[0]~I .input_sync_reset = "none";
defparam \BranchOffset[0]~I .oe_async_reset = "none";
defparam \BranchOffset[0]~I .oe_power_up = "low";
defparam \BranchOffset[0]~I .oe_register_mode = "none";
defparam \BranchOffset[0]~I .oe_sync_reset = "none";
defparam \BranchOffset[0]~I .operation_mode = "input";
defparam \BranchOffset[0]~I .output_async_reset = "none";
defparam \BranchOffset[0]~I .output_power_up = "low";
defparam \BranchOffset[0]~I .output_register_mode = "none";
defparam \BranchOffset[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[31]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[31]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[31]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[31]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[31]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[31]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[7]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[7]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[7]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[7]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[7]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[7]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[17]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[17]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[17]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[17]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[17]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[17]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[24]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[24]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[24]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[24]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[24]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[24]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[30]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[30]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[30]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[30]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[30]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[30]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N8
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[30]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[30]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [30]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Jump~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Jump~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Jump));
// synopsys translate_off
defparam \Jump~I .input_async_reset = "none";
defparam \Jump~I .input_power_up = "low";
defparam \Jump~I .input_register_mode = "none";
defparam \Jump~I .input_sync_reset = "none";
defparam \Jump~I .oe_async_reset = "none";
defparam \Jump~I .oe_power_up = "low";
defparam \Jump~I .oe_register_mode = "none";
defparam \Jump~I .oe_sync_reset = "none";
defparam \Jump~I .operation_mode = "input";
defparam \Jump~I .output_async_reset = "none";
defparam \Jump~I .output_power_up = "low";
defparam \Jump~I .output_register_mode = "none";
defparam \Jump~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[26]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[26]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[26]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[26]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[26]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[26]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[26]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[26]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [26]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[26]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N17
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[26] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [26]));

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[25]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[25]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[25]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[25]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[25]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[25]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[25]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[25]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [25]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N7
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[25] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [25]));

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[23]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[23]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[23]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[23]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[23]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[23]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y7_N19
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [23]));

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[22]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[22]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[22]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[22]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[22]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[22]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[22]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[22]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [22]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N5
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [22]));

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[18]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[18]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[18]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[18]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[18]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[18]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[18]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[18]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [18]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N29
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [18]));

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[20]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[20]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[20]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[20]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[20]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[20]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y11_N17
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [20]));

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[15]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[15]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[15]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[15]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[15]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[15]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[15]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[15]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [15]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N1
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [15]));

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[16]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[16]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[16]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[16]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[16]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[16]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y11_N15
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[16] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [16]));

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[13]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[13]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[13]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[13]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[13]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[13]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y7_N5
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [13]));

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[14]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[14]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[14]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[14]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[14]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[14]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y7_N3
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [14]));

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[10]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[10]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[10]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[10]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[10]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[10]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y7_N15
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [10]));

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[11]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[11]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[11]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[11]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[11]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[11]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y7_N9
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [11]));

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[8]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[8]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[8]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[8]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[8]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[8]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y7_N17
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [8]));

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[6]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[6]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[6]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[6]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[6]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[6]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y7_N5
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [6]));

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[2]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[2]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[2]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[2]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[2]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[2]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y7_N31
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [2]));

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[5]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[5]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[5]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[5]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[5]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[5]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y7_N23
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [5]));

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[4]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[4]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[4]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[4]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[4]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[4]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y7_N13
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [4]));

// Location: LCCOMB_X15_Y7_N22
cycloneii_lcell_comb \inst24|inst10|inst|inst|inst2|inst (
// Equation(s):
// \inst24|inst10|inst|inst|inst2|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [3] & (\inst22|LPM_SHIFTREG_component|dffs [2] & (\inst22|LPM_SHIFTREG_component|dffs [5] & \inst22|LPM_SHIFTREG_component|dffs [4])))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [3]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [2]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [5]),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [4]),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst|inst2|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst|inst2|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst|inst|inst2|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
cycloneii_lcell_comb \inst24|inst10|inst|inst1|inst|inst (
// Equation(s):
// \inst24|inst10|inst|inst1|inst|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [7] & (\inst22|LPM_SHIFTREG_component|dffs [8] & (\inst22|LPM_SHIFTREG_component|dffs [6] & \inst24|inst10|inst|inst|inst2|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [7]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [8]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [6]),
	.datad(\inst24|inst10|inst|inst|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst1|inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst1|inst|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst|inst1|inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \inst24|inst10|inst|inst1|inst4|inst (
// Equation(s):
// \inst24|inst10|inst|inst1|inst4|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [9] & (\inst22|LPM_SHIFTREG_component|dffs [10] & (\inst22|LPM_SHIFTREG_component|dffs [11] & \inst24|inst10|inst|inst1|inst|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [9]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [10]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [11]),
	.datad(\inst24|inst10|inst|inst1|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst1|inst4|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst1|inst4|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst|inst1|inst4|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \inst24|inst10|inst|inst2|inst3|inst (
// Equation(s):
// \inst24|inst10|inst|inst2|inst3|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [12] & (\inst22|LPM_SHIFTREG_component|dffs [13] & (\inst22|LPM_SHIFTREG_component|dffs [14] & \inst24|inst10|inst|inst1|inst4|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [12]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [13]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [14]),
	.datad(\inst24|inst10|inst|inst1|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst2|inst3|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst2|inst3|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst|inst2|inst3|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneii_lcell_comb \inst24|inst10|inst1|inst3|inst2|inst (
// Equation(s):
// \inst24|inst10|inst1|inst3|inst2|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [17] & (\inst22|LPM_SHIFTREG_component|dffs [15] & (\inst22|LPM_SHIFTREG_component|dffs [16] & \inst24|inst10|inst|inst2|inst3|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [17]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [15]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [16]),
	.datad(\inst24|inst10|inst|inst2|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst3|inst2|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst3|inst2|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst1|inst3|inst2|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneii_lcell_comb \inst24|inst10|inst1|inst|inst|inst (
// Equation(s):
// \inst24|inst10|inst1|inst|inst|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [19] & (\inst22|LPM_SHIFTREG_component|dffs [18] & (\inst22|LPM_SHIFTREG_component|dffs [20] & \inst24|inst10|inst1|inst3|inst2|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [19]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [18]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [20]),
	.datad(\inst24|inst10|inst1|inst3|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst|inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst|inst|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst1|inst|inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneii_lcell_comb \inst24|inst10|inst1|inst|inst4|inst (
// Equation(s):
// \inst24|inst10|inst1|inst|inst4|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [21] & (\inst22|LPM_SHIFTREG_component|dffs [23] & (\inst22|LPM_SHIFTREG_component|dffs [22] & \inst24|inst10|inst1|inst|inst|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [21]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [23]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [22]),
	.datad(\inst24|inst10|inst1|inst|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst|inst4|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst|inst4|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst1|inst|inst4|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneii_lcell_comb \inst24|inst10|inst1|inst1|inst3|inst (
// Equation(s):
// \inst24|inst10|inst1|inst1|inst3|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [24] & (\inst22|LPM_SHIFTREG_component|dffs [26] & (\inst22|LPM_SHIFTREG_component|dffs [25] & \inst24|inst10|inst1|inst|inst4|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [24]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [26]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [25]),
	.datad(\inst24|inst10|inst1|inst|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst1|inst3|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst1|inst3|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst1|inst1|inst3|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[29]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[29]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[29]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[29]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[29]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[29]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X9_Y7_N15
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[29] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [29]));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[28]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[28]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[28]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[28]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[28]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[28]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N14
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[28]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[28]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [28]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N15
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[28] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [28]));

// Location: LCCOMB_X9_Y7_N14
cycloneii_lcell_comb \inst24|inst10|inst1|inst2|inst2|inst (
// Equation(s):
// \inst24|inst10|inst1|inst2|inst2|inst~combout  = (\inst22|LPM_SHIFTREG_component|dffs [27] & (\inst24|inst10|inst1|inst1|inst3|inst~combout  & (\inst22|LPM_SHIFTREG_component|dffs [29] & \inst22|LPM_SHIFTREG_component|dffs [28])))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [27]),
	.datab(\inst24|inst10|inst1|inst1|inst3|inst~combout ),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [29]),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [28]),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst2|inst2|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst2|inst2|inst .lut_mask = 16'h8000;
defparam \inst24|inst10|inst1|inst2|inst2|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneii_lcell_comb \inst24|inst10|inst1|inst2|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst2|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [30] $ (\inst24|inst10|inst1|inst2|inst2|inst~combout )

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [30]),
	.datab(vcc),
	.datac(\inst24|inst10|inst1|inst2|inst2|inst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst2|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst2|inst3|inst7 .lut_mask = 16'h5A5A;
defparam \inst24|inst10|inst1|inst2|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[27]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[27]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[27]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[27]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[27]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[27]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X9_Y7_N25
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[27] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [27]));

// Location: LCCOMB_X9_Y7_N18
cycloneii_lcell_comb \inst24|inst10|inst1|inst2|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst2|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [29] $ (((\inst22|LPM_SHIFTREG_component|dffs [28] & (\inst22|LPM_SHIFTREG_component|dffs [27] & \inst24|inst10|inst1|inst1|inst3|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [28]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [29]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [27]),
	.datad(\inst24|inst10|inst1|inst1|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst2|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst2|inst2|inst7 .lut_mask = 16'h6CCC;
defparam \inst24|inst10|inst1|inst2|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[15]));
// synopsys translate_off
defparam \BranchOffset[15]~I .input_async_reset = "none";
defparam \BranchOffset[15]~I .input_power_up = "low";
defparam \BranchOffset[15]~I .input_register_mode = "none";
defparam \BranchOffset[15]~I .input_sync_reset = "none";
defparam \BranchOffset[15]~I .oe_async_reset = "none";
defparam \BranchOffset[15]~I .oe_power_up = "low";
defparam \BranchOffset[15]~I .oe_register_mode = "none";
defparam \BranchOffset[15]~I .oe_sync_reset = "none";
defparam \BranchOffset[15]~I .operation_mode = "input";
defparam \BranchOffset[15]~I .output_async_reset = "none";
defparam \BranchOffset[15]~I .output_power_up = "low";
defparam \BranchOffset[15]~I .output_register_mode = "none";
defparam \BranchOffset[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneii_lcell_comb \inst24|inst10|inst1|inst2|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst2|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [28] $ (((\inst22|LPM_SHIFTREG_component|dffs [27] & \inst24|inst10|inst1|inst1|inst3|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [28]),
	.datab(vcc),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [27]),
	.datad(\inst24|inst10|inst1|inst1|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst2|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst2|inst|inst7 .lut_mask = 16'h5AAA;
defparam \inst24|inst10|inst1|inst2|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneii_lcell_comb \inst24|inst10|inst1|inst1|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst1|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [27] $ (\inst24|inst10|inst1|inst1|inst3|inst~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [27]),
	.datad(\inst24|inst10|inst1|inst1|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst1|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst1|inst4|inst7 .lut_mask = 16'h0FF0;
defparam \inst24|inst10|inst1|inst1|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch));
// synopsys translate_off
defparam \Branch~I .input_async_reset = "none";
defparam \Branch~I .input_power_up = "low";
defparam \Branch~I .input_register_mode = "none";
defparam \Branch~I .input_sync_reset = "none";
defparam \Branch~I .oe_async_reset = "none";
defparam \Branch~I .oe_power_up = "low";
defparam \Branch~I .oe_register_mode = "none";
defparam \Branch~I .oe_sync_reset = "none";
defparam \Branch~I .operation_mode = "input";
defparam \Branch~I .output_async_reset = "none";
defparam \Branch~I .output_power_up = "low";
defparam \Branch~I .output_register_mode = "none";
defparam \Branch~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneii_lcell_comb \inst24|inst10|inst1|inst1|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst1|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [25] $ (((\inst22|LPM_SHIFTREG_component|dffs [24] & \inst24|inst10|inst1|inst|inst4|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [24]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [25]),
	.datac(vcc),
	.datad(\inst24|inst10|inst1|inst|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst1|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst1|inst2|inst7 .lut_mask = 16'h66CC;
defparam \inst24|inst10|inst1|inst1|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneii_lcell_comb \inst24|inst10|inst1|inst1|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst1|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [24] $ (\inst24|inst10|inst1|inst|inst4|inst~combout )

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst10|inst1|inst|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst1|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst1|inst|inst7 .lut_mask = 16'h55AA;
defparam \inst24|inst10|inst1|inst1|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneii_lcell_comb \inst24|inst10|inst1|inst|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [23] $ (((\inst22|LPM_SHIFTREG_component|dffs [21] & (\inst22|LPM_SHIFTREG_component|dffs [22] & \inst24|inst10|inst1|inst|inst|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [21]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [23]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [22]),
	.datad(\inst24|inst10|inst1|inst|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst|inst4|inst7 .lut_mask = 16'h6CCC;
defparam \inst24|inst10|inst1|inst|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneii_lcell_comb \inst24|inst10|inst1|inst|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [22] $ (((\inst22|LPM_SHIFTREG_component|dffs [21] & \inst24|inst10|inst1|inst|inst|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [21]),
	.datab(vcc),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [22]),
	.datad(\inst24|inst10|inst1|inst|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst|inst3|inst7 .lut_mask = 16'h5AF0;
defparam \inst24|inst10|inst1|inst|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[21]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[21]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[21]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[21]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[21]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[21]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[21]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[21]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [21]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N31
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [21]));

// Location: LCCOMB_X9_Y7_N4
cycloneii_lcell_comb \inst24|inst10|inst1|inst|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [21] $ (\inst24|inst10|inst1|inst|inst|inst~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [21]),
	.datad(\inst24|inst10|inst1|inst|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst|inst2|inst7 .lut_mask = 16'h0FF0;
defparam \inst24|inst10|inst1|inst|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneii_lcell_comb \inst24|inst10|inst1|inst|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [20] $ (((\inst22|LPM_SHIFTREG_component|dffs [19] & (\inst22|LPM_SHIFTREG_component|dffs [18] & \inst24|inst10|inst1|inst3|inst2|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [19]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [18]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [20]),
	.datad(\inst24|inst10|inst1|inst3|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst|inst|inst7 .lut_mask = 16'h78F0;
defparam \inst24|inst10|inst1|inst|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[19]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[19]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[19]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[19]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[19]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[19]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y11_N11
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [19]));

// Location: LCCOMB_X13_Y11_N10
cycloneii_lcell_comb \inst24|inst10|inst1|inst3|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst3|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [19] $ (((\inst22|LPM_SHIFTREG_component|dffs [18] & \inst24|inst10|inst1|inst3|inst2|inst~combout )))

	.dataa(vcc),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [18]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [19]),
	.datad(\inst24|inst10|inst1|inst3|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst3|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst3|inst4|inst7 .lut_mask = 16'h3CF0;
defparam \inst24|inst10|inst1|inst3|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneii_lcell_comb \inst24|inst10|inst1|inst3|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst3|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [17] $ (((\inst22|LPM_SHIFTREG_component|dffs [15] & (\inst22|LPM_SHIFTREG_component|dffs [16] & \inst24|inst10|inst|inst2|inst3|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [17]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [15]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [16]),
	.datad(\inst24|inst10|inst|inst2|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst3|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst3|inst2|inst7 .lut_mask = 16'h6AAA;
defparam \inst24|inst10|inst1|inst3|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneii_lcell_comb \inst24|inst10|inst1|inst3|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst3|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [16] $ (((\inst22|LPM_SHIFTREG_component|dffs [15] & \inst24|inst10|inst|inst2|inst3|inst~combout )))

	.dataa(vcc),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [15]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [16]),
	.datad(\inst24|inst10|inst|inst2|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst3|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst3|inst|inst7 .lut_mask = 16'h3CF0;
defparam \inst24|inst10|inst1|inst3|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[14]));
// synopsys translate_off
defparam \BranchOffset[14]~I .input_async_reset = "none";
defparam \BranchOffset[14]~I .input_power_up = "low";
defparam \BranchOffset[14]~I .input_register_mode = "none";
defparam \BranchOffset[14]~I .input_sync_reset = "none";
defparam \BranchOffset[14]~I .oe_async_reset = "none";
defparam \BranchOffset[14]~I .oe_power_up = "low";
defparam \BranchOffset[14]~I .oe_register_mode = "none";
defparam \BranchOffset[14]~I .oe_sync_reset = "none";
defparam \BranchOffset[14]~I .operation_mode = "input";
defparam \BranchOffset[14]~I .output_async_reset = "none";
defparam \BranchOffset[14]~I .output_power_up = "low";
defparam \BranchOffset[14]~I .output_register_mode = "none";
defparam \BranchOffset[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[13]));
// synopsys translate_off
defparam \BranchOffset[13]~I .input_async_reset = "none";
defparam \BranchOffset[13]~I .input_power_up = "low";
defparam \BranchOffset[13]~I .input_register_mode = "none";
defparam \BranchOffset[13]~I .input_sync_reset = "none";
defparam \BranchOffset[13]~I .oe_async_reset = "none";
defparam \BranchOffset[13]~I .oe_power_up = "low";
defparam \BranchOffset[13]~I .oe_register_mode = "none";
defparam \BranchOffset[13]~I .oe_sync_reset = "none";
defparam \BranchOffset[13]~I .operation_mode = "input";
defparam \BranchOffset[13]~I .output_async_reset = "none";
defparam \BranchOffset[13]~I .output_power_up = "low";
defparam \BranchOffset[13]~I .output_register_mode = "none";
defparam \BranchOffset[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \inst24|inst10|inst|inst2|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst2|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [15] $ (\inst24|inst10|inst|inst2|inst3|inst~combout )

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst10|inst|inst2|inst3|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst2|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst2|inst4|inst7 .lut_mask = 16'h55AA;
defparam \inst24|inst10|inst|inst2|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[12]));
// synopsys translate_off
defparam \BranchOffset[12]~I .input_async_reset = "none";
defparam \BranchOffset[12]~I .input_power_up = "low";
defparam \BranchOffset[12]~I .input_register_mode = "none";
defparam \BranchOffset[12]~I .input_sync_reset = "none";
defparam \BranchOffset[12]~I .oe_async_reset = "none";
defparam \BranchOffset[12]~I .oe_power_up = "low";
defparam \BranchOffset[12]~I .oe_register_mode = "none";
defparam \BranchOffset[12]~I .oe_sync_reset = "none";
defparam \BranchOffset[12]~I .operation_mode = "input";
defparam \BranchOffset[12]~I .output_async_reset = "none";
defparam \BranchOffset[12]~I .output_power_up = "low";
defparam \BranchOffset[12]~I .output_register_mode = "none";
defparam \BranchOffset[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \inst24|inst10|inst|inst2|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst2|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [14] $ (((\inst22|LPM_SHIFTREG_component|dffs [12] & (\inst22|LPM_SHIFTREG_component|dffs [13] & \inst24|inst10|inst|inst1|inst4|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [12]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [13]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [14]),
	.datad(\inst24|inst10|inst|inst1|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst2|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst2|inst3|inst7 .lut_mask = 16'h78F0;
defparam \inst24|inst10|inst|inst2|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[11]));
// synopsys translate_off
defparam \BranchOffset[11]~I .input_async_reset = "none";
defparam \BranchOffset[11]~I .input_power_up = "low";
defparam \BranchOffset[11]~I .input_register_mode = "none";
defparam \BranchOffset[11]~I .input_sync_reset = "none";
defparam \BranchOffset[11]~I .oe_async_reset = "none";
defparam \BranchOffset[11]~I .oe_power_up = "low";
defparam \BranchOffset[11]~I .oe_register_mode = "none";
defparam \BranchOffset[11]~I .oe_sync_reset = "none";
defparam \BranchOffset[11]~I .operation_mode = "input";
defparam \BranchOffset[11]~I .output_async_reset = "none";
defparam \BranchOffset[11]~I .output_power_up = "low";
defparam \BranchOffset[11]~I .output_register_mode = "none";
defparam \BranchOffset[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \inst24|inst10|inst|inst2|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst2|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [13] $ (((\inst22|LPM_SHIFTREG_component|dffs [12] & \inst24|inst10|inst|inst1|inst4|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [12]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [13]),
	.datac(vcc),
	.datad(\inst24|inst10|inst|inst1|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst2|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst2|inst2|inst7 .lut_mask = 16'h66CC;
defparam \inst24|inst10|inst|inst2|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[12]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[12]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[12]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[12]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[12]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[12]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y7_N23
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [12]));

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \inst24|inst10|inst|inst2|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst2|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [12] $ (\inst24|inst10|inst|inst1|inst4|inst~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [12]),
	.datad(\inst24|inst10|inst|inst1|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst2|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst2|inst|inst7 .lut_mask = 16'h0FF0;
defparam \inst24|inst10|inst|inst2|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[10]));
// synopsys translate_off
defparam \BranchOffset[10]~I .input_async_reset = "none";
defparam \BranchOffset[10]~I .input_power_up = "low";
defparam \BranchOffset[10]~I .input_register_mode = "none";
defparam \BranchOffset[10]~I .input_sync_reset = "none";
defparam \BranchOffset[10]~I .oe_async_reset = "none";
defparam \BranchOffset[10]~I .oe_power_up = "low";
defparam \BranchOffset[10]~I .oe_register_mode = "none";
defparam \BranchOffset[10]~I .oe_sync_reset = "none";
defparam \BranchOffset[10]~I .operation_mode = "input";
defparam \BranchOffset[10]~I .output_async_reset = "none";
defparam \BranchOffset[10]~I .output_power_up = "low";
defparam \BranchOffset[10]~I .output_register_mode = "none";
defparam \BranchOffset[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[9]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[9]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[9]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[9]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[9]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[9]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y7_N17
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [9]));

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \inst24|inst10|inst|inst1|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst1|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [11] $ (((\inst24|inst10|inst|inst1|inst|inst~combout  & (\inst22|LPM_SHIFTREG_component|dffs [9] & \inst22|LPM_SHIFTREG_component|dffs [10]))))

	.dataa(\inst24|inst10|inst|inst1|inst|inst~combout ),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [11]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [9]),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [10]),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst1|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst1|inst4|inst7 .lut_mask = 16'h6CCC;
defparam \inst24|inst10|inst|inst1|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[9]));
// synopsys translate_off
defparam \BranchOffset[9]~I .input_async_reset = "none";
defparam \BranchOffset[9]~I .input_power_up = "low";
defparam \BranchOffset[9]~I .input_register_mode = "none";
defparam \BranchOffset[9]~I .input_sync_reset = "none";
defparam \BranchOffset[9]~I .oe_async_reset = "none";
defparam \BranchOffset[9]~I .oe_power_up = "low";
defparam \BranchOffset[9]~I .oe_register_mode = "none";
defparam \BranchOffset[9]~I .oe_sync_reset = "none";
defparam \BranchOffset[9]~I .operation_mode = "input";
defparam \BranchOffset[9]~I .output_async_reset = "none";
defparam \BranchOffset[9]~I .output_power_up = "low";
defparam \BranchOffset[9]~I .output_register_mode = "none";
defparam \BranchOffset[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \inst24|inst10|inst|inst1|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst1|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [10] $ (((\inst22|LPM_SHIFTREG_component|dffs [9] & \inst24|inst10|inst|inst1|inst|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [10]),
	.datab(vcc),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [9]),
	.datad(\inst24|inst10|inst|inst1|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst1|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst1|inst3|inst7 .lut_mask = 16'h5AAA;
defparam \inst24|inst10|inst|inst1|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[8]));
// synopsys translate_off
defparam \BranchOffset[8]~I .input_async_reset = "none";
defparam \BranchOffset[8]~I .input_power_up = "low";
defparam \BranchOffset[8]~I .input_register_mode = "none";
defparam \BranchOffset[8]~I .input_sync_reset = "none";
defparam \BranchOffset[8]~I .oe_async_reset = "none";
defparam \BranchOffset[8]~I .oe_power_up = "low";
defparam \BranchOffset[8]~I .oe_register_mode = "none";
defparam \BranchOffset[8]~I .oe_sync_reset = "none";
defparam \BranchOffset[8]~I .operation_mode = "input";
defparam \BranchOffset[8]~I .output_async_reset = "none";
defparam \BranchOffset[8]~I .output_power_up = "low";
defparam \BranchOffset[8]~I .output_register_mode = "none";
defparam \BranchOffset[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[7]));
// synopsys translate_off
defparam \BranchOffset[7]~I .input_async_reset = "none";
defparam \BranchOffset[7]~I .input_power_up = "low";
defparam \BranchOffset[7]~I .input_register_mode = "none";
defparam \BranchOffset[7]~I .input_sync_reset = "none";
defparam \BranchOffset[7]~I .oe_async_reset = "none";
defparam \BranchOffset[7]~I .oe_power_up = "low";
defparam \BranchOffset[7]~I .oe_register_mode = "none";
defparam \BranchOffset[7]~I .oe_sync_reset = "none";
defparam \BranchOffset[7]~I .operation_mode = "input";
defparam \BranchOffset[7]~I .output_async_reset = "none";
defparam \BranchOffset[7]~I .output_power_up = "low";
defparam \BranchOffset[7]~I .output_register_mode = "none";
defparam \BranchOffset[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneii_lcell_comb \inst24|inst10|inst|inst1|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst1|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [9] $ (\inst24|inst10|inst|inst1|inst|inst~combout )

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst10|inst|inst1|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst1|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst1|inst2|inst7 .lut_mask = 16'h55AA;
defparam \inst24|inst10|inst|inst1|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[6]));
// synopsys translate_off
defparam \BranchOffset[6]~I .input_async_reset = "none";
defparam \BranchOffset[6]~I .input_power_up = "low";
defparam \BranchOffset[6]~I .input_register_mode = "none";
defparam \BranchOffset[6]~I .input_sync_reset = "none";
defparam \BranchOffset[6]~I .oe_async_reset = "none";
defparam \BranchOffset[6]~I .oe_power_up = "low";
defparam \BranchOffset[6]~I .oe_register_mode = "none";
defparam \BranchOffset[6]~I .oe_sync_reset = "none";
defparam \BranchOffset[6]~I .operation_mode = "input";
defparam \BranchOffset[6]~I .output_async_reset = "none";
defparam \BranchOffset[6]~I .output_power_up = "low";
defparam \BranchOffset[6]~I .output_register_mode = "none";
defparam \BranchOffset[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneii_lcell_comb \inst24|inst10|inst|inst|inst4|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [7] $ (((\inst22|LPM_SHIFTREG_component|dffs [6] & \inst24|inst10|inst|inst|inst2|inst~combout )))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [7]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [6]),
	.datac(vcc),
	.datad(\inst24|inst10|inst|inst|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst|inst4|inst7 .lut_mask = 16'h66AA;
defparam \inst24|inst10|inst|inst|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
cycloneii_lcell_comb \inst24|inst10|inst|inst|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [6] $ (\inst24|inst10|inst|inst|inst2|inst~combout )

	.dataa(vcc),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [6]),
	.datac(vcc),
	.datad(\inst24|inst10|inst|inst|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst|inst3|inst7 .lut_mask = 16'h33CC;
defparam \inst24|inst10|inst|inst|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneii_lcell_comb \inst24|inst10|inst|inst|inst2|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst|inst2|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [5] $ (((\inst22|LPM_SHIFTREG_component|dffs [3] & (\inst22|LPM_SHIFTREG_component|dffs [2] & \inst22|LPM_SHIFTREG_component|dffs [4]))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [3]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [5]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [2]),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [4]),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst|inst2|inst7 .lut_mask = 16'h6CCC;
defparam \inst24|inst10|inst|inst|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
cycloneii_lcell_comb \inst24|inst10|inst|inst|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [4] $ (((\inst22|LPM_SHIFTREG_component|dffs [3] & \inst22|LPM_SHIFTREG_component|dffs [2])))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [3]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [2]),
	.datac(vcc),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [4]),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst|inst|inst7 .lut_mask = 16'h7788;
defparam \inst24|inst10|inst|inst|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0 (
// Equation(s):
// \inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout  = (\BranchOffset~combout [0] & \Branch~combout )

	.dataa(\BranchOffset~combout [0]),
	.datab(vcc),
	.datac(\Branch~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0 .lut_mask = 16'hA0A0;
defparam \inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[3]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[3]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[3]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[3]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[3]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[3]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y7_N25
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INITIAL_VALUE_OF_PC~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [3]));

// Location: LCCOMB_X15_Y7_N24
cycloneii_lcell_comb \inst24|inst20|inst|inst3|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst3|inst4|inst5~0_combout  = (\inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout  & ((\inst22|LPM_SHIFTREG_component|dffs [3] & ((!\inst22|LPM_SHIFTREG_component|dffs [2]))) # 
// (!\inst22|LPM_SHIFTREG_component|dffs [3] & (\inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout )))) # (!\inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout  & 
// (\inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout  & (\inst22|LPM_SHIFTREG_component|dffs [3] $ (\inst22|LPM_SHIFTREG_component|dffs [2]))))

	.dataa(\inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.datab(\inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout ),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [3]),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [2]),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst3|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst3|inst4|inst5~0 .lut_mask = 16'h0AE8;
defparam \inst24|inst20|inst|inst3|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst|inst|inst5~0_combout  = (\inst24|inst10|inst|inst|inst|inst7~combout  & ((\inst24|inst20|inst|inst3|inst4|inst5~0_combout ) # ((\BranchOffset~combout [2] & \Branch~combout )))) # (!\inst24|inst10|inst|inst|inst|inst7~combout  & 
// (\BranchOffset~combout [2] & (\Branch~combout  & \inst24|inst20|inst|inst3|inst4|inst5~0_combout )))

	.dataa(\BranchOffset~combout [2]),
	.datab(\inst24|inst10|inst|inst|inst|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst3|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst|inst|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst|inst2|inst5~0_combout  = (\inst24|inst10|inst|inst|inst2|inst7~combout  & ((\inst24|inst20|inst|inst|inst|inst5~0_combout ) # ((\BranchOffset~combout [3] & \Branch~combout )))) # (!\inst24|inst10|inst|inst|inst2|inst7~combout  & 
// (\BranchOffset~combout [3] & (\Branch~combout  & \inst24|inst20|inst|inst|inst|inst5~0_combout )))

	.dataa(\BranchOffset~combout [3]),
	.datab(\Branch~combout ),
	.datac(\inst24|inst10|inst|inst|inst2|inst7~combout ),
	.datad(\inst24|inst20|inst|inst|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst2|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst3|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst|inst3|inst5~0_combout  = (\inst24|inst10|inst|inst|inst3|inst7~combout  & ((\inst24|inst20|inst|inst|inst2|inst5~0_combout ) # ((\BranchOffset~combout [4] & \Branch~combout )))) # (!\inst24|inst10|inst|inst|inst3|inst7~combout  & 
// (\BranchOffset~combout [4] & (\Branch~combout  & \inst24|inst20|inst|inst|inst2|inst5~0_combout )))

	.dataa(\BranchOffset~combout [4]),
	.datab(\Branch~combout ),
	.datac(\inst24|inst10|inst|inst|inst3|inst7~combout ),
	.datad(\inst24|inst20|inst|inst|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst3|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst|inst4|inst5~0_combout  = (\inst24|inst10|inst|inst|inst4|inst7~combout  & ((\inst24|inst20|inst|inst|inst3|inst5~0_combout ) # ((\BranchOffset~combout [5] & \Branch~combout )))) # (!\inst24|inst10|inst|inst|inst4|inst7~combout  & 
// (\BranchOffset~combout [5] & (\Branch~combout  & \inst24|inst20|inst|inst|inst3|inst5~0_combout )))

	.dataa(\BranchOffset~combout [5]),
	.datab(\Branch~combout ),
	.datac(\inst24|inst10|inst|inst|inst4|inst7~combout ),
	.datad(\inst24|inst20|inst|inst|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst4|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst|inst5~0_combout  = (\inst24|inst10|inst|inst1|inst|inst7~combout  & ((\inst24|inst20|inst|inst|inst4|inst5~0_combout ) # ((\BranchOffset~combout [6] & \Branch~combout )))) # (!\inst24|inst10|inst|inst1|inst|inst7~combout  & 
// (\BranchOffset~combout [6] & (\Branch~combout  & \inst24|inst20|inst|inst|inst4|inst5~0_combout )))

	.dataa(\inst24|inst10|inst|inst1|inst|inst7~combout ),
	.datab(\BranchOffset~combout [6]),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst|inst5~0 .lut_mask = 16'hEA80;
defparam \inst24|inst20|inst|inst1|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst2|inst5~0_combout  = (\inst24|inst10|inst|inst1|inst2|inst7~combout  & ((\inst24|inst20|inst|inst1|inst|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [7])))) # (!\inst24|inst10|inst|inst1|inst2|inst7~combout  
// & (\Branch~combout  & (\BranchOffset~combout [7] & \inst24|inst20|inst|inst1|inst|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [7]),
	.datac(\inst24|inst10|inst|inst1|inst2|inst7~combout ),
	.datad(\inst24|inst20|inst|inst1|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst2|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst1|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst3|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst3|inst5~0_combout  = (\inst24|inst10|inst|inst1|inst3|inst7~combout  & ((\inst24|inst20|inst|inst1|inst2|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [8])))) # (!\inst24|inst10|inst|inst1|inst3|inst7~combout 
//  & (\Branch~combout  & (\BranchOffset~combout [8] & \inst24|inst20|inst|inst1|inst2|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst|inst1|inst3|inst7~combout ),
	.datac(\BranchOffset~combout [8]),
	.datad(\inst24|inst20|inst|inst1|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst3|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst|inst1|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst4|inst5~0_combout  = (\inst24|inst10|inst|inst1|inst4|inst7~combout  & ((\inst24|inst20|inst|inst1|inst3|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [9])))) # (!\inst24|inst10|inst|inst1|inst4|inst7~combout 
//  & (\Branch~combout  & (\BranchOffset~combout [9] & \inst24|inst20|inst|inst1|inst3|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst|inst1|inst4|inst7~combout ),
	.datac(\BranchOffset~combout [9]),
	.datad(\inst24|inst20|inst|inst1|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst4|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst|inst1|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst|inst5~0_combout  = (\inst24|inst10|inst|inst2|inst|inst7~combout  & ((\inst24|inst20|inst|inst1|inst4|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [10])))) # (!\inst24|inst10|inst|inst2|inst|inst7~combout  
// & (\Branch~combout  & (\BranchOffset~combout [10] & \inst24|inst20|inst|inst1|inst4|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst|inst2|inst|inst7~combout ),
	.datac(\BranchOffset~combout [10]),
	.datad(\inst24|inst20|inst|inst1|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst|inst2|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst2|inst5~0_combout  = (\inst24|inst10|inst|inst2|inst2|inst7~combout  & ((\inst24|inst20|inst|inst2|inst|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [11])))) # (!\inst24|inst10|inst|inst2|inst2|inst7~combout 
//  & (\Branch~combout  & (\BranchOffset~combout [11] & \inst24|inst20|inst|inst2|inst|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [11]),
	.datac(\inst24|inst10|inst|inst2|inst2|inst7~combout ),
	.datad(\inst24|inst20|inst|inst2|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst2|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst2|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst3|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst3|inst5~0_combout  = (\inst24|inst10|inst|inst2|inst3|inst7~combout  & ((\inst24|inst20|inst|inst2|inst2|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [12])))) # 
// (!\inst24|inst10|inst|inst2|inst3|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [12] & \inst24|inst20|inst|inst2|inst2|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [12]),
	.datac(\inst24|inst10|inst|inst2|inst3|inst7~combout ),
	.datad(\inst24|inst20|inst|inst2|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst3|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst2|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst4|inst5~0_combout  = (\inst24|inst10|inst|inst2|inst4|inst7~combout  & ((\inst24|inst20|inst|inst2|inst3|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [13])))) # 
// (!\inst24|inst10|inst|inst2|inst4|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [13] & \inst24|inst20|inst|inst2|inst3|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [13]),
	.datac(\inst24|inst10|inst|inst2|inst4|inst7~combout ),
	.datad(\inst24|inst20|inst|inst2|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst4|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst|inst2|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst|inst5~0_combout  = (\inst24|inst10|inst1|inst3|inst|inst7~combout  & ((\inst24|inst20|inst|inst2|inst4|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [14])))) # 
// (!\inst24|inst10|inst1|inst3|inst|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [14] & \inst24|inst20|inst|inst2|inst4|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst3|inst|inst7~combout ),
	.datac(\BranchOffset~combout [14]),
	.datad(\inst24|inst20|inst|inst2|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst3|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneii_lcell_comb \inst24|inst10|inst1|inst3|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst3|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [18] $ (\inst24|inst10|inst1|inst3|inst2|inst~combout )

	.dataa(vcc),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [18]),
	.datac(vcc),
	.datad(\inst24|inst10|inst1|inst3|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst3|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst3|inst3|inst7 .lut_mask = 16'h33CC;
defparam \inst24|inst10|inst1|inst3|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst3|inst5~1 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst3|inst5~1_combout  = (\inst24|inst20|inst1|inst3|inst3|inst5~0_combout  & ((\inst24|inst10|inst1|inst3|inst2|inst7~combout ) # ((\inst24|inst20|inst1|inst3|inst|inst5~0_combout ) # 
// (\inst24|inst10|inst1|inst3|inst3|inst7~combout )))) # (!\inst24|inst20|inst1|inst3|inst3|inst5~0_combout  & (\inst24|inst10|inst1|inst3|inst2|inst7~combout  & (\inst24|inst20|inst1|inst3|inst|inst5~0_combout  & 
// \inst24|inst10|inst1|inst3|inst3|inst7~combout )))

	.dataa(\inst24|inst20|inst1|inst3|inst3|inst5~0_combout ),
	.datab(\inst24|inst10|inst1|inst3|inst2|inst7~combout ),
	.datac(\inst24|inst20|inst1|inst3|inst|inst5~0_combout ),
	.datad(\inst24|inst10|inst1|inst3|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst3|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst3|inst5~1 .lut_mask = 16'hEAA8;
defparam \inst24|inst20|inst1|inst3|inst3|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst4|inst5~0_combout  = (\inst24|inst10|inst1|inst3|inst4|inst7~combout  & ((\inst24|inst20|inst1|inst3|inst3|inst5~1_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst3|inst4|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst3|inst3|inst5~1_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst3|inst4|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst3|inst3|inst5~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst4|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst3|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst|inst5~0_combout  = (\inst24|inst10|inst1|inst|inst|inst7~combout  & ((\inst24|inst20|inst1|inst3|inst4|inst5~0_combout ) # ((\BranchOffset~combout [15] & \Branch~combout )))) # (!\inst24|inst10|inst1|inst|inst|inst7~combout  
// & (\BranchOffset~combout [15] & (\Branch~combout  & \inst24|inst20|inst1|inst3|inst4|inst5~0_combout )))

	.dataa(\BranchOffset~combout [15]),
	.datab(\Branch~combout ),
	.datac(\inst24|inst10|inst1|inst|inst|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst3|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst|inst5~0 .lut_mask = 16'hF880;
defparam \inst24|inst20|inst1|inst|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst2|inst5~0_combout  = (\inst24|inst10|inst1|inst|inst2|inst7~combout  & ((\inst24|inst20|inst1|inst|inst|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # (!\inst24|inst10|inst1|inst|inst2|inst7~combout 
//  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst|inst|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst|inst2|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst2|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst3|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst3|inst5~0_combout  = (\inst24|inst10|inst1|inst|inst3|inst7~combout  & ((\inst24|inst20|inst1|inst|inst2|inst5~0_combout ) # ((\BranchOffset~combout [15] & \Branch~combout )))) # 
// (!\inst24|inst10|inst1|inst|inst3|inst7~combout  & (\BranchOffset~combout [15] & (\inst24|inst20|inst1|inst|inst2|inst5~0_combout  & \Branch~combout )))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst|inst3|inst7~combout ),
	.datac(\inst24|inst20|inst1|inst|inst2|inst5~0_combout ),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst3|inst5~0 .lut_mask = 16'hE8C0;
defparam \inst24|inst20|inst1|inst|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst4|inst5~0_combout  = (\inst24|inst10|inst1|inst|inst4|inst7~combout  & ((\inst24|inst20|inst1|inst|inst3|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst|inst4|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst|inst3|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst|inst4|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst4|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst|inst5~0_combout  = (\inst24|inst10|inst1|inst1|inst|inst7~combout  & ((\inst24|inst20|inst1|inst|inst4|inst5~0_combout ) # ((\BranchOffset~combout [15] & \Branch~combout )))) # 
// (!\inst24|inst10|inst1|inst1|inst|inst7~combout  & (\BranchOffset~combout [15] & (\inst24|inst20|inst1|inst|inst4|inst5~0_combout  & \Branch~combout )))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst1|inst|inst7~combout ),
	.datac(\inst24|inst20|inst1|inst|inst4|inst5~0_combout ),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst|inst5~0 .lut_mask = 16'hE8C0;
defparam \inst24|inst20|inst1|inst1|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst2|inst5~0_combout  = (\inst24|inst10|inst1|inst1|inst2|inst7~combout  & ((\inst24|inst20|inst1|inst1|inst|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst1|inst2|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst1|inst|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst1|inst2|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst1|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst2|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst1|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst3|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst3|inst5~0_combout  = (\inst24|inst10|inst1|inst1|inst3|inst7~combout  & ((\inst24|inst20|inst1|inst1|inst2|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst1|inst3|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst1|inst2|inst5~0_combout )))

	.dataa(\inst24|inst10|inst1|inst1|inst3|inst7~combout ),
	.datab(\Branch~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst1|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst3|inst5~0 .lut_mask = 16'hEA80;
defparam \inst24|inst20|inst1|inst1|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst4|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst4|inst5~0_combout  = (\inst24|inst10|inst1|inst1|inst4|inst7~combout  & ((\inst24|inst20|inst1|inst1|inst3|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst1|inst4|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst1|inst3|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst1|inst4|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst1|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst4|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst1|inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneii_lcell_comb \inst24|inst20|inst1|inst2|inst|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst2|inst|inst5~0_combout  = (\inst24|inst10|inst1|inst2|inst|inst7~combout  & ((\inst24|inst20|inst1|inst1|inst4|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst2|inst|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst1|inst4|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst2|inst|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst1|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst2|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst2|inst|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst2|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneii_lcell_comb \inst24|inst20|inst1|inst2|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst2|inst2|inst5~0_combout  = (\inst24|inst10|inst1|inst2|inst2|inst7~combout  & ((\inst24|inst20|inst1|inst2|inst|inst5~0_combout ) # ((\Branch~combout  & \BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst2|inst2|inst7~combout  & (\Branch~combout  & (\BranchOffset~combout [15] & \inst24|inst20|inst1|inst2|inst|inst5~0_combout )))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst2|inst2|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst2|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst2|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst2|inst2|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst2|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneii_lcell_comb \inst24|inst20|inst1|inst2|inst4|inst7~0 (
// Equation(s):
// \inst24|inst20|inst1|inst2|inst4|inst7~0_combout  = (\inst24|inst10|inst1|inst2|inst3|inst7~combout  & (\inst24|inst20|inst1|inst2|inst2|inst5~0_combout  & ((!\Branch~combout ) # (!\BranchOffset~combout [15])))) # 
// (!\inst24|inst10|inst1|inst2|inst3|inst7~combout  & (\BranchOffset~combout [15] & (!\inst24|inst20|inst1|inst2|inst2|inst5~0_combout  & \Branch~combout )))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst2|inst3|inst7~combout ),
	.datac(\inst24|inst20|inst1|inst2|inst2|inst5~0_combout ),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst2|inst4|inst7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst2|inst4|inst7~0 .lut_mask = 16'h42C0;
defparam \inst24|inst20|inst1|inst2|inst4|inst7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[31]~0 (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[31]~0_combout  = (\Reset~combout  & (\inst24|inst10|inst1|inst2|inst4|inst7~combout  $ (((!\Jump~combout  & \inst24|inst20|inst1|inst2|inst4|inst7~0_combout )))))

	.dataa(\inst24|inst10|inst1|inst2|inst4|inst7~combout ),
	.datab(\Jump~combout ),
	.datac(\inst24|inst20|inst1|inst2|inst4|inst7~0_combout ),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[31]~0 .lut_mask = 16'h9A00;
defparam \inst|LPM_SHIFTREG_component|dffs[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N5
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[31] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [31]));

// Location: LCCOMB_X12_Y7_N12
cycloneii_lcell_comb \inst24|inst20|inst1|inst2|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst2|inst3|inst7~combout  = \inst24|inst10|inst1|inst2|inst3|inst7~combout  $ (\inst24|inst20|inst1|inst2|inst2|inst5~0_combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\inst24|inst10|inst1|inst2|inst3|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst2|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst2|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst2|inst3|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst2|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[30]~1 (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[30]~1_combout  = (\Reset~combout  & ((\Jump~combout  & (\inst24|inst10|inst1|inst2|inst3|inst7~combout )) # (!\Jump~combout  & ((\inst24|inst20|inst1|inst2|inst3|inst7~combout )))))

	.dataa(\Reset~combout ),
	.datab(\Jump~combout ),
	.datac(\inst24|inst10|inst1|inst2|inst3|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst2|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[30]~1 .lut_mask = 16'hA280;
defparam \inst|LPM_SHIFTREG_component|dffs[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N17
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[30] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[30]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [30]));

// Location: LCCOMB_X10_Y7_N22
cycloneii_lcell_comb \inst24|inst20|inst1|inst2|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst2|inst2|inst7~combout  = \inst24|inst10|inst1|inst2|inst2|inst7~combout  $ (\inst24|inst20|inst1|inst2|inst|inst5~0_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\inst24|inst10|inst1|inst2|inst2|inst7~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst1|inst2|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst2|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst2|inst2|inst7 .lut_mask = 16'h956A;
defparam \inst24|inst20|inst1|inst2|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[29]~2 (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[29]~2_combout  = (\Reset~combout  & ((\Jump~combout  & (\inst24|inst10|inst1|inst2|inst2|inst7~combout )) # (!\Jump~combout  & ((\inst24|inst20|inst1|inst2|inst2|inst7~combout )))))

	.dataa(\inst24|inst10|inst1|inst2|inst2|inst7~combout ),
	.datab(\Reset~combout ),
	.datac(\Jump~combout ),
	.datad(\inst24|inst20|inst1|inst2|inst2|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[29]~2 .lut_mask = 16'h8C80;
defparam \inst|LPM_SHIFTREG_component|dffs[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N31
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[29] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[29]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [29]));

// Location: LCCOMB_X10_Y7_N12
cycloneii_lcell_comb \inst24|inst20|inst1|inst2|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst2|inst|inst7~combout  = \inst24|inst10|inst1|inst2|inst|inst7~combout  $ (\inst24|inst20|inst1|inst1|inst4|inst5~0_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst2|inst|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst1|inst1|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst2|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst2|inst|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst1|inst2|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[28]~3 (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[28]~3_combout  = (\Reset~combout  & ((\Jump~combout  & (\inst24|inst10|inst1|inst2|inst|inst7~combout )) # (!\Jump~combout  & ((\inst24|inst20|inst1|inst2|inst|inst7~combout )))))

	.dataa(\Jump~combout ),
	.datab(\Reset~combout ),
	.datac(\inst24|inst10|inst1|inst2|inst|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst2|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[28]~3 .lut_mask = 16'hC480;
defparam \inst|LPM_SHIFTREG_component|dffs[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N21
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[28] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[28]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [28]));

// Location: LCCOMB_X12_Y7_N22
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst4|inst7~combout  = \inst24|inst20|inst1|inst1|inst3|inst5~0_combout  $ (\inst24|inst10|inst1|inst1|inst4|inst7~combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\inst24|inst20|inst1|inst1|inst3|inst5~0_combout ),
	.datad(\inst24|inst10|inst1|inst1|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst4|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst1|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[27]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout  = \inst24|inst20|inst1|inst1|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst1|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[25]));
// synopsys translate_off
defparam \jumpAddress[25]~I .input_async_reset = "none";
defparam \jumpAddress[25]~I .input_power_up = "low";
defparam \jumpAddress[25]~I .input_register_mode = "none";
defparam \jumpAddress[25]~I .input_sync_reset = "none";
defparam \jumpAddress[25]~I .oe_async_reset = "none";
defparam \jumpAddress[25]~I .oe_power_up = "low";
defparam \jumpAddress[25]~I .oe_register_mode = "none";
defparam \jumpAddress[25]~I .oe_sync_reset = "none";
defparam \jumpAddress[25]~I .operation_mode = "input";
defparam \jumpAddress[25]~I .output_async_reset = "none";
defparam \jumpAddress[25]~I .output_power_up = "low";
defparam \jumpAddress[25]~I .output_register_mode = "none";
defparam \jumpAddress[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y7_N21
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[27] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[27]~feeder_combout ),
	.sdata(\jumpAddress~combout [25]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [27]));

// Location: LCCOMB_X9_Y7_N10
cycloneii_lcell_comb \inst24|inst10|inst1|inst1|inst3|inst7 (
// Equation(s):
// \inst24|inst10|inst1|inst1|inst3|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [26] $ (((\inst22|LPM_SHIFTREG_component|dffs [24] & (\inst22|LPM_SHIFTREG_component|dffs [25] & \inst24|inst10|inst1|inst|inst4|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [24]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [26]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [25]),
	.datad(\inst24|inst10|inst1|inst|inst4|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst1|inst1|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst1|inst1|inst3|inst7 .lut_mask = 16'h6CCC;
defparam \inst24|inst10|inst1|inst1|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst3|inst7~combout  = \inst24|inst20|inst1|inst1|inst2|inst5~0_combout  $ (\inst24|inst10|inst1|inst1|inst3|inst7~combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\inst24|inst20|inst1|inst1|inst2|inst5~0_combout ),
	.datad(\inst24|inst10|inst1|inst1|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst3|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst1|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[26]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout  = \inst24|inst20|inst1|inst1|inst3|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst1|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[26]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[24]));
// synopsys translate_off
defparam \jumpAddress[24]~I .input_async_reset = "none";
defparam \jumpAddress[24]~I .input_power_up = "low";
defparam \jumpAddress[24]~I .input_register_mode = "none";
defparam \jumpAddress[24]~I .input_sync_reset = "none";
defparam \jumpAddress[24]~I .oe_async_reset = "none";
defparam \jumpAddress[24]~I .oe_power_up = "low";
defparam \jumpAddress[24]~I .oe_register_mode = "none";
defparam \jumpAddress[24]~I .oe_sync_reset = "none";
defparam \jumpAddress[24]~I .operation_mode = "input";
defparam \jumpAddress[24]~I .output_async_reset = "none";
defparam \jumpAddress[24]~I .output_power_up = "low";
defparam \jumpAddress[24]~I .output_register_mode = "none";
defparam \jumpAddress[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y7_N11
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[26] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[26]~feeder_combout ),
	.sdata(\jumpAddress~combout [24]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [26]));

// Location: LCCOMB_X12_Y7_N2
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst2|inst7~combout  = \inst24|inst10|inst1|inst1|inst2|inst7~combout  $ (\inst24|inst20|inst1|inst1|inst|inst5~0_combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst1|inst1|inst2|inst7~combout ),
	.datac(\BranchOffset~combout [15]),
	.datad(\inst24|inst20|inst1|inst1|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst2|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst1|inst1|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[25]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout  = \inst24|inst20|inst1|inst1|inst2|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst1|inst2|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[23]));
// synopsys translate_off
defparam \jumpAddress[23]~I .input_async_reset = "none";
defparam \jumpAddress[23]~I .input_power_up = "low";
defparam \jumpAddress[23]~I .input_register_mode = "none";
defparam \jumpAddress[23]~I .input_sync_reset = "none";
defparam \jumpAddress[23]~I .oe_async_reset = "none";
defparam \jumpAddress[23]~I .oe_power_up = "low";
defparam \jumpAddress[23]~I .oe_register_mode = "none";
defparam \jumpAddress[23]~I .oe_sync_reset = "none";
defparam \jumpAddress[23]~I .operation_mode = "input";
defparam \jumpAddress[23]~I .output_async_reset = "none";
defparam \jumpAddress[23]~I .output_power_up = "low";
defparam \jumpAddress[23]~I .output_register_mode = "none";
defparam \jumpAddress[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y7_N9
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[25] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[25]~feeder_combout ),
	.sdata(\jumpAddress~combout [23]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [25]));

// Location: LCCOMB_X10_Y7_N2
cycloneii_lcell_comb \inst24|inst20|inst1|inst1|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst1|inst|inst7~combout  = \inst24|inst10|inst1|inst1|inst|inst7~combout  $ (\inst24|inst20|inst1|inst|inst4|inst5~0_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [15]),
	.datab(\Branch~combout ),
	.datac(\inst24|inst10|inst1|inst1|inst|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst1|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst1|inst|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst1|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[24]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout  = \inst24|inst20|inst1|inst1|inst|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst1|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[22]));
// synopsys translate_off
defparam \jumpAddress[22]~I .input_async_reset = "none";
defparam \jumpAddress[22]~I .input_power_up = "low";
defparam \jumpAddress[22]~I .input_register_mode = "none";
defparam \jumpAddress[22]~I .input_sync_reset = "none";
defparam \jumpAddress[22]~I .oe_async_reset = "none";
defparam \jumpAddress[22]~I .oe_power_up = "low";
defparam \jumpAddress[22]~I .oe_register_mode = "none";
defparam \jumpAddress[22]~I .oe_sync_reset = "none";
defparam \jumpAddress[22]~I .operation_mode = "input";
defparam \jumpAddress[22]~I .output_async_reset = "none";
defparam \jumpAddress[22]~I .output_power_up = "low";
defparam \jumpAddress[22]~I .output_register_mode = "none";
defparam \jumpAddress[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y7_N5
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[24]~feeder_combout ),
	.sdata(\jumpAddress~combout [22]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [24]));

// Location: LCCOMB_X12_Y7_N28
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst4|inst7~combout  = \inst24|inst20|inst1|inst|inst3|inst5~0_combout  $ (\inst24|inst10|inst1|inst|inst4|inst7~combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\inst24|inst20|inst1|inst|inst3|inst5~0_combout ),
	.datad(\inst24|inst10|inst1|inst|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst4|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[23]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout  = \inst24|inst20|inst1|inst|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[21]));
// synopsys translate_off
defparam \jumpAddress[21]~I .input_async_reset = "none";
defparam \jumpAddress[21]~I .input_power_up = "low";
defparam \jumpAddress[21]~I .input_register_mode = "none";
defparam \jumpAddress[21]~I .input_sync_reset = "none";
defparam \jumpAddress[21]~I .oe_async_reset = "none";
defparam \jumpAddress[21]~I .oe_power_up = "low";
defparam \jumpAddress[21]~I .oe_register_mode = "none";
defparam \jumpAddress[21]~I .oe_sync_reset = "none";
defparam \jumpAddress[21]~I .operation_mode = "input";
defparam \jumpAddress[21]~I .output_async_reset = "none";
defparam \jumpAddress[21]~I .output_power_up = "low";
defparam \jumpAddress[21]~I .output_register_mode = "none";
defparam \jumpAddress[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y7_N27
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[23]~feeder_combout ),
	.sdata(\jumpAddress~combout [21]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [23]));

// Location: LCCOMB_X12_Y7_N30
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst3|inst7~combout  = \inst24|inst10|inst1|inst|inst3|inst7~combout  $ (\inst24|inst20|inst1|inst|inst2|inst5~0_combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\inst24|inst10|inst1|inst|inst3|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst3|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[22]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout  = \inst24|inst20|inst1|inst|inst3|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[20]));
// synopsys translate_off
defparam \jumpAddress[20]~I .input_async_reset = "none";
defparam \jumpAddress[20]~I .input_power_up = "low";
defparam \jumpAddress[20]~I .input_register_mode = "none";
defparam \jumpAddress[20]~I .input_sync_reset = "none";
defparam \jumpAddress[20]~I .oe_async_reset = "none";
defparam \jumpAddress[20]~I .oe_power_up = "low";
defparam \jumpAddress[20]~I .oe_register_mode = "none";
defparam \jumpAddress[20]~I .oe_sync_reset = "none";
defparam \jumpAddress[20]~I .operation_mode = "input";
defparam \jumpAddress[20]~I .output_async_reset = "none";
defparam \jumpAddress[20]~I .output_power_up = "low";
defparam \jumpAddress[20]~I .output_register_mode = "none";
defparam \jumpAddress[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y7_N25
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[22]~feeder_combout ),
	.sdata(\jumpAddress~combout [20]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [22]));

// Location: LCCOMB_X12_Y7_N4
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst2|inst7~combout  = \inst24|inst10|inst1|inst|inst2|inst7~combout  $ (\inst24|inst20|inst1|inst|inst|inst5~0_combout  $ (((\Branch~combout  & \BranchOffset~combout [15]))))

	.dataa(\Branch~combout ),
	.datab(\BranchOffset~combout [15]),
	.datac(\inst24|inst10|inst1|inst|inst2|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst2|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[21]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout  = \inst24|inst20|inst1|inst|inst2|inst7~combout 

	.dataa(vcc),
	.datab(\inst24|inst20|inst1|inst|inst2|inst7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[21]~feeder .lut_mask = 16'hCCCC;
defparam \inst|LPM_SHIFTREG_component|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[19]));
// synopsys translate_off
defparam \jumpAddress[19]~I .input_async_reset = "none";
defparam \jumpAddress[19]~I .input_power_up = "low";
defparam \jumpAddress[19]~I .input_register_mode = "none";
defparam \jumpAddress[19]~I .input_sync_reset = "none";
defparam \jumpAddress[19]~I .oe_async_reset = "none";
defparam \jumpAddress[19]~I .oe_power_up = "low";
defparam \jumpAddress[19]~I .oe_register_mode = "none";
defparam \jumpAddress[19]~I .oe_sync_reset = "none";
defparam \jumpAddress[19]~I .operation_mode = "input";
defparam \jumpAddress[19]~I .output_async_reset = "none";
defparam \jumpAddress[19]~I .output_power_up = "low";
defparam \jumpAddress[19]~I .output_register_mode = "none";
defparam \jumpAddress[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y7_N19
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[21]~feeder_combout ),
	.sdata(\jumpAddress~combout [19]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [21]));

// Location: LCCOMB_X13_Y11_N18
cycloneii_lcell_comb \inst24|inst20|inst1|inst|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst|inst|inst7~combout  = \inst24|inst10|inst1|inst|inst|inst7~combout  $ (\inst24|inst20|inst1|inst3|inst4|inst5~0_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst|inst|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst1|inst3|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst|inst|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst1|inst|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N20
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[20]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout  = \inst24|inst20|inst1|inst|inst|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[18]));
// synopsys translate_off
defparam \jumpAddress[18]~I .input_async_reset = "none";
defparam \jumpAddress[18]~I .input_power_up = "low";
defparam \jumpAddress[18]~I .input_register_mode = "none";
defparam \jumpAddress[18]~I .input_sync_reset = "none";
defparam \jumpAddress[18]~I .oe_async_reset = "none";
defparam \jumpAddress[18]~I .oe_power_up = "low";
defparam \jumpAddress[18]~I .oe_register_mode = "none";
defparam \jumpAddress[18]~I .oe_sync_reset = "none";
defparam \jumpAddress[18]~I .operation_mode = "input";
defparam \jumpAddress[18]~I .output_async_reset = "none";
defparam \jumpAddress[18]~I .output_power_up = "low";
defparam \jumpAddress[18]~I .output_register_mode = "none";
defparam \jumpAddress[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N21
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[20]~feeder_combout ),
	.sdata(\jumpAddress~combout [18]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [20]));

// Location: LCCOMB_X13_Y11_N8
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst4|inst7~combout  = \inst24|inst10|inst1|inst3|inst4|inst7~combout  $ (\inst24|inst20|inst1|inst3|inst3|inst5~1_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst3|inst4|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst1|inst3|inst3|inst5~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst4|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst1|inst3|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[19]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout  = \inst24|inst20|inst1|inst3|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst3|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[17]));
// synopsys translate_off
defparam \jumpAddress[17]~I .input_async_reset = "none";
defparam \jumpAddress[17]~I .input_power_up = "low";
defparam \jumpAddress[17]~I .input_register_mode = "none";
defparam \jumpAddress[17]~I .input_sync_reset = "none";
defparam \jumpAddress[17]~I .oe_async_reset = "none";
defparam \jumpAddress[17]~I .oe_power_up = "low";
defparam \jumpAddress[17]~I .oe_register_mode = "none";
defparam \jumpAddress[17]~I .oe_sync_reset = "none";
defparam \jumpAddress[17]~I .operation_mode = "input";
defparam \jumpAddress[17]~I .output_async_reset = "none";
defparam \jumpAddress[17]~I .output_power_up = "low";
defparam \jumpAddress[17]~I .output_register_mode = "none";
defparam \jumpAddress[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N11
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[19]~feeder_combout ),
	.sdata(\jumpAddress~combout [17]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [19]));

// Location: LCCOMB_X13_Y11_N22
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst2|inst5~0 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst2|inst5~0_combout  = (\inst24|inst10|inst1|inst3|inst2|inst7~combout  & ((\inst24|inst20|inst1|inst3|inst|inst5~0_combout ) # ((\BranchOffset~combout [15] & \Branch~combout )))) # 
// (!\inst24|inst10|inst1|inst3|inst2|inst7~combout  & (\BranchOffset~combout [15] & (\Branch~combout  & \inst24|inst20|inst1|inst3|inst|inst5~0_combout )))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst3|inst2|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst1|inst3|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst2|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst2|inst5~0 .lut_mask = 16'hEC80;
defparam \inst24|inst20|inst1|inst3|inst2|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst3|inst7~combout  = \inst24|inst10|inst1|inst3|inst3|inst7~combout  $ (\inst24|inst20|inst1|inst3|inst2|inst5~0_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [15]),
	.datab(\Branch~combout ),
	.datac(\inst24|inst10|inst1|inst3|inst3|inst7~combout ),
	.datad(\inst24|inst20|inst1|inst3|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst3|inst7 .lut_mask = 16'h8778;
defparam \inst24|inst20|inst1|inst3|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N28
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[18]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout  = \inst24|inst20|inst1|inst3|inst3|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst3|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[16]));
// synopsys translate_off
defparam \jumpAddress[16]~I .input_async_reset = "none";
defparam \jumpAddress[16]~I .input_power_up = "low";
defparam \jumpAddress[16]~I .input_register_mode = "none";
defparam \jumpAddress[16]~I .input_sync_reset = "none";
defparam \jumpAddress[16]~I .oe_async_reset = "none";
defparam \jumpAddress[16]~I .oe_power_up = "low";
defparam \jumpAddress[16]~I .oe_register_mode = "none";
defparam \jumpAddress[16]~I .oe_sync_reset = "none";
defparam \jumpAddress[16]~I .operation_mode = "input";
defparam \jumpAddress[16]~I .output_async_reset = "none";
defparam \jumpAddress[16]~I .output_power_up = "low";
defparam \jumpAddress[16]~I .output_register_mode = "none";
defparam \jumpAddress[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N29
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[18]~feeder_combout ),
	.sdata(\jumpAddress~combout [16]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [18]));

// Location: LCCOMB_X13_Y11_N2
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst2|inst7~combout  = \inst24|inst10|inst1|inst3|inst2|inst7~combout  $ (\inst24|inst20|inst1|inst3|inst|inst5~0_combout  $ (((\BranchOffset~combout [15] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [15]),
	.datab(\inst24|inst10|inst1|inst3|inst2|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst1|inst3|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst2|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst1|inst3|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[17]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout  = \inst24|inst20|inst1|inst3|inst2|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst3|inst2|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[15]));
// synopsys translate_off
defparam \jumpAddress[15]~I .input_async_reset = "none";
defparam \jumpAddress[15]~I .input_power_up = "low";
defparam \jumpAddress[15]~I .input_register_mode = "none";
defparam \jumpAddress[15]~I .input_sync_reset = "none";
defparam \jumpAddress[15]~I .oe_async_reset = "none";
defparam \jumpAddress[15]~I .oe_power_up = "low";
defparam \jumpAddress[15]~I .oe_register_mode = "none";
defparam \jumpAddress[15]~I .oe_sync_reset = "none";
defparam \jumpAddress[15]~I .operation_mode = "input";
defparam \jumpAddress[15]~I .output_async_reset = "none";
defparam \jumpAddress[15]~I .output_power_up = "low";
defparam \jumpAddress[15]~I .output_register_mode = "none";
defparam \jumpAddress[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y7_N17
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[17]~feeder_combout ),
	.sdata(\jumpAddress~combout [15]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [17]));

// Location: LCCOMB_X17_Y7_N8
cycloneii_lcell_comb \inst24|inst20|inst1|inst3|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst1|inst3|inst|inst7~combout  = \inst24|inst10|inst1|inst3|inst|inst7~combout  $ (\inst24|inst20|inst|inst2|inst4|inst5~0_combout  $ (((\BranchOffset~combout [14] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [14]),
	.datab(\inst24|inst10|inst1|inst3|inst|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst2|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst1|inst3|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst1|inst3|inst|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst1|inst3|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[16]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout  = \inst24|inst20|inst1|inst3|inst|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst1|inst3|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[14]));
// synopsys translate_off
defparam \jumpAddress[14]~I .input_async_reset = "none";
defparam \jumpAddress[14]~I .input_power_up = "low";
defparam \jumpAddress[14]~I .input_register_mode = "none";
defparam \jumpAddress[14]~I .input_sync_reset = "none";
defparam \jumpAddress[14]~I .oe_async_reset = "none";
defparam \jumpAddress[14]~I .oe_power_up = "low";
defparam \jumpAddress[14]~I .oe_register_mode = "none";
defparam \jumpAddress[14]~I .oe_sync_reset = "none";
defparam \jumpAddress[14]~I .operation_mode = "input";
defparam \jumpAddress[14]~I .output_async_reset = "none";
defparam \jumpAddress[14]~I .output_power_up = "low";
defparam \jumpAddress[14]~I .output_register_mode = "none";
defparam \jumpAddress[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y7_N13
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[16] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[16]~feeder_combout ),
	.sdata(\jumpAddress~combout [14]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [16]));

// Location: LCCOMB_X10_Y7_N0
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst4|inst7~combout  = \inst24|inst20|inst|inst2|inst3|inst5~0_combout  $ (\inst24|inst10|inst|inst2|inst4|inst7~combout  $ (((\Branch~combout  & \BranchOffset~combout [13]))))

	.dataa(\inst24|inst20|inst|inst2|inst3|inst5~0_combout ),
	.datab(\inst24|inst10|inst|inst2|inst4|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\BranchOffset~combout [13]),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst4|inst7 .lut_mask = 16'h9666;
defparam \inst24|inst20|inst|inst2|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[15]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout  = \inst24|inst20|inst|inst2|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst2|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[13]));
// synopsys translate_off
defparam \jumpAddress[13]~I .input_async_reset = "none";
defparam \jumpAddress[13]~I .input_power_up = "low";
defparam \jumpAddress[13]~I .input_register_mode = "none";
defparam \jumpAddress[13]~I .input_sync_reset = "none";
defparam \jumpAddress[13]~I .oe_async_reset = "none";
defparam \jumpAddress[13]~I .oe_power_up = "low";
defparam \jumpAddress[13]~I .oe_register_mode = "none";
defparam \jumpAddress[13]~I .oe_sync_reset = "none";
defparam \jumpAddress[13]~I .operation_mode = "input";
defparam \jumpAddress[13]~I .output_async_reset = "none";
defparam \jumpAddress[13]~I .output_power_up = "low";
defparam \jumpAddress[13]~I .output_register_mode = "none";
defparam \jumpAddress[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y7_N11
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[15]~feeder_combout ),
	.sdata(\jumpAddress~combout [13]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [15]));

// Location: LCCOMB_X10_Y7_N6
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst3|inst7~combout  = \inst24|inst10|inst|inst2|inst3|inst7~combout  $ (\inst24|inst20|inst|inst2|inst2|inst5~0_combout  $ (((\BranchOffset~combout [12] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [12]),
	.datab(\inst24|inst10|inst|inst2|inst3|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst2|inst2|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst3|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst|inst2|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[14]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout  = \inst24|inst20|inst|inst2|inst3|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst2|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[12]));
// synopsys translate_off
defparam \jumpAddress[12]~I .input_async_reset = "none";
defparam \jumpAddress[12]~I .input_power_up = "low";
defparam \jumpAddress[12]~I .input_register_mode = "none";
defparam \jumpAddress[12]~I .input_sync_reset = "none";
defparam \jumpAddress[12]~I .oe_async_reset = "none";
defparam \jumpAddress[12]~I .oe_power_up = "low";
defparam \jumpAddress[12]~I .oe_register_mode = "none";
defparam \jumpAddress[12]~I .oe_sync_reset = "none";
defparam \jumpAddress[12]~I .operation_mode = "input";
defparam \jumpAddress[12]~I .output_async_reset = "none";
defparam \jumpAddress[12]~I .output_power_up = "low";
defparam \jumpAddress[12]~I .output_register_mode = "none";
defparam \jumpAddress[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y7_N29
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[14]~feeder_combout ),
	.sdata(\jumpAddress~combout [12]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [14]));

// Location: LCCOMB_X10_Y7_N26
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[13]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout  = \inst24|inst20|inst|inst2|inst2|inst7~combout 

	.dataa(\inst24|inst20|inst|inst2|inst2|inst7~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[13]~feeder .lut_mask = 16'hAAAA;
defparam \inst|LPM_SHIFTREG_component|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[11]));
// synopsys translate_off
defparam \jumpAddress[11]~I .input_async_reset = "none";
defparam \jumpAddress[11]~I .input_power_up = "low";
defparam \jumpAddress[11]~I .input_register_mode = "none";
defparam \jumpAddress[11]~I .input_sync_reset = "none";
defparam \jumpAddress[11]~I .oe_async_reset = "none";
defparam \jumpAddress[11]~I .oe_power_up = "low";
defparam \jumpAddress[11]~I .oe_register_mode = "none";
defparam \jumpAddress[11]~I .oe_sync_reset = "none";
defparam \jumpAddress[11]~I .operation_mode = "input";
defparam \jumpAddress[11]~I .output_async_reset = "none";
defparam \jumpAddress[11]~I .output_power_up = "low";
defparam \jumpAddress[11]~I .output_register_mode = "none";
defparam \jumpAddress[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y7_N27
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[13]~feeder_combout ),
	.sdata(\jumpAddress~combout [11]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [13]));

// Location: LCCOMB_X10_Y7_N18
cycloneii_lcell_comb \inst24|inst20|inst|inst2|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst2|inst|inst7~combout  = \inst24|inst10|inst|inst2|inst|inst7~combout  $ (\inst24|inst20|inst|inst1|inst4|inst5~0_combout  $ (((\BranchOffset~combout [10] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [10]),
	.datab(\inst24|inst10|inst|inst2|inst|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst1|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst2|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst2|inst|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst|inst2|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[12]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout  = \inst24|inst20|inst|inst2|inst|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst2|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[10]));
// synopsys translate_off
defparam \jumpAddress[10]~I .input_async_reset = "none";
defparam \jumpAddress[10]~I .input_power_up = "low";
defparam \jumpAddress[10]~I .input_register_mode = "none";
defparam \jumpAddress[10]~I .input_sync_reset = "none";
defparam \jumpAddress[10]~I .oe_async_reset = "none";
defparam \jumpAddress[10]~I .oe_power_up = "low";
defparam \jumpAddress[10]~I .oe_register_mode = "none";
defparam \jumpAddress[10]~I .oe_sync_reset = "none";
defparam \jumpAddress[10]~I .operation_mode = "input";
defparam \jumpAddress[10]~I .output_async_reset = "none";
defparam \jumpAddress[10]~I .output_power_up = "low";
defparam \jumpAddress[10]~I .output_register_mode = "none";
defparam \jumpAddress[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y7_N17
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[12]~feeder_combout ),
	.sdata(\jumpAddress~combout [10]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [12]));

// Location: LCCOMB_X12_Y7_N6
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst4|inst7~combout  = \inst24|inst10|inst|inst1|inst4|inst7~combout  $ (\inst24|inst20|inst|inst1|inst3|inst5~0_combout  $ (((\BranchOffset~combout [9] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [9]),
	.datab(\inst24|inst10|inst|inst1|inst4|inst7~combout ),
	.datac(\inst24|inst20|inst|inst1|inst3|inst5~0_combout ),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst4|inst7 .lut_mask = 16'h963C;
defparam \inst24|inst20|inst|inst1|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N6
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[11]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout  = \inst24|inst20|inst|inst1|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst1|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[9]));
// synopsys translate_off
defparam \jumpAddress[9]~I .input_async_reset = "none";
defparam \jumpAddress[9]~I .input_power_up = "low";
defparam \jumpAddress[9]~I .input_register_mode = "none";
defparam \jumpAddress[9]~I .input_sync_reset = "none";
defparam \jumpAddress[9]~I .oe_async_reset = "none";
defparam \jumpAddress[9]~I .oe_power_up = "low";
defparam \jumpAddress[9]~I .oe_register_mode = "none";
defparam \jumpAddress[9]~I .oe_sync_reset = "none";
defparam \jumpAddress[9]~I .operation_mode = "input";
defparam \jumpAddress[9]~I .output_async_reset = "none";
defparam \jumpAddress[9]~I .output_power_up = "low";
defparam \jumpAddress[9]~I .output_register_mode = "none";
defparam \jumpAddress[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N7
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[11]~feeder_combout ),
	.sdata(\jumpAddress~combout [9]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [11]));

// Location: LCCOMB_X14_Y7_N30
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst3|inst7~combout  = \inst24|inst20|inst|inst1|inst2|inst5~0_combout  $ (\inst24|inst10|inst|inst1|inst3|inst7~combout  $ (((\BranchOffset~combout [8] & \Branch~combout ))))

	.dataa(\inst24|inst20|inst|inst1|inst2|inst5~0_combout ),
	.datab(\inst24|inst10|inst|inst1|inst3|inst7~combout ),
	.datac(\BranchOffset~combout [8]),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst3|inst7 .lut_mask = 16'h9666;
defparam \inst24|inst20|inst|inst1|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N24
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[10]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout  = \inst24|inst20|inst|inst1|inst3|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst1|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[8]));
// synopsys translate_off
defparam \jumpAddress[8]~I .input_async_reset = "none";
defparam \jumpAddress[8]~I .input_power_up = "low";
defparam \jumpAddress[8]~I .input_register_mode = "none";
defparam \jumpAddress[8]~I .input_sync_reset = "none";
defparam \jumpAddress[8]~I .oe_async_reset = "none";
defparam \jumpAddress[8]~I .oe_power_up = "low";
defparam \jumpAddress[8]~I .oe_register_mode = "none";
defparam \jumpAddress[8]~I .oe_sync_reset = "none";
defparam \jumpAddress[8]~I .operation_mode = "input";
defparam \jumpAddress[8]~I .output_async_reset = "none";
defparam \jumpAddress[8]~I .output_power_up = "low";
defparam \jumpAddress[8]~I .output_register_mode = "none";
defparam \jumpAddress[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N25
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[10]~feeder_combout ),
	.sdata(\jumpAddress~combout [8]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [10]));

// Location: LCCOMB_X15_Y7_N2
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst2|inst7~combout  = \inst24|inst10|inst|inst1|inst2|inst7~combout  $ (\inst24|inst20|inst|inst1|inst|inst5~0_combout  $ (((\BranchOffset~combout [7] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [7]),
	.datab(\inst24|inst10|inst|inst1|inst2|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst1|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst2|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst|inst1|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N18
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[9]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout  = \inst24|inst20|inst|inst1|inst2|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst1|inst2|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[7]));
// synopsys translate_off
defparam \jumpAddress[7]~I .input_async_reset = "none";
defparam \jumpAddress[7]~I .input_power_up = "low";
defparam \jumpAddress[7]~I .input_register_mode = "none";
defparam \jumpAddress[7]~I .input_sync_reset = "none";
defparam \jumpAddress[7]~I .oe_async_reset = "none";
defparam \jumpAddress[7]~I .oe_power_up = "low";
defparam \jumpAddress[7]~I .oe_register_mode = "none";
defparam \jumpAddress[7]~I .oe_sync_reset = "none";
defparam \jumpAddress[7]~I .operation_mode = "input";
defparam \jumpAddress[7]~I .output_async_reset = "none";
defparam \jumpAddress[7]~I .output_power_up = "low";
defparam \jumpAddress[7]~I .output_register_mode = "none";
defparam \jumpAddress[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N19
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[9]~feeder_combout ),
	.sdata(\jumpAddress~combout [7]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [9]));

// Location: LCCOMB_X15_Y7_N10
cycloneii_lcell_comb \inst24|inst10|inst|inst1|inst|inst7 (
// Equation(s):
// \inst24|inst10|inst|inst1|inst|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [8] $ (((\inst22|LPM_SHIFTREG_component|dffs [7] & (\inst22|LPM_SHIFTREG_component|dffs [6] & \inst24|inst10|inst|inst|inst2|inst~combout ))))

	.dataa(\inst22|LPM_SHIFTREG_component|dffs [7]),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [8]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [6]),
	.datad(\inst24|inst10|inst|inst|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst24|inst10|inst|inst1|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10|inst|inst1|inst|inst7 .lut_mask = 16'h6CCC;
defparam \inst24|inst10|inst|inst1|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneii_lcell_comb \inst24|inst20|inst|inst1|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst1|inst|inst7~combout  = \inst24|inst10|inst|inst1|inst|inst7~combout  $ (\inst24|inst20|inst|inst|inst4|inst5~0_combout  $ (((\Branch~combout  & \BranchOffset~combout [6]))))

	.dataa(\Branch~combout ),
	.datab(\inst24|inst10|inst|inst1|inst|inst7~combout ),
	.datac(\BranchOffset~combout [6]),
	.datad(\inst24|inst20|inst|inst|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst1|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst1|inst|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst|inst1|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[8]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout  = \inst24|inst20|inst|inst1|inst|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst1|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[6]));
// synopsys translate_off
defparam \jumpAddress[6]~I .input_async_reset = "none";
defparam \jumpAddress[6]~I .input_power_up = "low";
defparam \jumpAddress[6]~I .input_register_mode = "none";
defparam \jumpAddress[6]~I .input_sync_reset = "none";
defparam \jumpAddress[6]~I .oe_async_reset = "none";
defparam \jumpAddress[6]~I .oe_power_up = "low";
defparam \jumpAddress[6]~I .oe_register_mode = "none";
defparam \jumpAddress[6]~I .oe_sync_reset = "none";
defparam \jumpAddress[6]~I .operation_mode = "input";
defparam \jumpAddress[6]~I .output_async_reset = "none";
defparam \jumpAddress[6]~I .output_power_up = "low";
defparam \jumpAddress[6]~I .output_register_mode = "none";
defparam \jumpAddress[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y7_N3
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[8]~feeder_combout ),
	.sdata(\jumpAddress~combout [6]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [8]));

// Location: LCCOMB_X15_Y7_N8
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst|inst4|inst7~combout  = \inst24|inst20|inst|inst|inst3|inst5~0_combout  $ (\inst24|inst10|inst|inst|inst4|inst7~combout  $ (((\BranchOffset~combout [5] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [5]),
	.datab(\inst24|inst20|inst|inst|inst3|inst5~0_combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst10|inst|inst|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst4|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst|inst|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N4
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[7]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout  = \inst24|inst20|inst|inst|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[5]));
// synopsys translate_off
defparam \jumpAddress[5]~I .input_async_reset = "none";
defparam \jumpAddress[5]~I .input_power_up = "low";
defparam \jumpAddress[5]~I .input_register_mode = "none";
defparam \jumpAddress[5]~I .input_sync_reset = "none";
defparam \jumpAddress[5]~I .oe_async_reset = "none";
defparam \jumpAddress[5]~I .oe_power_up = "low";
defparam \jumpAddress[5]~I .oe_register_mode = "none";
defparam \jumpAddress[5]~I .oe_sync_reset = "none";
defparam \jumpAddress[5]~I .operation_mode = "input";
defparam \jumpAddress[5]~I .output_async_reset = "none";
defparam \jumpAddress[5]~I .output_power_up = "low";
defparam \jumpAddress[5]~I .output_register_mode = "none";
defparam \jumpAddress[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N5
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[7]~feeder_combout ),
	.sdata(\jumpAddress~combout [5]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [7]));

// Location: LCCOMB_X18_Y7_N8
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst3|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst|inst3|inst7~combout  = \inst24|inst10|inst|inst|inst3|inst7~combout  $ (\inst24|inst20|inst|inst|inst2|inst5~0_combout  $ (((\BranchOffset~combout [4] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [4]),
	.datab(\inst24|inst10|inst|inst|inst3|inst7~combout ),
	.datac(\inst24|inst20|inst|inst|inst2|inst5~0_combout ),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst3|inst7 .lut_mask = 16'h963C;
defparam \inst24|inst20|inst|inst|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[6]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout  = \inst24|inst20|inst|inst|inst3|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst|inst3|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[4]));
// synopsys translate_off
defparam \jumpAddress[4]~I .input_async_reset = "none";
defparam \jumpAddress[4]~I .input_power_up = "low";
defparam \jumpAddress[4]~I .input_register_mode = "none";
defparam \jumpAddress[4]~I .input_sync_reset = "none";
defparam \jumpAddress[4]~I .oe_async_reset = "none";
defparam \jumpAddress[4]~I .oe_power_up = "low";
defparam \jumpAddress[4]~I .oe_register_mode = "none";
defparam \jumpAddress[4]~I .oe_sync_reset = "none";
defparam \jumpAddress[4]~I .operation_mode = "input";
defparam \jumpAddress[4]~I .output_async_reset = "none";
defparam \jumpAddress[4]~I .output_power_up = "low";
defparam \jumpAddress[4]~I .output_register_mode = "none";
defparam \jumpAddress[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y7_N23
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[6]~feeder_combout ),
	.sdata(\jumpAddress~combout [4]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [6]));

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[3]));
// synopsys translate_off
defparam \BranchOffset[3]~I .input_async_reset = "none";
defparam \BranchOffset[3]~I .input_power_up = "low";
defparam \BranchOffset[3]~I .input_register_mode = "none";
defparam \BranchOffset[3]~I .input_sync_reset = "none";
defparam \BranchOffset[3]~I .oe_async_reset = "none";
defparam \BranchOffset[3]~I .oe_power_up = "low";
defparam \BranchOffset[3]~I .oe_register_mode = "none";
defparam \BranchOffset[3]~I .oe_sync_reset = "none";
defparam \BranchOffset[3]~I .operation_mode = "input";
defparam \BranchOffset[3]~I .output_async_reset = "none";
defparam \BranchOffset[3]~I .output_power_up = "low";
defparam \BranchOffset[3]~I .output_register_mode = "none";
defparam \BranchOffset[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst2|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst|inst2|inst7~combout  = \inst24|inst20|inst|inst|inst|inst5~0_combout  $ (\inst24|inst10|inst|inst|inst2|inst7~combout  $ (((\BranchOffset~combout [3] & \Branch~combout ))))

	.dataa(\inst24|inst20|inst|inst|inst|inst5~0_combout ),
	.datab(\inst24|inst10|inst|inst|inst2|inst7~combout ),
	.datac(\BranchOffset~combout [3]),
	.datad(\Branch~combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst2|inst7 .lut_mask = 16'h9666;
defparam \inst24|inst20|inst|inst|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[5]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout  = \inst24|inst20|inst|inst|inst2|inst7~combout 

	.dataa(vcc),
	.datab(\inst24|inst20|inst|inst|inst2|inst7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[5]~feeder .lut_mask = 16'hCCCC;
defparam \inst|LPM_SHIFTREG_component|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[3]));
// synopsys translate_off
defparam \jumpAddress[3]~I .input_async_reset = "none";
defparam \jumpAddress[3]~I .input_power_up = "low";
defparam \jumpAddress[3]~I .input_register_mode = "none";
defparam \jumpAddress[3]~I .input_sync_reset = "none";
defparam \jumpAddress[3]~I .oe_async_reset = "none";
defparam \jumpAddress[3]~I .oe_power_up = "low";
defparam \jumpAddress[3]~I .oe_register_mode = "none";
defparam \jumpAddress[3]~I .oe_sync_reset = "none";
defparam \jumpAddress[3]~I .operation_mode = "input";
defparam \jumpAddress[3]~I .output_async_reset = "none";
defparam \jumpAddress[3]~I .output_power_up = "low";
defparam \jumpAddress[3]~I .output_register_mode = "none";
defparam \jumpAddress[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y7_N21
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[5]~feeder_combout ),
	.sdata(\jumpAddress~combout [3]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [5]));

// Location: LCCOMB_X15_Y7_N14
cycloneii_lcell_comb \inst24|inst20|inst|inst|inst|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst|inst|inst7~combout  = \inst24|inst10|inst|inst|inst|inst7~combout  $ (\inst24|inst20|inst|inst3|inst4|inst5~0_combout  $ (((\BranchOffset~combout [2] & \Branch~combout ))))

	.dataa(\BranchOffset~combout [2]),
	.datab(\inst24|inst10|inst|inst|inst|inst7~combout ),
	.datac(\Branch~combout ),
	.datad(\inst24|inst20|inst|inst3|inst4|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst|inst|inst7 .lut_mask = 16'h936C;
defparam \inst24|inst20|inst|inst|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N22
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[4]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout  = \inst24|inst20|inst|inst|inst|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst|inst|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[2]));
// synopsys translate_off
defparam \jumpAddress[2]~I .input_async_reset = "none";
defparam \jumpAddress[2]~I .input_power_up = "low";
defparam \jumpAddress[2]~I .input_register_mode = "none";
defparam \jumpAddress[2]~I .input_sync_reset = "none";
defparam \jumpAddress[2]~I .oe_async_reset = "none";
defparam \jumpAddress[2]~I .oe_power_up = "low";
defparam \jumpAddress[2]~I .oe_register_mode = "none";
defparam \jumpAddress[2]~I .oe_sync_reset = "none";
defparam \jumpAddress[2]~I .operation_mode = "input";
defparam \jumpAddress[2]~I .output_async_reset = "none";
defparam \jumpAddress[2]~I .output_power_up = "low";
defparam \jumpAddress[2]~I .output_register_mode = "none";
defparam \jumpAddress[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y11_N23
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[4]~feeder_combout ),
	.sdata(\jumpAddress~combout [2]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [4]));

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BranchOffset[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\BranchOffset~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BranchOffset[1]));
// synopsys translate_off
defparam \BranchOffset[1]~I .input_async_reset = "none";
defparam \BranchOffset[1]~I .input_power_up = "low";
defparam \BranchOffset[1]~I .input_register_mode = "none";
defparam \BranchOffset[1]~I .input_sync_reset = "none";
defparam \BranchOffset[1]~I .oe_async_reset = "none";
defparam \BranchOffset[1]~I .oe_power_up = "low";
defparam \BranchOffset[1]~I .oe_register_mode = "none";
defparam \BranchOffset[1]~I .oe_sync_reset = "none";
defparam \BranchOffset[1]~I .operation_mode = "input";
defparam \BranchOffset[1]~I .output_async_reset = "none";
defparam \BranchOffset[1]~I .output_power_up = "low";
defparam \BranchOffset[1]~I .output_register_mode = "none";
defparam \BranchOffset[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1 (
// Equation(s):
// \inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout  = (\Branch~combout  & \BranchOffset~combout [1])

	.dataa(vcc),
	.datab(\Branch~combout ),
	.datac(\BranchOffset~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1 .lut_mask = 16'hC0C0;
defparam \inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \inst24|inst20|inst|inst3|inst4|inst7 (
// Equation(s):
// \inst24|inst20|inst|inst3|inst4|inst7~combout  = \inst22|LPM_SHIFTREG_component|dffs [3] $ (\inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout  $ (((\inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout ) # 
// (\inst22|LPM_SHIFTREG_component|dffs [2]))))

	.dataa(\inst24|inst18|LPM_MUX_component|auto_generated|result_node[2]~0_combout ),
	.datab(\inst22|LPM_SHIFTREG_component|dffs [2]),
	.datac(\inst22|LPM_SHIFTREG_component|dffs [3]),
	.datad(\inst24|inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst3|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst3|inst4|inst7 .lut_mask = 16'hE11E;
defparam \inst24|inst20|inst|inst3|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[3]~feeder (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout  = \inst24|inst20|inst|inst3|inst4|inst7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|inst20|inst|inst3|inst4|inst7~combout ),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|LPM_SHIFTREG_component|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[1]));
// synopsys translate_off
defparam \jumpAddress[1]~I .input_async_reset = "none";
defparam \jumpAddress[1]~I .input_power_up = "low";
defparam \jumpAddress[1]~I .input_register_mode = "none";
defparam \jumpAddress[1]~I .input_sync_reset = "none";
defparam \jumpAddress[1]~I .oe_async_reset = "none";
defparam \jumpAddress[1]~I .oe_power_up = "low";
defparam \jumpAddress[1]~I .oe_register_mode = "none";
defparam \jumpAddress[1]~I .oe_sync_reset = "none";
defparam \jumpAddress[1]~I .operation_mode = "input";
defparam \jumpAddress[1]~I .output_async_reset = "none";
defparam \jumpAddress[1]~I .output_power_up = "low";
defparam \jumpAddress[1]~I .output_register_mode = "none";
defparam \jumpAddress[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y7_N3
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[3]~feeder_combout ),
	.sdata(\jumpAddress~combout [1]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [3]));

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \inst24|inst20|inst|inst3|inst3|inst6 (
// Equation(s):
// \inst24|inst20|inst|inst3|inst3|inst6~combout  = \inst22|LPM_SHIFTREG_component|dffs [2] $ (((!\Branch~combout ) # (!\BranchOffset~combout [0])))

	.dataa(\BranchOffset~combout [0]),
	.datab(\Branch~combout ),
	.datac(vcc),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [2]),
	.cin(gnd),
	.combout(\inst24|inst20|inst|inst3|inst3|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst20|inst|inst3|inst3|inst6 .lut_mask = 16'h8877;
defparam \inst24|inst20|inst|inst3|inst3|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpAddress[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpAddress~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpAddress[0]));
// synopsys translate_off
defparam \jumpAddress[0]~I .input_async_reset = "none";
defparam \jumpAddress[0]~I .input_power_up = "low";
defparam \jumpAddress[0]~I .input_register_mode = "none";
defparam \jumpAddress[0]~I .input_sync_reset = "none";
defparam \jumpAddress[0]~I .oe_async_reset = "none";
defparam \jumpAddress[0]~I .oe_power_up = "low";
defparam \jumpAddress[0]~I .oe_register_mode = "none";
defparam \jumpAddress[0]~I .oe_sync_reset = "none";
defparam \jumpAddress[0]~I .operation_mode = "input";
defparam \jumpAddress[0]~I .output_async_reset = "none";
defparam \jumpAddress[0]~I .output_power_up = "low";
defparam \jumpAddress[0]~I .output_register_mode = "none";
defparam \jumpAddress[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y7_N17
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst24|inst20|inst|inst3|inst3|inst6~combout ),
	.sdata(\jumpAddress~combout [0]),
	.aclr(gnd),
	.sclr(!\Reset~combout ),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [2]));

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[1]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[1]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[1]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[1]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[1]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[1]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N12
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[1]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[1]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INITIAL_VALUE_OF_PC~combout [1]),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \inst22|LPM_SHIFTREG_component|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N13
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [1]));

// Location: LCCOMB_X7_Y11_N0
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[1]~4 (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[1]~4_combout  = (!\Jump~combout  & (\Reset~combout  & \inst22|LPM_SHIFTREG_component|dffs [1]))

	.dataa(vcc),
	.datab(\Jump~combout ),
	.datac(\Reset~combout ),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [1]),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[1]~4 .lut_mask = 16'h3000;
defparam \inst|LPM_SHIFTREG_component|dffs[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N1
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[1]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [1]));

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INITIAL_VALUE_OF_PC[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INITIAL_VALUE_OF_PC~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INITIAL_VALUE_OF_PC[0]));
// synopsys translate_off
defparam \INITIAL_VALUE_OF_PC[0]~I .input_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .input_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[0]~I .input_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .input_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .oe_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .oe_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[0]~I .oe_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .oe_sync_reset = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .operation_mode = "input";
defparam \INITIAL_VALUE_OF_PC[0]~I .output_async_reset = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .output_power_up = "low";
defparam \INITIAL_VALUE_OF_PC[0]~I .output_register_mode = "none";
defparam \INITIAL_VALUE_OF_PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneii_lcell_comb \inst22|LPM_SHIFTREG_component|dffs[0]~feeder (
// Equation(s):
// \inst22|LPM_SHIFTREG_component|dffs[0]~feeder_combout  = \INITIAL_VALUE_OF_PC~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\INITIAL_VALUE_OF_PC~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|LPM_SHIFTREG_component|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LPM_SHIFTREG_component|dffs[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|LPM_SHIFTREG_component|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N27
cycloneii_lcell_ff \inst22|LPM_SHIFTREG_component|dffs[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst22|LPM_SHIFTREG_component|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|LPM_SHIFTREG_component|dffs [0]));

// Location: LCCOMB_X7_Y11_N2
cycloneii_lcell_comb \inst|LPM_SHIFTREG_component|dffs[0]~5 (
// Equation(s):
// \inst|LPM_SHIFTREG_component|dffs[0]~5_combout  = (!\Jump~combout  & (\Reset~combout  & \inst22|LPM_SHIFTREG_component|dffs [0]))

	.dataa(vcc),
	.datab(\Jump~combout ),
	.datac(\Reset~combout ),
	.datad(\inst22|LPM_SHIFTREG_component|dffs [0]),
	.cin(gnd),
	.combout(\inst|LPM_SHIFTREG_component|dffs[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_SHIFTREG_component|dffs[0]~5 .lut_mask = 16'h3000;
defparam \inst|LPM_SHIFTREG_component|dffs[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N3
cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|LPM_SHIFTREG_component|dffs[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [0]));

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[31]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[31]));
// synopsys translate_off
defparam \OUT[31]~I .input_async_reset = "none";
defparam \OUT[31]~I .input_power_up = "low";
defparam \OUT[31]~I .input_register_mode = "none";
defparam \OUT[31]~I .input_sync_reset = "none";
defparam \OUT[31]~I .oe_async_reset = "none";
defparam \OUT[31]~I .oe_power_up = "low";
defparam \OUT[31]~I .oe_register_mode = "none";
defparam \OUT[31]~I .oe_sync_reset = "none";
defparam \OUT[31]~I .operation_mode = "output";
defparam \OUT[31]~I .output_async_reset = "none";
defparam \OUT[31]~I .output_power_up = "low";
defparam \OUT[31]~I .output_register_mode = "none";
defparam \OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[30]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[30]));
// synopsys translate_off
defparam \OUT[30]~I .input_async_reset = "none";
defparam \OUT[30]~I .input_power_up = "low";
defparam \OUT[30]~I .input_register_mode = "none";
defparam \OUT[30]~I .input_sync_reset = "none";
defparam \OUT[30]~I .oe_async_reset = "none";
defparam \OUT[30]~I .oe_power_up = "low";
defparam \OUT[30]~I .oe_register_mode = "none";
defparam \OUT[30]~I .oe_sync_reset = "none";
defparam \OUT[30]~I .operation_mode = "output";
defparam \OUT[30]~I .output_async_reset = "none";
defparam \OUT[30]~I .output_power_up = "low";
defparam \OUT[30]~I .output_register_mode = "none";
defparam \OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[29]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[29]));
// synopsys translate_off
defparam \OUT[29]~I .input_async_reset = "none";
defparam \OUT[29]~I .input_power_up = "low";
defparam \OUT[29]~I .input_register_mode = "none";
defparam \OUT[29]~I .input_sync_reset = "none";
defparam \OUT[29]~I .oe_async_reset = "none";
defparam \OUT[29]~I .oe_power_up = "low";
defparam \OUT[29]~I .oe_register_mode = "none";
defparam \OUT[29]~I .oe_sync_reset = "none";
defparam \OUT[29]~I .operation_mode = "output";
defparam \OUT[29]~I .output_async_reset = "none";
defparam \OUT[29]~I .output_power_up = "low";
defparam \OUT[29]~I .output_register_mode = "none";
defparam \OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[28]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[28]));
// synopsys translate_off
defparam \OUT[28]~I .input_async_reset = "none";
defparam \OUT[28]~I .input_power_up = "low";
defparam \OUT[28]~I .input_register_mode = "none";
defparam \OUT[28]~I .input_sync_reset = "none";
defparam \OUT[28]~I .oe_async_reset = "none";
defparam \OUT[28]~I .oe_power_up = "low";
defparam \OUT[28]~I .oe_register_mode = "none";
defparam \OUT[28]~I .oe_sync_reset = "none";
defparam \OUT[28]~I .operation_mode = "output";
defparam \OUT[28]~I .output_async_reset = "none";
defparam \OUT[28]~I .output_power_up = "low";
defparam \OUT[28]~I .output_register_mode = "none";
defparam \OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[27]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[27]));
// synopsys translate_off
defparam \OUT[27]~I .input_async_reset = "none";
defparam \OUT[27]~I .input_power_up = "low";
defparam \OUT[27]~I .input_register_mode = "none";
defparam \OUT[27]~I .input_sync_reset = "none";
defparam \OUT[27]~I .oe_async_reset = "none";
defparam \OUT[27]~I .oe_power_up = "low";
defparam \OUT[27]~I .oe_register_mode = "none";
defparam \OUT[27]~I .oe_sync_reset = "none";
defparam \OUT[27]~I .operation_mode = "output";
defparam \OUT[27]~I .output_async_reset = "none";
defparam \OUT[27]~I .output_power_up = "low";
defparam \OUT[27]~I .output_register_mode = "none";
defparam \OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[26]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[26]));
// synopsys translate_off
defparam \OUT[26]~I .input_async_reset = "none";
defparam \OUT[26]~I .input_power_up = "low";
defparam \OUT[26]~I .input_register_mode = "none";
defparam \OUT[26]~I .input_sync_reset = "none";
defparam \OUT[26]~I .oe_async_reset = "none";
defparam \OUT[26]~I .oe_power_up = "low";
defparam \OUT[26]~I .oe_register_mode = "none";
defparam \OUT[26]~I .oe_sync_reset = "none";
defparam \OUT[26]~I .operation_mode = "output";
defparam \OUT[26]~I .output_async_reset = "none";
defparam \OUT[26]~I .output_power_up = "low";
defparam \OUT[26]~I .output_register_mode = "none";
defparam \OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[25]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[25]));
// synopsys translate_off
defparam \OUT[25]~I .input_async_reset = "none";
defparam \OUT[25]~I .input_power_up = "low";
defparam \OUT[25]~I .input_register_mode = "none";
defparam \OUT[25]~I .input_sync_reset = "none";
defparam \OUT[25]~I .oe_async_reset = "none";
defparam \OUT[25]~I .oe_power_up = "low";
defparam \OUT[25]~I .oe_register_mode = "none";
defparam \OUT[25]~I .oe_sync_reset = "none";
defparam \OUT[25]~I .operation_mode = "output";
defparam \OUT[25]~I .output_async_reset = "none";
defparam \OUT[25]~I .output_power_up = "low";
defparam \OUT[25]~I .output_register_mode = "none";
defparam \OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[24]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[24]));
// synopsys translate_off
defparam \OUT[24]~I .input_async_reset = "none";
defparam \OUT[24]~I .input_power_up = "low";
defparam \OUT[24]~I .input_register_mode = "none";
defparam \OUT[24]~I .input_sync_reset = "none";
defparam \OUT[24]~I .oe_async_reset = "none";
defparam \OUT[24]~I .oe_power_up = "low";
defparam \OUT[24]~I .oe_register_mode = "none";
defparam \OUT[24]~I .oe_sync_reset = "none";
defparam \OUT[24]~I .operation_mode = "output";
defparam \OUT[24]~I .output_async_reset = "none";
defparam \OUT[24]~I .output_power_up = "low";
defparam \OUT[24]~I .output_register_mode = "none";
defparam \OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[23]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[23]));
// synopsys translate_off
defparam \OUT[23]~I .input_async_reset = "none";
defparam \OUT[23]~I .input_power_up = "low";
defparam \OUT[23]~I .input_register_mode = "none";
defparam \OUT[23]~I .input_sync_reset = "none";
defparam \OUT[23]~I .oe_async_reset = "none";
defparam \OUT[23]~I .oe_power_up = "low";
defparam \OUT[23]~I .oe_register_mode = "none";
defparam \OUT[23]~I .oe_sync_reset = "none";
defparam \OUT[23]~I .operation_mode = "output";
defparam \OUT[23]~I .output_async_reset = "none";
defparam \OUT[23]~I .output_power_up = "low";
defparam \OUT[23]~I .output_register_mode = "none";
defparam \OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[22]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[22]));
// synopsys translate_off
defparam \OUT[22]~I .input_async_reset = "none";
defparam \OUT[22]~I .input_power_up = "low";
defparam \OUT[22]~I .input_register_mode = "none";
defparam \OUT[22]~I .input_sync_reset = "none";
defparam \OUT[22]~I .oe_async_reset = "none";
defparam \OUT[22]~I .oe_power_up = "low";
defparam \OUT[22]~I .oe_register_mode = "none";
defparam \OUT[22]~I .oe_sync_reset = "none";
defparam \OUT[22]~I .operation_mode = "output";
defparam \OUT[22]~I .output_async_reset = "none";
defparam \OUT[22]~I .output_power_up = "low";
defparam \OUT[22]~I .output_register_mode = "none";
defparam \OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[21]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[21]));
// synopsys translate_off
defparam \OUT[21]~I .input_async_reset = "none";
defparam \OUT[21]~I .input_power_up = "low";
defparam \OUT[21]~I .input_register_mode = "none";
defparam \OUT[21]~I .input_sync_reset = "none";
defparam \OUT[21]~I .oe_async_reset = "none";
defparam \OUT[21]~I .oe_power_up = "low";
defparam \OUT[21]~I .oe_register_mode = "none";
defparam \OUT[21]~I .oe_sync_reset = "none";
defparam \OUT[21]~I .operation_mode = "output";
defparam \OUT[21]~I .output_async_reset = "none";
defparam \OUT[21]~I .output_power_up = "low";
defparam \OUT[21]~I .output_register_mode = "none";
defparam \OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[20]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[20]));
// synopsys translate_off
defparam \OUT[20]~I .input_async_reset = "none";
defparam \OUT[20]~I .input_power_up = "low";
defparam \OUT[20]~I .input_register_mode = "none";
defparam \OUT[20]~I .input_sync_reset = "none";
defparam \OUT[20]~I .oe_async_reset = "none";
defparam \OUT[20]~I .oe_power_up = "low";
defparam \OUT[20]~I .oe_register_mode = "none";
defparam \OUT[20]~I .oe_sync_reset = "none";
defparam \OUT[20]~I .operation_mode = "output";
defparam \OUT[20]~I .output_async_reset = "none";
defparam \OUT[20]~I .output_power_up = "low";
defparam \OUT[20]~I .output_register_mode = "none";
defparam \OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[19]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[19]));
// synopsys translate_off
defparam \OUT[19]~I .input_async_reset = "none";
defparam \OUT[19]~I .input_power_up = "low";
defparam \OUT[19]~I .input_register_mode = "none";
defparam \OUT[19]~I .input_sync_reset = "none";
defparam \OUT[19]~I .oe_async_reset = "none";
defparam \OUT[19]~I .oe_power_up = "low";
defparam \OUT[19]~I .oe_register_mode = "none";
defparam \OUT[19]~I .oe_sync_reset = "none";
defparam \OUT[19]~I .operation_mode = "output";
defparam \OUT[19]~I .output_async_reset = "none";
defparam \OUT[19]~I .output_power_up = "low";
defparam \OUT[19]~I .output_register_mode = "none";
defparam \OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[18]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[18]));
// synopsys translate_off
defparam \OUT[18]~I .input_async_reset = "none";
defparam \OUT[18]~I .input_power_up = "low";
defparam \OUT[18]~I .input_register_mode = "none";
defparam \OUT[18]~I .input_sync_reset = "none";
defparam \OUT[18]~I .oe_async_reset = "none";
defparam \OUT[18]~I .oe_power_up = "low";
defparam \OUT[18]~I .oe_register_mode = "none";
defparam \OUT[18]~I .oe_sync_reset = "none";
defparam \OUT[18]~I .operation_mode = "output";
defparam \OUT[18]~I .output_async_reset = "none";
defparam \OUT[18]~I .output_power_up = "low";
defparam \OUT[18]~I .output_register_mode = "none";
defparam \OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[17]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[17]));
// synopsys translate_off
defparam \OUT[17]~I .input_async_reset = "none";
defparam \OUT[17]~I .input_power_up = "low";
defparam \OUT[17]~I .input_register_mode = "none";
defparam \OUT[17]~I .input_sync_reset = "none";
defparam \OUT[17]~I .oe_async_reset = "none";
defparam \OUT[17]~I .oe_power_up = "low";
defparam \OUT[17]~I .oe_register_mode = "none";
defparam \OUT[17]~I .oe_sync_reset = "none";
defparam \OUT[17]~I .operation_mode = "output";
defparam \OUT[17]~I .output_async_reset = "none";
defparam \OUT[17]~I .output_power_up = "low";
defparam \OUT[17]~I .output_register_mode = "none";
defparam \OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[16]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[16]));
// synopsys translate_off
defparam \OUT[16]~I .input_async_reset = "none";
defparam \OUT[16]~I .input_power_up = "low";
defparam \OUT[16]~I .input_register_mode = "none";
defparam \OUT[16]~I .input_sync_reset = "none";
defparam \OUT[16]~I .oe_async_reset = "none";
defparam \OUT[16]~I .oe_power_up = "low";
defparam \OUT[16]~I .oe_register_mode = "none";
defparam \OUT[16]~I .oe_sync_reset = "none";
defparam \OUT[16]~I .operation_mode = "output";
defparam \OUT[16]~I .output_async_reset = "none";
defparam \OUT[16]~I .output_power_up = "low";
defparam \OUT[16]~I .output_register_mode = "none";
defparam \OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[15]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[15]));
// synopsys translate_off
defparam \OUT[15]~I .input_async_reset = "none";
defparam \OUT[15]~I .input_power_up = "low";
defparam \OUT[15]~I .input_register_mode = "none";
defparam \OUT[15]~I .input_sync_reset = "none";
defparam \OUT[15]~I .oe_async_reset = "none";
defparam \OUT[15]~I .oe_power_up = "low";
defparam \OUT[15]~I .oe_register_mode = "none";
defparam \OUT[15]~I .oe_sync_reset = "none";
defparam \OUT[15]~I .operation_mode = "output";
defparam \OUT[15]~I .output_async_reset = "none";
defparam \OUT[15]~I .output_power_up = "low";
defparam \OUT[15]~I .output_register_mode = "none";
defparam \OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[14]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[14]));
// synopsys translate_off
defparam \OUT[14]~I .input_async_reset = "none";
defparam \OUT[14]~I .input_power_up = "low";
defparam \OUT[14]~I .input_register_mode = "none";
defparam \OUT[14]~I .input_sync_reset = "none";
defparam \OUT[14]~I .oe_async_reset = "none";
defparam \OUT[14]~I .oe_power_up = "low";
defparam \OUT[14]~I .oe_register_mode = "none";
defparam \OUT[14]~I .oe_sync_reset = "none";
defparam \OUT[14]~I .operation_mode = "output";
defparam \OUT[14]~I .output_async_reset = "none";
defparam \OUT[14]~I .output_power_up = "low";
defparam \OUT[14]~I .output_register_mode = "none";
defparam \OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[13]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[13]));
// synopsys translate_off
defparam \OUT[13]~I .input_async_reset = "none";
defparam \OUT[13]~I .input_power_up = "low";
defparam \OUT[13]~I .input_register_mode = "none";
defparam \OUT[13]~I .input_sync_reset = "none";
defparam \OUT[13]~I .oe_async_reset = "none";
defparam \OUT[13]~I .oe_power_up = "low";
defparam \OUT[13]~I .oe_register_mode = "none";
defparam \OUT[13]~I .oe_sync_reset = "none";
defparam \OUT[13]~I .operation_mode = "output";
defparam \OUT[13]~I .output_async_reset = "none";
defparam \OUT[13]~I .output_power_up = "low";
defparam \OUT[13]~I .output_register_mode = "none";
defparam \OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[12]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[12]));
// synopsys translate_off
defparam \OUT[12]~I .input_async_reset = "none";
defparam \OUT[12]~I .input_power_up = "low";
defparam \OUT[12]~I .input_register_mode = "none";
defparam \OUT[12]~I .input_sync_reset = "none";
defparam \OUT[12]~I .oe_async_reset = "none";
defparam \OUT[12]~I .oe_power_up = "low";
defparam \OUT[12]~I .oe_register_mode = "none";
defparam \OUT[12]~I .oe_sync_reset = "none";
defparam \OUT[12]~I .operation_mode = "output";
defparam \OUT[12]~I .output_async_reset = "none";
defparam \OUT[12]~I .output_power_up = "low";
defparam \OUT[12]~I .output_register_mode = "none";
defparam \OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[11]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[11]));
// synopsys translate_off
defparam \OUT[11]~I .input_async_reset = "none";
defparam \OUT[11]~I .input_power_up = "low";
defparam \OUT[11]~I .input_register_mode = "none";
defparam \OUT[11]~I .input_sync_reset = "none";
defparam \OUT[11]~I .oe_async_reset = "none";
defparam \OUT[11]~I .oe_power_up = "low";
defparam \OUT[11]~I .oe_register_mode = "none";
defparam \OUT[11]~I .oe_sync_reset = "none";
defparam \OUT[11]~I .operation_mode = "output";
defparam \OUT[11]~I .output_async_reset = "none";
defparam \OUT[11]~I .output_power_up = "low";
defparam \OUT[11]~I .output_register_mode = "none";
defparam \OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[10]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[10]));
// synopsys translate_off
defparam \OUT[10]~I .input_async_reset = "none";
defparam \OUT[10]~I .input_power_up = "low";
defparam \OUT[10]~I .input_register_mode = "none";
defparam \OUT[10]~I .input_sync_reset = "none";
defparam \OUT[10]~I .oe_async_reset = "none";
defparam \OUT[10]~I .oe_power_up = "low";
defparam \OUT[10]~I .oe_register_mode = "none";
defparam \OUT[10]~I .oe_sync_reset = "none";
defparam \OUT[10]~I .operation_mode = "output";
defparam \OUT[10]~I .output_async_reset = "none";
defparam \OUT[10]~I .output_power_up = "low";
defparam \OUT[10]~I .output_register_mode = "none";
defparam \OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[9]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[9]));
// synopsys translate_off
defparam \OUT[9]~I .input_async_reset = "none";
defparam \OUT[9]~I .input_power_up = "low";
defparam \OUT[9]~I .input_register_mode = "none";
defparam \OUT[9]~I .input_sync_reset = "none";
defparam \OUT[9]~I .oe_async_reset = "none";
defparam \OUT[9]~I .oe_power_up = "low";
defparam \OUT[9]~I .oe_register_mode = "none";
defparam \OUT[9]~I .oe_sync_reset = "none";
defparam \OUT[9]~I .operation_mode = "output";
defparam \OUT[9]~I .output_async_reset = "none";
defparam \OUT[9]~I .output_power_up = "low";
defparam \OUT[9]~I .output_register_mode = "none";
defparam \OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[8]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[8]));
// synopsys translate_off
defparam \OUT[8]~I .input_async_reset = "none";
defparam \OUT[8]~I .input_power_up = "low";
defparam \OUT[8]~I .input_register_mode = "none";
defparam \OUT[8]~I .input_sync_reset = "none";
defparam \OUT[8]~I .oe_async_reset = "none";
defparam \OUT[8]~I .oe_power_up = "low";
defparam \OUT[8]~I .oe_register_mode = "none";
defparam \OUT[8]~I .oe_sync_reset = "none";
defparam \OUT[8]~I .operation_mode = "output";
defparam \OUT[8]~I .output_async_reset = "none";
defparam \OUT[8]~I .output_power_up = "low";
defparam \OUT[8]~I .output_register_mode = "none";
defparam \OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[7]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[7]));
// synopsys translate_off
defparam \OUT[7]~I .input_async_reset = "none";
defparam \OUT[7]~I .input_power_up = "low";
defparam \OUT[7]~I .input_register_mode = "none";
defparam \OUT[7]~I .input_sync_reset = "none";
defparam \OUT[7]~I .oe_async_reset = "none";
defparam \OUT[7]~I .oe_power_up = "low";
defparam \OUT[7]~I .oe_register_mode = "none";
defparam \OUT[7]~I .oe_sync_reset = "none";
defparam \OUT[7]~I .operation_mode = "output";
defparam \OUT[7]~I .output_async_reset = "none";
defparam \OUT[7]~I .output_power_up = "low";
defparam \OUT[7]~I .output_register_mode = "none";
defparam \OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[6]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[6]));
// synopsys translate_off
defparam \OUT[6]~I .input_async_reset = "none";
defparam \OUT[6]~I .input_power_up = "low";
defparam \OUT[6]~I .input_register_mode = "none";
defparam \OUT[6]~I .input_sync_reset = "none";
defparam \OUT[6]~I .oe_async_reset = "none";
defparam \OUT[6]~I .oe_power_up = "low";
defparam \OUT[6]~I .oe_register_mode = "none";
defparam \OUT[6]~I .oe_sync_reset = "none";
defparam \OUT[6]~I .operation_mode = "output";
defparam \OUT[6]~I .output_async_reset = "none";
defparam \OUT[6]~I .output_power_up = "low";
defparam \OUT[6]~I .output_register_mode = "none";
defparam \OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[5]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[5]));
// synopsys translate_off
defparam \OUT[5]~I .input_async_reset = "none";
defparam \OUT[5]~I .input_power_up = "low";
defparam \OUT[5]~I .input_register_mode = "none";
defparam \OUT[5]~I .input_sync_reset = "none";
defparam \OUT[5]~I .oe_async_reset = "none";
defparam \OUT[5]~I .oe_power_up = "low";
defparam \OUT[5]~I .oe_register_mode = "none";
defparam \OUT[5]~I .oe_sync_reset = "none";
defparam \OUT[5]~I .operation_mode = "output";
defparam \OUT[5]~I .output_async_reset = "none";
defparam \OUT[5]~I .output_power_up = "low";
defparam \OUT[5]~I .output_register_mode = "none";
defparam \OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[4]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[4]));
// synopsys translate_off
defparam \OUT[4]~I .input_async_reset = "none";
defparam \OUT[4]~I .input_power_up = "low";
defparam \OUT[4]~I .input_register_mode = "none";
defparam \OUT[4]~I .input_sync_reset = "none";
defparam \OUT[4]~I .oe_async_reset = "none";
defparam \OUT[4]~I .oe_power_up = "low";
defparam \OUT[4]~I .oe_register_mode = "none";
defparam \OUT[4]~I .oe_sync_reset = "none";
defparam \OUT[4]~I .operation_mode = "output";
defparam \OUT[4]~I .output_async_reset = "none";
defparam \OUT[4]~I .output_power_up = "low";
defparam \OUT[4]~I .output_register_mode = "none";
defparam \OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[3]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[3]));
// synopsys translate_off
defparam \OUT[3]~I .input_async_reset = "none";
defparam \OUT[3]~I .input_power_up = "low";
defparam \OUT[3]~I .input_register_mode = "none";
defparam \OUT[3]~I .input_sync_reset = "none";
defparam \OUT[3]~I .oe_async_reset = "none";
defparam \OUT[3]~I .oe_power_up = "low";
defparam \OUT[3]~I .oe_register_mode = "none";
defparam \OUT[3]~I .oe_sync_reset = "none";
defparam \OUT[3]~I .operation_mode = "output";
defparam \OUT[3]~I .output_async_reset = "none";
defparam \OUT[3]~I .output_power_up = "low";
defparam \OUT[3]~I .output_register_mode = "none";
defparam \OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[2]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[2]));
// synopsys translate_off
defparam \OUT[2]~I .input_async_reset = "none";
defparam \OUT[2]~I .input_power_up = "low";
defparam \OUT[2]~I .input_register_mode = "none";
defparam \OUT[2]~I .input_sync_reset = "none";
defparam \OUT[2]~I .oe_async_reset = "none";
defparam \OUT[2]~I .oe_power_up = "low";
defparam \OUT[2]~I .oe_register_mode = "none";
defparam \OUT[2]~I .oe_sync_reset = "none";
defparam \OUT[2]~I .operation_mode = "output";
defparam \OUT[2]~I .output_async_reset = "none";
defparam \OUT[2]~I .output_power_up = "low";
defparam \OUT[2]~I .output_register_mode = "none";
defparam \OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[1]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[1]));
// synopsys translate_off
defparam \OUT[1]~I .input_async_reset = "none";
defparam \OUT[1]~I .input_power_up = "low";
defparam \OUT[1]~I .input_register_mode = "none";
defparam \OUT[1]~I .input_sync_reset = "none";
defparam \OUT[1]~I .oe_async_reset = "none";
defparam \OUT[1]~I .oe_power_up = "low";
defparam \OUT[1]~I .oe_register_mode = "none";
defparam \OUT[1]~I .oe_sync_reset = "none";
defparam \OUT[1]~I .operation_mode = "output";
defparam \OUT[1]~I .output_async_reset = "none";
defparam \OUT[1]~I .output_power_up = "low";
defparam \OUT[1]~I .output_register_mode = "none";
defparam \OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[0]~I (
	.datain(\inst|LPM_SHIFTREG_component|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[0]));
// synopsys translate_off
defparam \OUT[0]~I .input_async_reset = "none";
defparam \OUT[0]~I .input_power_up = "low";
defparam \OUT[0]~I .input_register_mode = "none";
defparam \OUT[0]~I .input_sync_reset = "none";
defparam \OUT[0]~I .oe_async_reset = "none";
defparam \OUT[0]~I .oe_power_up = "low";
defparam \OUT[0]~I .oe_register_mode = "none";
defparam \OUT[0]~I .oe_sync_reset = "none";
defparam \OUT[0]~I .operation_mode = "output";
defparam \OUT[0]~I .output_async_reset = "none";
defparam \OUT[0]~I .output_power_up = "low";
defparam \OUT[0]~I .output_register_mode = "none";
defparam \OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
