// Seed: 1380215434
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout tri id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd5,
    parameter id_3 = 32'd60
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
  inout logic [7:0] id_4;
  input wire _id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_4[id_3==1'b0<1] = id_6[id_1 :-1];
  xnor primCall (id_6, id_2, id_4);
endmodule
