{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543079178175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543079178175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 12:06:18 2018 " "Processing started: Sat Nov 24 12:06:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543079178175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543079178175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543079178175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543079178800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output1-compor " "Found design unit 1: output1-compor" {  } { { "output1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""} { "Info" "ISGN_ENTITY_NAME" "1 output1 " "Found entity 1: output1" {  } { { "output1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input1-compor " "Found design unit 1: input1-compor" {  } { { "input1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/input1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""} { "Info" "ISGN_ENTITY_NAME" "1 input1 " "Found entity 1: input1" {  } { { "input1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/input1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-compor " "Found design unit 1: addressDecoder-compor" {  } { { "addressDecoder.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/addressDecoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "addressDecoder.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/addressDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1543079179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestCU-behavior " "Found design unit 1: TestCU-behavior" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestCU " "Found entity 1: TestCU" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryV2-behavior " "Found design unit 1: memoryV2-behavior" {  } { { "memoryV2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memoryV2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryV2 " "Found entity 1: memoryV2" {  } { { "memoryV2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memoryV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32biten.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32biten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bitEN-behavior " "Found design unit 1: reg32bitEN-behavior" {  } { { "reg32bitEN.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bitEN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bitEN " "Found entity 1: reg32bitEN" {  } { { "reg32bitEN.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bitEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputTest-compor " "Found design unit 1: outputTest-compor" {  } { { "outputTest.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/outputTest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputTest " "Found entity 1: outputTest" {  } { { "outputTest.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/outputTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079179425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543079179503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUCOMP " "Elaborating entity \"alu\" for hierarchy \"alu:ALUCOMP\"" {  } { { "MultiCycle.vhd" "ALUCOMP" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179550 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543079179550 "|MultiCycle|alu:ALUCOMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUXB " "Elaborating entity \"mux\" for hierarchy \"mux:MUXB\"" {  } { { "MultiCycle.vhd" "MUXB" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXA " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXA\"" {  } { { "MultiCycle.vhd" "MUXA" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:REGFILE\"" {  } { { "MultiCycle.vhd" "REGFILE" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:MUXRegDst " "Elaborating entity \"mux3\" for hierarchy \"mux3:MUXRegDst\"" {  } { { "MultiCycle.vhd" "MUXRegDst" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:INSTREG " "Elaborating entity \"IR\" for hierarchy \"IR:INSTREG\"" {  } { { "MultiCycle.vhd" "INSTREG" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryV2 memoryV2:MEM " "Elaborating entity \"memoryV2\" for hierarchy \"memoryV2:MEM\"" {  } { { "MultiCycle.vhd" "MEM" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGCOUNT " "Elaborating entity \"PC\" for hierarchy \"PC:PROGCOUNT\"" {  } { { "MultiCycle.vhd" "PROGCOUNT" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CONTROLU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CONTROLU\"" {  } { { "MultiCycle.vhd" "CONTROLU" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(99) " "VHDL Process Statement warning at controlUnit.vhd(99): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(125) " "VHDL Process Statement warning at controlUnit.vhd(125): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_st controlUnit.vhd(31) " "VHDL Process Statement warning at controlUnit.vhd(31): inferring latch(es) for signal or variable \"nxt_st\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[0\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[0\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[1\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[1\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[2\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[2\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[3\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[3\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543079179597 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCONTRL " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCONTRL\"" {  } { { "MultiCycle.vhd" "ALUCONTRL" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewState NewState:NEWST " "Elaborating entity \"NewState\" for hierarchy \"NewState:NEWST\"" {  } { { "MultiCycle.vhd" "NEWST" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit reg32bit:MDR " "Elaborating entity \"reg32bit\" for hierarchy \"reg32bit:MDR\"" {  } { { "MultiCycle.vhd" "MDR" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SNGEXT " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SNGEXT\"" {  } { { "MultiCycle.vhd" "SNGEXT" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_1 ShiftLeft2_1:UPSLF " "Elaborating entity \"ShiftLeft2_1\" for hierarchy \"ShiftLeft2_1:UPSLF\"" {  } { { "MultiCycle.vhd" "UPSLF" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_2 ShiftLeft2_2:DOWNSLF " "Elaborating entity \"ShiftLeft2_2\" for hierarchy \"ShiftLeft2_2:DOWNSLF\"" {  } { { "MultiCycle.vhd" "DOWNSLF" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3jump mux3jump:JUMPMUX " "Elaborating entity \"mux3jump\" for hierarchy \"mux3jump:JUMPMUX\"" {  } { { "MultiCycle.vhd" "JUMPMUX" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:ADDRDEC " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:ADDRDEC\"" {  } { { "MultiCycle.vhd" "ADDRDEC" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bitEN reg32bitEN:REG7SEG " "Elaborating entity \"reg32bitEN\" for hierarchy \"reg32bitEN:REG7SEG\"" {  } { { "MultiCycle.vhd" "REG7SEG" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output1 output1:SEG7WR " "Elaborating entity \"output1\" for hierarchy \"output1:SEG7WR\"" {  } { { "MultiCycle.vhd" "SEG7WR" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input1 input1:KEYBOARD " "Elaborating entity \"input1\" for hierarchy \"input1:KEYBOARD\"" {  } { { "MultiCycle.vhd" "KEYBOARD" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079179644 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memoryV2:MEM\|MEM_rtl_0 " "Inferred dual-clock RAM node \"memoryV2:MEM\|MEM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1543079179909 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registerFile:REGFILE\|MEM " "RAM logic \"registerFile:REGFILE\|MEM\" is uninferred due to inappropriate RAM size" {  } { { "registerFile.vhd" "MEM" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1543079179909 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1543079179909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoryV2:MEM\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoryV2:MEM\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif " "Parameter INIT_FILE set to db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543079180362 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543079180362 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543079180362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoryV2:MEM\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"memoryV2:MEM\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoryV2:MEM\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"memoryV2:MEM\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543079180425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543079180425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uji1 " "Found entity 1: altsyncram_uji1" {  } { { "db/altsyncram_uji1.tdf" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/altsyncram_uji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543079180503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543079180503 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "5 16 0 1 1 " "5 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 15 " "Addresses ranging from 11 to 15 are not initialized" {  } { { "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1543079180519 ""}  } { { "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1543079180519 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "11 16 C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif " "Memory depth (11) in the design file differs from memory depth (16) in the Memory Initialization File \"C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1543079180519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[3\] " "Latch controlUnit:CONTROLU\|nxt_st\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543079180893 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543079180893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[2\] " "Latch controlUnit:CONTROLU\|nxt_st\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543079180893 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543079180893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[0\] " "Latch controlUnit:CONTROLU\|nxt_st\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543079180893 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543079180893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[1\] " "Latch controlUnit:CONTROLU\|nxt_st\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543079180893 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543079180893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543079182799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543079182799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1266 " "Implemented 1266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543079182940 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543079182940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1216 " "Implemented 1216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543079182940 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543079182940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543079182940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543079182971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 12:06:22 2018 " "Processing ended: Sat Nov 24 12:06:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543079182971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543079182971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543079182971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543079182971 ""}
