vendor_name = ModelSim
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.qip
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/scfifo_k331.tdf
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_7r21.tdf
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/altsyncram_pvb1.tdf
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cmpr_ut8.tdf
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cntr_2ab.tdf
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cntr_mb7.tdf
source_file = 1, H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cntr_abb.tdf
design_name = mb_rtu
instance = comp, \clk~input , clk~input, mb_rtu, 1
instance = comp, \rst_n~input , rst_n~input, mb_rtu, 1
instance = comp, \uart_rx_wire~input , uart_rx_wire~input, mb_rtu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
