macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;i8259.h&quot;
DECL|variable|cached_8259
r_int
r_char
id|cached_8259
(braket
l_int|2
)braket
op_assign
(brace
l_int|0xff
comma
l_int|0xff
)brace
suffix:semicolon
DECL|macro|cached_A1
mdefine_line|#define cached_A1 (cached_8259[0])
DECL|macro|cached_21
mdefine_line|#define cached_21 (cached_8259[1])
DECL|variable|i8259_pic_irq_offset
r_int
id|i8259_pic_irq_offset
suffix:semicolon
DECL|function|i8259_irq
r_int
id|i8259_irq
c_func
(paren
r_int
id|cpu
)paren
(brace
r_int
id|irq
suffix:semicolon
multiline_comment|/*&n;         * Perform an interrupt acknowledge cycle on controller 1&n;         */
id|outb
c_func
(paren
l_int|0x0C
comma
l_int|0x20
)paren
suffix:semicolon
id|irq
op_assign
id|inb
c_func
(paren
l_int|0x20
)paren
op_amp
l_int|7
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
l_int|2
)paren
(brace
multiline_comment|/*                                     &n;                 * Interrupt is cascaded so perform interrupt&n;                 * acknowledge on controller 2&n;                 */
id|outb
c_func
(paren
l_int|0x0C
comma
l_int|0xA0
)paren
suffix:semicolon
id|irq
op_assign
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_amp
l_int|7
)paren
op_plus
l_int|8
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
op_eq
l_int|7
)paren
(brace
multiline_comment|/*                               &n;                 * This may be a spurious interrupt&n;                 *                         &n;                 * Read the interrupt status register. If the most&n;                 * significant bit is not set then there is no valid&n;&t;&t; * interrupt&n;&t;&t; */
id|outb
c_func
(paren
l_int|0x0b
comma
l_int|0x20
)paren
suffix:semicolon
r_if
c_cond
(paren
op_complement
id|inb
c_func
(paren
l_int|0x20
)paren
op_amp
l_int|0x80
)paren
(brace
r_return
op_minus
l_int|1
suffix:semicolon
)brace
)brace
r_return
id|irq
suffix:semicolon
)brace
DECL|function|i8259_mask_and_ack_irq
r_static
r_void
id|i8259_mask_and_ack_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_if
c_cond
(paren
id|irq_nr
op_ge
id|i8259_pic_irq_offset
)paren
id|irq_nr
op_sub_assign
id|i8259_pic_irq_offset
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
OG
l_int|7
)paren
(brace
id|cached_A1
op_or_assign
l_int|1
op_lshift
(paren
id|irq_nr
op_minus
l_int|8
)paren
suffix:semicolon
id|inb
c_func
(paren
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0xA0
)paren
suffix:semicolon
multiline_comment|/* Non-specific EOI */
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Non-specific EOI to cascade */
)brace
r_else
(brace
id|cached_21
op_or_assign
l_int|1
op_lshift
id|irq_nr
suffix:semicolon
id|inb
c_func
(paren
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Non-specific EOI */
)brace
)brace
DECL|function|i8259_set_irq_mask
r_static
r_void
id|i8259_set_irq_mask
c_func
(paren
r_int
id|irq_nr
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
DECL|function|i8259_mask_irq
r_static
r_void
id|i8259_mask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_if
c_cond
(paren
id|irq_nr
op_ge
id|i8259_pic_irq_offset
)paren
id|irq_nr
op_sub_assign
id|i8259_pic_irq_offset
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
OL
l_int|8
)paren
id|cached_21
op_or_assign
l_int|1
op_lshift
id|irq_nr
suffix:semicolon
r_else
id|cached_A1
op_or_assign
l_int|1
op_lshift
(paren
id|irq_nr
op_minus
l_int|8
)paren
suffix:semicolon
id|i8259_set_irq_mask
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|function|i8259_unmask_irq
r_static
r_void
id|i8259_unmask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_if
c_cond
(paren
id|irq_nr
op_ge
id|i8259_pic_irq_offset
)paren
id|irq_nr
op_sub_assign
id|i8259_pic_irq_offset
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
OL
l_int|8
)paren
id|cached_21
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq_nr
)paren
suffix:semicolon
r_else
id|cached_A1
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
id|irq_nr
op_minus
l_int|8
)paren
)paren
suffix:semicolon
id|i8259_set_irq_mask
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|variable|i8259_pic
r_struct
id|hw_interrupt_type
id|i8259_pic
op_assign
(brace
l_string|&quot; i8259    &quot;
comma
l_int|NULL
comma
l_int|NULL
comma
id|i8259_unmask_irq
comma
id|i8259_mask_irq
comma
id|i8259_mask_and_ack_irq
comma
l_int|0
)brace
suffix:semicolon
DECL|function|i8259_init
r_void
id|__init
id|i8259_init
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* init master interrupt controller */
id|outb
c_func
(paren
l_int|0x11
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Start init sequence */
id|outb
c_func
(paren
l_int|0x00
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Vector base */
id|outb
c_func
(paren
l_int|0x04
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* edge tiggered, Cascade (slave) on IRQ2 */
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Select 8086 mode */
id|outb
c_func
(paren
l_int|0xFF
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Mask all */
multiline_comment|/* init slave interrupt controller */
id|outb
c_func
(paren
l_int|0x11
comma
l_int|0xA0
)paren
suffix:semicolon
multiline_comment|/* Start init sequence */
id|outb
c_func
(paren
l_int|0x08
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* Vector base */
id|outb
c_func
(paren
l_int|0x02
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* edge triggered, Cascade (slave) on IRQ2 */
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* Select 8086 mode */
id|outb
c_func
(paren
l_int|0xFF
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* Mask all */
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
id|request_irq
c_func
(paren
id|i8259_pic_irq_offset
op_plus
l_int|2
comma
id|no_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;82c59 secondary cascade&quot;
comma
l_int|NULL
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
id|i8259_pic_irq_offset
op_plus
l_int|2
)paren
suffix:semicolon
multiline_comment|/* Enable cascade interrupt */
)brace
eof
