// Seed: 3377472739
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      .id_0(1), .id_1(1), .id_2(), .id_3(1), .id_4(id_1), .id_5(1'b0)
  );
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    input  tri1 id_2
);
  wire id_4;
  supply1 id_5 = (1 + 1);
  logic [7:0] id_6, id_7;
  assign id_6[({1, 1})-:1'b0] = id_4;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0(
      id_8, id_11, id_4
  );
endmodule
