Timing Analyzer report for RTF
Thu Mar  6 10:51:25 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; RTF                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.4%      ;
;     Processors 3-12        ;   1.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; CLK                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { CLK }                                             ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK    ; sc5|altpll_component|auto_generated|pll1|inclk[0] ; { sc5|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 81.19 MHz ; 81.19 MHz       ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; -2.317 ; -53.437       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.391 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.699 ; 0.000         ;
; CLK                                             ; 9.891 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.317 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.650     ;
; -2.303 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.636     ;
; -2.301 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.634     ;
; -2.201 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.534     ;
; -2.196 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.529     ;
; -2.189 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.522     ;
; -2.187 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.520     ;
; -2.185 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.518     ;
; -2.175 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.508     ;
; -2.173 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.506     ;
; -2.080 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.413     ;
; -2.068 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.401     ;
; -2.055 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.388     ;
; -2.041 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 12.335     ;
; -2.027 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 12.321     ;
; -2.025 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 12.319     ;
; -2.001 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 12.333     ;
; -1.987 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 12.319     ;
; -1.985 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 12.317     ;
; -1.939 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.272     ;
; -1.935 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 12.269     ;
; -1.927 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.260     ;
; -1.921 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.231     ;
; -1.921 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 12.255     ;
; -1.920 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 12.214     ;
; -1.919 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 12.253     ;
; -1.916 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.226     ;
; -1.902 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.235     ;
; -1.891 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.201     ;
; -1.880 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 12.212     ;
; -1.814 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 12.148     ;
; -1.805 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.115     ;
; -1.800 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.110     ;
; -1.797 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.130     ;
; -1.793 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.103     ;
; -1.788 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.098     ;
; -1.786 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.129     ;
; -1.786 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.119     ;
; -1.783 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.116     ;
; -1.781 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.114     ;
; -1.779 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 12.073     ;
; -1.776 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.124     ;
; -1.775 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.085     ;
; -1.774 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.107     ;
; -1.767 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.110     ;
; -1.763 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 12.073     ;
; -1.762 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.110     ;
; -1.760 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.108     ;
; -1.739 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 12.071     ;
; -1.722 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.070     ;
; -1.708 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.056     ;
; -1.706 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.054     ;
; -1.676 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 12.009     ;
; -1.673 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 12.007     ;
; -1.670 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.013     ;
; -1.665 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 12.015     ;
; -1.658 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.001     ;
; -1.655 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.003     ;
; -1.654 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 11.997     ;
; -1.654 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.964     ;
; -1.651 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 12.001     ;
; -1.651 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 11.994     ;
; -1.649 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 11.999     ;
; -1.647 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 11.980     ;
; -1.645 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.916     ;
; -1.640 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.911     ;
; -1.639 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 11.982     ;
; -1.637 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 11.988     ;
; -1.635 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 11.978     ;
; -1.626 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 11.920     ;
; -1.623 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 11.974     ;
; -1.621 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 11.972     ;
; -1.615 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.886     ;
; -1.615 ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.963     ;
; -1.611 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[1]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 11.944     ;
; -1.611 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 11.961     ;
; -1.605 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 11.914     ;
; -1.601 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.949     ;
; -1.601 ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.949     ;
; -1.600 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 11.909     ;
; -1.599 ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.947     ;
; -1.597 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 11.947     ;
; -1.595 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 11.945     ;
; -1.586 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 11.918     ;
; -1.584 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 11.918     ;
; -1.575 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 11.884     ;
; -1.570 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 11.904     ;
; -1.568 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 11.902     ;
; -1.564 ; FIR_filter:sc0|registro_paralelo:sc8|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 11.896     ;
; -1.550 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 11.469     ;
; -1.550 ; FIR_filter:sc0|registro_paralelo:sc8|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 11.882     ;
; -1.548 ; FIR_filter:sc0|registro_paralelo:sc8|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 11.880     ;
; -1.544 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.352      ; 11.894     ;
; -1.539 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.850     ;
; -1.538 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 11.881     ;
; -1.538 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.848     ;
; -1.535 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 11.868     ;
; -1.534 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 11.845     ;
; -1.531 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.335      ; 11.864     ;
; -1.526 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 11.869     ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.391 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.403 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc30|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; DAC7564:sc2|spi_master:sc0|txBuffer[22]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc30|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc46|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc33|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc23|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc46|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc8|qp[6]         ; FIR_filter:sc0|registro_paralelo:sc9|qp[6]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc23|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc39|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; DAC7564:sc2|spi_master:sc0|txBuffer[23]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; DAC7564:sc2|spi_master:sc0|txBuffer[18]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; DAC7564:sc2|spi_master:sc0|txBuffer[21]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; FIR_filter:sc0|registro_paralelo:sc39|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; FIR_filter:sc0|registro_paralelo:sc25|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.433 ; FIR_filter:sc0|registro_paralelo:sc37|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.701      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc46|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc27|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc47|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc50|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc37|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc25|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc26|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc41|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.704      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc50|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc41|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc50|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc13|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc14|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc39|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc27|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc26|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc49|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc25|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc22|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc41|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc38|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc39|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.444 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc16|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc17|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc21|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc8|qp[2]         ; FIR_filter:sc0|registro_paralelo:sc9|qp[2]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.720      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc18|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.720      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc47|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc27|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc31|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc27|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; FIR_filter:sc0|registro_paralelo:sc47|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; FIR_filter:sc0|registro_paralelo:sc47|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; FIR_filter:sc0|registro_paralelo:sc37|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.721      ;
; 0.483 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[1]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.749      ;
; 0.535 ; FIR_filter:sc0|registro_paralelo:sc22|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.265      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; DAC7564:sc2|spi_master:sc0|txBuffer[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; DAC7564:sc2|spi_master:sc0|txBuffer[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; DAC7564:sc2|spi_master:sc0|txBuffer[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.558 ; FIR_filter:sc0|registro_paralelo:sc44|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc45|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 1.290      ;
; 0.581 ; FIR_filter:sc0|registro_paralelo:sc24|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.866      ;
; 0.584 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.901      ;
; 0.584 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.901      ;
; 0.585 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.879      ;
; 0.586 ; FIR_filter:sc0|registro_paralelo:sc15|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc16|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.586 ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[7]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.280      ;
; 0.587 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[10] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[10] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.904      ;
; 0.588 ; FIR_filter:sc0|registro_paralelo:sc43|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.589 ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[9]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.853      ;
; 0.590 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.907      ;
; 0.590 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]         ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.854      ;
; 0.591 ; FIR_filter:sc0|registro_paralelo:sc11|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.857      ;
; 0.597 ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.864      ;
; 0.598 ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.598 ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc43|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.598 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.598 ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.598 ; FIR_filter:sc0|registro_paralelo:sc10|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 89.23 MHz ; 89.23 MHz       ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; -1.207 ; -18.784       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.350 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.689 ; 0.000         ;
; CLK                                             ; 9.887 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.207 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.514     ;
; -1.174 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.481     ;
; -1.162 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.469     ;
; -1.101 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.408     ;
; -1.063 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.370     ;
; -1.062 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.369     ;
; -1.030 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.337     ;
; -1.029 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.336     ;
; -1.018 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.325     ;
; -1.017 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.324     ;
; -0.981 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.288     ;
; -0.957 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.264     ;
; -0.956 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.263     ;
; -0.915 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.187     ;
; -0.893 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.199     ;
; -0.882 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.154     ;
; -0.870 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.142     ;
; -0.860 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.166     ;
; -0.848 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.154     ;
; -0.842 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 11.125     ;
; -0.837 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.144     ;
; -0.836 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.143     ;
; -0.830 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 11.113     ;
; -0.809 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 11.081     ;
; -0.809 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.116     ;
; -0.798 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 11.081     ;
; -0.787 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.093     ;
; -0.782 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 11.090     ;
; -0.749 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 11.057     ;
; -0.737 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 11.045     ;
; -0.719 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 11.026     ;
; -0.707 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.023     ;
; -0.698 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.981     ;
; -0.697 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.980     ;
; -0.689 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 10.961     ;
; -0.686 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.993     ;
; -0.686 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.969     ;
; -0.685 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.968     ;
; -0.678 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.994     ;
; -0.676 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 10.984     ;
; -0.674 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.981     ;
; -0.667 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 10.973     ;
; -0.665 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.972     ;
; -0.664 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.971     ;
; -0.654 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.937     ;
; -0.653 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.936     ;
; -0.651 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.974     ;
; -0.627 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.950     ;
; -0.618 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.941     ;
; -0.617 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.942     ;
; -0.613 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.920     ;
; -0.612 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.895     ;
; -0.610 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[1]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.917     ;
; -0.606 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.929     ;
; -0.594 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.917     ;
; -0.593 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 10.919     ;
; -0.591 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.907     ;
; -0.589 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.896     ;
; -0.584 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.909     ;
; -0.582 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.905     ;
; -0.572 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.897     ;
; -0.572 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.897     ;
; -0.563 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.879     ;
; -0.562 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.878     ;
; -0.562 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.878     ;
; -0.560 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 10.886     ;
; -0.556 ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 10.864     ;
; -0.550 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.249      ; 10.798     ;
; -0.549 ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.872     ;
; -0.548 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 10.874     ;
; -0.545 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.868     ;
; -0.539 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.864     ;
; -0.538 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.249      ; 10.786     ;
; -0.534 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.850     ;
; -0.533 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.849     ;
; -0.528 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 10.810     ;
; -0.527 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.852     ;
; -0.521 ; FIR_filter:sc0|registro_paralelo:sc51|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.844     ;
; -0.517 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 10.789     ;
; -0.516 ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.839     ;
; -0.516 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 10.798     ;
; -0.515 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 10.823     ;
; -0.514 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[9]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 10.443     ;
; -0.512 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[3]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 10.822     ;
; -0.511 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.836     ;
; -0.506 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.249      ; 10.754     ;
; -0.504 ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 10.827     ;
; -0.495 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 10.801     ;
; -0.493 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.800     ;
; -0.487 ; FIR_filter:sc0|registro_paralelo:sc8|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 10.813     ;
; -0.484 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 10.766     ;
; -0.482 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 10.790     ;
; -0.475 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.791     ;
; -0.473 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[7]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.780     ;
; -0.470 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 10.778     ;
; -0.468 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.751     ;
; -0.467 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 10.750     ;
; -0.466 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 10.791     ;
; -0.466 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[1]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.773     ;
; -0.465 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[1]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 10.772     ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.350 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.387 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.629      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc30|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc30|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc46|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc8|qp[6]         ; FIR_filter:sc0|registro_paralelo:sc9|qp[6]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc23|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc33|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc23|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc46|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc39|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; DAC7564:sc2|spi_master:sc0|txBuffer[22]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; DAC7564:sc2|spi_master:sc0|txBuffer[23]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; DAC7564:sc2|spi_master:sc0|txBuffer[18]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; FIR_filter:sc0|registro_paralelo:sc39|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; FIR_filter:sc0|registro_paralelo:sc25|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; DAC7564:sc2|spi_master:sc0|txBuffer[21]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; FIR_filter:sc0|registro_paralelo:sc37|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc46|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc27|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc47|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc26|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc49|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc37|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc50|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc41|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc26|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc27|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc50|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc41|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc25|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc50|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc22|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc25|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc13|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc14|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc41|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc39|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc38|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc39|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.415 ; FIR_filter:sc0|registro_paralelo:sc16|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc17|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc47|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc31|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc27|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc21|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc8|qp[2]         ; FIR_filter:sc0|registro_paralelo:sc9|qp[2]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc18|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc27|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc47|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc47|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.420 ; FIR_filter:sc0|registro_paralelo:sc37|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.663      ;
; 0.436 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[1]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.679      ;
; 0.493 ; FIR_filter:sc0|registro_paralelo:sc22|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.164      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; DAC7564:sc2|spi_master:sc0|txBuffer[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; DAC7564:sc2|spi_master:sc0|txBuffer[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; DAC7564:sc2|spi_master:sc0|txBuffer[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.752      ;
; 0.518 ; FIR_filter:sc0|registro_paralelo:sc44|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc45|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.190      ;
; 0.531 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.823      ;
; 0.531 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.823      ;
; 0.531 ; FIR_filter:sc0|registro_paralelo:sc24|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.790      ;
; 0.534 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[10] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[10] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.826      ;
; 0.537 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.829      ;
; 0.539 ; FIR_filter:sc0|registro_paralelo:sc15|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc16|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.543 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.811      ;
; 0.543 ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[9]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.783      ;
; 0.543 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]         ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.783      ;
; 0.544 ; FIR_filter:sc0|registro_paralelo:sc43|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.787      ;
; 0.546 ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; FIR_filter:sc0|registro_paralelo:sc11|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.547 ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc43|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; FIR_filter:sc0|registro_paralelo:sc26|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; FIR_filter:sc0|registro_paralelo:sc10|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; FIR_filter:sc0|registro_paralelo:sc26|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 3.224 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.776 ; 0.000         ;
; CLK                                             ; 9.574 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.224 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.714      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.342 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.596      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.354 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.584      ;
; 3.389 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.572      ;
; 3.389 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.572      ;
; 3.389 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.572      ;
; 3.389 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.572      ;
; 3.389 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.572      ;
; 3.389 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.572      ;
; 3.424 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.535      ;
; 3.439 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.522      ;
; 3.439 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.522      ;
; 3.439 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.522      ;
; 3.439 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.522      ;
; 3.439 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.522      ;
; 3.439 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.522      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.524 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.435      ;
; 3.542 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.417      ;
; 3.554 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.405      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.330      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.642 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.317      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.654 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.305      ;
; 3.749 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.212      ;
; 3.761 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.200      ;
; 3.802 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.254     ; 0.931      ;
; 3.829 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.132      ;
; 3.829 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.132      ;
; 3.829 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.132      ;
; 3.829 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.132      ;
; 3.829 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.132      ;
; 3.829 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.132      ;
; 3.848 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 6.295      ;
; 3.857 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 6.286      ;
; 3.882 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[10]     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.254     ; 0.851      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.179 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; DAC7564:sc2|spi_master:sc0|txBuffer[23]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; DAC7564:sc2|spi_master:sc0|txBuffer[22]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; DAC7564:sc2|spi_master:sc0|txBuffer[18]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc46|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc8|qp[6]         ; FIR_filter:sc0|registro_paralelo:sc9|qp[6]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc23|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc30|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc46|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc39|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; DAC7564:sc2|spi_master:sc0|txBuffer[21]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc30|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc33|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc23|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc37|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc39|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc26|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc46|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc50|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc41|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc50|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc25|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc47|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc27|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc49|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc27|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc50|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc37|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc22|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc47|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc41|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc25|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc39|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc25|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc26|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc41|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc13|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc14|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc26|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc38|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc39|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; FIR_filter:sc0|registro_paralelo:sc17|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc18|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc31|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc16|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc17|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc27|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc21|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc12|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc47|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc14|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc15|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc47|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc27|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc28|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc47|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc8|qp[2]         ; FIR_filter:sc0|registro_paralelo:sc9|qp[2]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc18|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; FIR_filter:sc0|registro_paralelo:sc37|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.219 ; FIR_filter:sc0|registro_paralelo:sc22|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.559      ;
; 0.223 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[1]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.348      ;
; 0.229 ; FIR_filter:sc0|registro_paralelo:sc44|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc45|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.570      ;
; 0.245 ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[7]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.568      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; DAC7564:sc2|spi_master:sc0|txBuffer[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; DAC7564:sc2|spi_master:sc0|txBuffer[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; DAC7564:sc2|spi_master:sc0|txBuffer[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.375      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.375      ;
; 0.253 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.393      ;
; 0.253 ; FIR_filter:sc0|registro_paralelo:sc15|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc16|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; FIR_filter:sc0|registro_paralelo:sc24|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.387      ;
; 0.256 ; FIR_filter:sc0|registro_paralelo:sc11|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; FIR_filter:sc0|registro_paralelo:sc43|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[9]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.379      ;
; 0.256 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]         ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.379      ;
; 0.258 ; FIR_filter:sc0|registro_paralelo:sc13|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc14|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; FIR_filter:sc0|registro_paralelo:sc16|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc17|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.581      ;
; 0.260 ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; FIR_filter:sc0|registro_paralelo:sc42|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc43|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc43|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; FIR_filter:sc0|registro_paralelo:sc26|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; FIR_filter:sc0|registro_paralelo:sc26|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc27|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -2.317  ; 0.179 ; N/A      ; N/A     ; 4.689               ;
;  CLK                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; -2.317  ; 0.179 ; N/A      ; N/A     ; 4.689               ;
; Design-wide TNS                                  ; -53.437 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; -53.437 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLKO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TRI                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 528460   ; 3        ; 117      ; 412      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 528460   ; 3        ; 117      ; 412      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 612   ; 612  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; CLK                                             ; CLK                                             ; Base      ; Constrained ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Mar  6 10:51:23 2025
Info: Command: quartus_sta RTF -c RTF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {sc5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sc5|altpll_component|auto_generated|pll1|clk[0]} {sc5|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.317             -53.437 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.207             -18.784 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.689               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.224               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.776
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.776               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Thu Mar  6 10:51:25 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


