<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BasicHomework13.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basichomework13.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="basichomework13.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="basichomework13.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="basichomework13.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="basichomework13.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="basichomework13.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework13.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="basichomework13.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="basichomework13.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="basichomework13.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="basichomework13.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="basichomework13.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="basichomework13.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework13.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="basichomework13.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="basichomework13.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="basichomework13.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="basichomework13.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="basichomework13.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="basichomework13.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basichomework13.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="basichomework13.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="basichomework13.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basichomework13_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework13_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basichomework13_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basichomework13_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework13_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="basichomework13_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework13_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework13_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="basichomework13_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="basichomework13_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework13_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basichomework13_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="basichomework13_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="basichomework13_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework13_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework13test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="basichomework13test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="basichomework13test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework13test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1449191038" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1449191038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191328" xil_pn:in_ck="12232849985890764" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1449191328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework13.v"/>
      <outfile xil_pn:name="basichomework13test.v"/>
    </transform>
    <transform xil_pn:end_ts="1449191054" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8724294355999704361" xil_pn:start_ts="1449191054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191054" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5901373259237560039" xil_pn:start_ts="1449191054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191054" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8094811258012168086" xil_pn:start_ts="1449191054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191332" xil_pn:in_ck="12232849985890764" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1449191332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework13.v"/>
      <outfile xil_pn:name="basichomework13test.v"/>
    </transform>
    <transform xil_pn:end_ts="1449191336" xil_pn:in_ck="12232849985890764" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1702786291357296337" xil_pn:start_ts="1449191332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework13test_beh.prj"/>
      <outfile xil_pn:name="basichomework13test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1449191337" xil_pn:in_ck="3816257876825042785" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3940872896944629580" xil_pn:start_ts="1449191336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework13test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1449191382" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1449191382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191382" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9085772048012315001" xil_pn:start_ts="1449191382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191382" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8094811258012168086" xil_pn:start_ts="1449191382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191382" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1449191382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191382" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3180732197756191305" xil_pn:start_ts="1449191382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191662" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1449191662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449191662" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1127729572484760224" xil_pn:start_ts="1449191662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449540405" xil_pn:in_ck="5673868710374654742" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7653707773132659621" xil_pn:start_ts="1449540398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="basichomework13.lso"/>
      <outfile xil_pn:name="basichomework13.ngc"/>
      <outfile xil_pn:name="basichomework13.ngr"/>
      <outfile xil_pn:name="basichomework13.prj"/>
      <outfile xil_pn:name="basichomework13.stx"/>
      <outfile xil_pn:name="basichomework13.syr"/>
      <outfile xil_pn:name="basichomework13.xst"/>
      <outfile xil_pn:name="basichomework13_xst.xrpt"/>
      <outfile xil_pn:name="basichomework13test_beh.prj"/>
      <outfile xil_pn:name="basichomework13test_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1449191674" xil_pn:in_ck="-816239094700775042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3780602244587078796" xil_pn:start_ts="1449191674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449540410" xil_pn:in_ck="8411420410585569974" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3875339531251509399" xil_pn:start_ts="1449540405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="basichomework13.bld"/>
      <outfile xil_pn:name="basichomework13.ngd"/>
      <outfile xil_pn:name="basichomework13_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1449540417" xil_pn:in_ck="2696563017584445719" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1449540410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="basichomework13.pcf"/>
      <outfile xil_pn:name="basichomework13_map.map"/>
      <outfile xil_pn:name="basichomework13_map.mrp"/>
      <outfile xil_pn:name="basichomework13_map.ncd"/>
      <outfile xil_pn:name="basichomework13_map.ngm"/>
      <outfile xil_pn:name="basichomework13_map.xrpt"/>
      <outfile xil_pn:name="basichomework13_summary.xml"/>
      <outfile xil_pn:name="basichomework13_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1449540428" xil_pn:in_ck="-5736679694416061552" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1449540417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="basichomework13.ncd"/>
      <outfile xil_pn:name="basichomework13.pad"/>
      <outfile xil_pn:name="basichomework13.par"/>
      <outfile xil_pn:name="basichomework13.ptwx"/>
      <outfile xil_pn:name="basichomework13.unroutes"/>
      <outfile xil_pn:name="basichomework13.xpi"/>
      <outfile xil_pn:name="basichomework13_pad.csv"/>
      <outfile xil_pn:name="basichomework13_pad.txt"/>
      <outfile xil_pn:name="basichomework13_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1449540453" xil_pn:in_ck="-816239094700782667" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1449540438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="basichomework13.bgn"/>
      <outfile xil_pn:name="basichomework13.bit"/>
      <outfile xil_pn:name="basichomework13.drc"/>
      <outfile xil_pn:name="basichomework13.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1449540428" xil_pn:in_ck="741231871641231123" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1449540424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="basichomework13.twr"/>
      <outfile xil_pn:name="basichomework13.twx"/>
    </transform>
  </transforms>

</generated_project>
