============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  05:00:25 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (40436 ps) Setup Check with Pin ram_0_char_num_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1865                  
             Slack:=   40436                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0    79   11437    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11505    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0    87   11592    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11661    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   147   11808    (-,-) 
  ram_0_g7504/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    68   11876    (-,-) 
  ram_0_g7506/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11945    (-,-) 
  ram_0_char_num_reg[3]/d -       -        R     unmapped_d_flop        1    -     -     0   11945    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (40436 ps) Setup Check with Pin ram_0_char_num_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1865                  
             Slack:=   40436                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0    79   11437    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11505    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0    87   11592    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11661    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   147   11808    (-,-) 
  ram_0_g7501/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    68   11876    (-,-) 
  ram_0_g7503/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11945    (-,-) 
  ram_0_char_num_reg[2]/d -       -        R     unmapped_d_flop        1    -     -     0   11945    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (40436 ps) Setup Check with Pin ram_0_char_num_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1865                  
             Slack:=   40436                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0    79   11437    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11505    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0    87   11592    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11661    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   147   11808    (-,-) 
  ram_0_g7498/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    68   11876    (-,-) 
  ram_0_g7500/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11945    (-,-) 
  ram_0_char_num_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0   11945    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (40436 ps) Setup Check with Pin ram_0_char_num_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1865                  
             Slack:=   40436                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#      Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                 (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z           (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z           (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z           (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z           (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z           (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z           (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z           (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z             (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  ram_0_g11/z             (u)     in_0->z  R     unmapped_or2           2  2.0     0    79   11437    (-,-) 
  ram_0_g7990/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11505    (-,-) 
  ram_0_g7992/z           (u)     in_0->z  R     unmapped_nand2         3  3.0     0    87   11592    (-,-) 
  ram_0_g7947/z           (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11661    (-,-) 
  ram_0_g7508/z           (u)     in_2->z  R     unmapped_nand3         4  4.0     0   147   11808    (-,-) 
  ram_0_g7495/z           (u)     in_0->z  F     unmapped_nand2         1  1.0     0    68   11876    (-,-) 
  ram_0_g7497/z           (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11945    (-,-) 
  ram_0_char_num_reg[0]/d -       -        R     unmapped_d_flop        1    -     -     0   11945    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (40489 ps) Setup Check with Pin rom_1_n0161_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1813                  
             Slack:=   40489                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  rom_1_g48/z       (u)     in_1->z  F     unmapped_nand2         2  2.0     0    79   11432    (-,-) 
  g16592/z          (u)     in_2->z  F     unmapped_or4           2  2.0     0   186   11619    (-,-) 
  g16559/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11687    (-,-) 
  g16471/z          (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11756    (-,-) 
  g16469/z          (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   11824    (-,-) 
  g16470/z          (u)     in_1->z  R     unmapped_nand2         1  1.0     0    68   11892    (-,-) 
  rom_1_n0161_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11892    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (40489 ps) Setup Check with Pin rom_0_n0161_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1813                  
             Slack:=   40489                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  rom_1_g48/z       (u)     in_1->z  F     unmapped_nand2         2  2.0     0    79   11432    (-,-) 
  g16590/z          (u)     in_2->z  F     unmapped_or4           2  2.0     0   186   11619    (-,-) 
  g16550/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11687    (-,-) 
  g16472/z          (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11756    (-,-) 
  g16466/z          (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   11824    (-,-) 
  g16467/z          (u)     in_1->z  R     unmapped_nand2         1  1.0     0    68   11892    (-,-) 
  rom_0_n0161_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11892    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (40584 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     322                  
       Uncertainty:-    2500                  
     Required Time:=   52178                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40584                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                  (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_alu_board_tmp_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0   11594    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (40584 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     322                  
       Uncertainty:-    2500                  
     Required Time:=   52178                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40584                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                  (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16527/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11430    (-,-) 
  g16528/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11499    (-,-) 
  i4004_tio_board_g55/z        (u)     in_0->z  R     unmapped_bufif1        6 10.0     0    95   11594    (-,-) 
  i4004_alu_board_tmp_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0   11594    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (40588 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     322                  
       Uncertainty:-    2500                  
     Required Time:=   52178                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40588                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                  (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_alu_board_tmp_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (40588 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     322                  
       Uncertainty:-    2500                  
     Required Time:=   52178                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40588                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  poc_pad                      (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z                (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z                (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z                (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                  (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                     (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                     (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z         (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_alu_board_tmp_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (40599 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1702                  
             Slack:=   40599                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                 (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_sp_board_g1482/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11662    (-,-) 
  i4004_sp_board_g1483/z      (u)     in_2->z  R     unmapped_nand3         1  1.0     0   120   11782    (-,-) 
  i4004_sp_board_row_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0   11782    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (40603 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1698                  
             Slack:=   40603                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_sp_board_g1486/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11658    (-,-) 
  i4004_sp_board_g1487/z      (u)     in_2->z  R     unmapped_nand3         1  1.0     0   120   11778    (-,-) 
  i4004_sp_board_row_reg[2]/d -       -        R     unmapped_d_flop        1    -     -     0   11778    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (40603 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1698                  
             Slack:=   40603                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_sp_board_g1478/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11658    (-,-) 
  i4004_sp_board_g1479/z      (u)     in_2->z  R     unmapped_nand3         1  1.0     0   120   11778    (-,-) 
  i4004_sp_board_row_reg[0]/d -       -        R     unmapped_d_flop        1    -     -     0   11778    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (40620 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1550                  
             Slack:=   40620                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                   (u)     in_0->z  F     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z         (u)     in_0->z  F     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_sp_board_g467/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11630    (-,-) 
  i4004_sp_board_din_n_reg[2]/d -       -        R     unmapped_d_flop        1    -     -     0   11630    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (40620 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1550                  
             Slack:=   40620                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                   (u)     in_0->z  F     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16527/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11430    (-,-) 
  g16528/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11499    (-,-) 
  i4004_tio_board_g55/z         (u)     in_0->z  F     unmapped_bufif1        6 10.0     0    95   11594    (-,-) 
  i4004_sp_board_g469/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11630    (-,-) 
  i4004_sp_board_din_n_reg[0]/d -       -        R     unmapped_d_flop        1    -     -     0   11630    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (40624 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1546                  
             Slack:=   40624                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                   (u)     in_0->z  F     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z  F     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_sp_board_g466/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11626    (-,-) 
  i4004_sp_board_din_n_reg[3]/d -       -        R     unmapped_d_flop        1    -     -     0   11626    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (40624 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1546                  
             Slack:=   40624                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  poc_pad                       (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z                 (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                 (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                 (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                 (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                 (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z                 (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z                 (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z                 (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                   (u)     in_0->z  F     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                      (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z  F     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_sp_board_g468/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11626    (-,-) 
  i4004_sp_board_din_n_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0   11626    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (40628 ps) Setup Check with Pin rom_1_chipsel_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1674                  
             Slack:=   40628                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z       (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z       (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z       (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z       (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z       (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z       (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z       (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z       (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z         (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16627/z            (u)     in_0->z  F     unmapped_complex4      2  2.0     0   186   11548    (-,-) 
  g16573/z            (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11617    (-,-) 
  g16557/z            (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11685    (-,-) 
  g16558/z            (u)     in_1->z  R     unmapped_nand2         1  1.0     0    68   11754    (-,-) 
  rom_1_chipsel_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11754    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (40628 ps) Setup Check with Pin rom_0_chipsel_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1674                  
             Slack:=   40628                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z       (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z       (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z       (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z       (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z       (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z       (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z       (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z       (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z         (u)     in_0->z  F     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16612/z            (u)     in_0->z  F     unmapped_or4           2  2.0     0   186   11548    (-,-) 
  g16576/z            (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11617    (-,-) 
  g16513/z            (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11685    (-,-) 
  g16514/z            (u)     in_1->z  R     unmapped_nand2         1  1.0     0    68   11754    (-,-) 
  rom_0_chipsel_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11754    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (40657 ps) Setup Check with Pin i4004_tio_board_data_out_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                       (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z             (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_tio_board_data_out_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0   11594    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (40657 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                     (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z           (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_ip_board_incr_in_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0   11594    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (40657 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                 (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_id_board_opr_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0   11594    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (40657 ps) Setup Check with Pin i4004_id_board_opa_reg[2]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z                 (u)     in_0->z  R     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  g16529/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11426    (-,-) 
  g16530/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11495    (-,-) 
  i4004_tio_board_g54/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11594    (-,-) 
  i4004_id_board_opa_reg[2]/d -       -        R     unmapped_d_flop        7    -     -     0   11594    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (40657 ps) Setup Check with Pin i4004_tio_board_data_out_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16527/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11430    (-,-) 
  g16528/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11499    (-,-) 
  i4004_tio_board_g55/z             (u)     in_0->z  R     unmapped_bufif1        6 10.0     0    95   11594    (-,-) 
  i4004_tio_board_data_out_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0   11594    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (40657 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                     (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16527/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11430    (-,-) 
  g16528/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11499    (-,-) 
  i4004_tio_board_g55/z           (u)     in_0->z  R     unmapped_bufif1        6 10.0     0    95   11594    (-,-) 
  i4004_ip_board_incr_in_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0   11594    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (40657 ps) Setup Check with Pin i4004_id_board_opr_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                 (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16527/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11430    (-,-) 
  g16528/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11499    (-,-) 
  i4004_tio_board_g55/z       (u)     in_0->z  R     unmapped_bufif1        6 10.0     0    95   11594    (-,-) 
  i4004_id_board_opr_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0   11594    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (40657 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1514                  
             Slack:=   40657                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                 (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16527/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11430    (-,-) 
  g16528/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11499    (-,-) 
  i4004_tio_board_g55/z       (u)     in_0->z  R     unmapped_bufif1        6 10.0     0    95   11594    (-,-) 
  i4004_id_board_opa_reg[0]/d -       -        R     unmapped_d_flop        6    -     -     0   11594    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (40661 ps) Setup Check with Pin i4004_tio_board_data_out_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z             (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_tio_board_data_out_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (40661 ps) Setup Check with Pin i4004_tio_board_data_out_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                       (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z              (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_tio_board_data_out_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (40661 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                     (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z           (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_ip_board_incr_in_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (40661 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                         (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                   (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                   (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                   (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                   (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                   (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z                   (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z                   (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z                   (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                     (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                        (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                        (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z            (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_ip_board_incr_in_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (40661 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_id_board_opr_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (40661 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_id_board_opr_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (40661 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7679/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7680/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7492/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g88/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16531/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16532/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g53/z       (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_id_board_opa_reg[3]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (40661 ps) Setup Check with Pin i4004_id_board_opa_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1510                  
             Slack:=   40661                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  poc_pad                     (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z               (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z               (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z               (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z               (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z               (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z               (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z               (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z               (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z                 (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  g16533/z                    (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  g16534/z                    (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11491    (-,-) 
  i4004_tio_board_g3/z        (u)     in_0->z  R     unmapped_bufif1        7 11.0     0    99   11590    (-,-) 
  i4004_id_board_opa_reg[1]/d -       -        R     unmapped_d_flop        7    -     -     0   11590    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (40666 ps) Setup Check with Pin rom_1_srcff_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_srcff_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1505                  
             Slack:=   40666                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16627/z          (u)     in_0->z  F     unmapped_complex4      2  2.0     0   186   11548    (-,-) 
  g16628/z          (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11585    (-,-) 
  rom_1_srcff_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11585    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (40666 ps) Setup Check with Pin rom_0_srcff_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_srcff_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     250                  
       Uncertainty:-    2500                  
     Required Time:=   52250                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1505                  
             Slack:=   40666                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z     (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z     (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z     (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z     (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z     (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z     (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z     (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z       (u)     in_0->z  F     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  g16612/z          (u)     in_0->z  F     unmapped_or4           2  2.0     0   186   11548    (-,-) 
  g16613/z          (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11585    (-,-) 
  rom_0_srcff_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11585    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (40685 ps) Setup Check with Pin ram_0_reg_num_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_reg_num_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1616                  
             Slack:=   40685                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z          (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z          (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z          (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z          (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z          (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z          (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z          (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z            (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  ram_0_g8051/z          (u)     in_0->z  F     unmapped_complex2      1  1.0     0    68   11422    (-,-) 
  ram_0_g8009/z          (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11491    (-,-) 
  ram_0_g7979/z          (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11559    (-,-) 
  ram_0_g7980/z          (u)     in_1->z  R     unmapped_nand2         1  1.0     0    68   11628    (-,-) 
  ram_0_g8089/z          (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11696    (-,-) 
  ram_0_reg_num_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0   11696    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (40685 ps) Setup Check with Pin ram_0_opa_reg[1]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_opa_reg[1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1616                  
             Slack:=   40685                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad            (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z      (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z      (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z      (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z      (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z      (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7855/z      (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7856/z      (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7494/z      (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g90/z        (u)     in_0->z  R     unmapped_bufif1        8 11.0     0    99   11354    (-,-) 
  ram_0_g8074/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11422    (-,-) 
  ram_0_g8049/z      (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11491    (-,-) 
  ram_0_g8011/z      (u)     in_1->z  F     unmapped_nand2         1  1.0     0    68   11559    (-,-) 
  ram_0_g8012/z      (u)     in_1->z  R     unmapped_nand2         1  1.0     0    68   11628    (-,-) 
  ram_0_g8088/z      (u)     in_0->z  R     unmapped_complex2      1  1.0     0    68   11696    (-,-) 
  ram_0_opa_reg[1]/d -       -        R     unmapped_d_flop        1    -     -     0   11696    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (40704 ps) Setup Check with Pin ram_0_ram_sel_reg/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     322                  
       Uncertainty:-    2500                  
     Required Time:=   52178                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1393                  
             Slack:=   40704                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#    Timing Point     Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad             (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8071/z       (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z       (u)     in_0->z  R     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z       (u)     in_2->z  R     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z       (u)     in_0->z  R     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z       (u)     in_1->z  R     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7591/z       (u)     in_1->z  R     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7592/z       (u)     in_15->z F     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7491/z       (u)     in_6->z  F     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g89/z         (u)     in_0->z  F     unmapped_bufif1        9 12.0     0   103   11358    (-,-) 
  ram_0_g11/z         (u)     in_0->z  F     unmapped_or2           2  2.0     0    79   11437    (-,-) 
  ram_0_g12/z         (u)     in_0->z  R     unmapped_not           1  1.0     0    36   11473    (-,-) 
  ram_0_ram_sel_reg/d -       -        R     unmapped_d_flop        1    -     -     0   11473    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6462/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6464/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[19][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[18][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6474/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6476/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[18][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6486/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6488/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[17][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[16][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[16][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6498/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6500/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[16][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6510/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6512/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[15][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[14][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[14][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6522/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6524/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[14][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[13][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[13][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6534/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6536/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[13][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[12][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[12][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6546/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6548/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[12][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6558/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6560/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[11][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (40714 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][0]/clk->d
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           80     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5080     
                                              
             Setup:-     119                  
       Uncertainty:-    2500                  
     Required Time:=   52381                  
      Launch Clock:-    5080                  
       Input Delay:-    5000                  
         Data Path:-    1587                  
             Slack:=   40714                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -        F     (arrival)             35  6.0    91     0   10080    (-,-) 
  ram_0_g8072/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   10148    (-,-) 
  ram_0_g8073/z                     (u)     in_1->z  F     unmapped_nand2         6  6.0     0   110   10258    (-,-) 
  ram_0_g7995/z                     (u)     in_2->z  F     unmapped_complex3      6  6.0     0   162   10420    (-,-) 
  ram_0_g7977/z                     (u)     in_0->z  F     unmapped_or2           4  4.0     0    96   10516    (-,-) 
  ram_0_g7950/z                     (u)     in_1->z  F     unmapped_or2           4  4.0     0    96   10611    (-,-) 
  ram_0_g7767/z                     (u)     in_1->z  F     unmapped_complex2      1  1.0     0    68   10680    (-,-) 
  ram_0_g7768/z                     (u)     in_15->z R     unmapped_nand16        1  1.0     0   339   11019    (-,-) 
  ram_0_g7493/z                     (u)     in_6->z  R     unmapped_or8           1  1.0     0   236   11255    (-,-) 
  ram_0_g91/z                       (u)     in_0->z  R     unmapped_bufif1       10 13.0     0   107   11362    (-,-) 
  ram_0_g8057/z                     (u)     in_0->z  F     unmapped_complex2     80  9.0     0   168   11530    (-,-) 
  ram_0_g6570/z                     (u)     in_1->z  F     unmapped_or2           1  1.0     0    68   11598    (-,-) 
  ram_0_g6572/z                     (u)     in_0->z  R     unmapped_nand2         1  1.0     0    68   11667    (-,-) 
  ram_0_ram3_ram_array_reg[10][0]/d -       -        R     unmapped_d_flop        1    -     -     0   11667    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.

