// Seed: 1370112376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output wand id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output supply0 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri1 id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18
  );
  wire id_19;
  supply0 id_20 = 1;
endmodule
