--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SuperiorBinarioDecimal.twx SuperiorBinarioDecimal.ncd -o
SuperiorBinarioDecimal.twr SuperiorBinarioDecimal.pcf -ucf pines.ucf

Design file:              SuperiorBinarioDecimal.ncd
Physical constraint file: SuperiorBinarioDecimal.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 515 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.348ns.
--------------------------------------------------------------------------------

Paths for end point u5/cuenta_15 (SLICE_X25Y32.B3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_16 (FF)
  Destination:          u5/cuenta_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_16 to u5/cuenta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.CQ      Tcko                  0.391   u5/cuenta<17>
                                                       u5/cuenta_16
    SLICE_X26Y32.D2      net (fanout=2)        0.821   u5/cuenta<16>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X25Y32.B3      net (fanout=17)       0.718   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X25Y32.CLK     Tas                   0.322   u5/cuenta<17>
                                                       u5/cuenta_15_rstpot
                                                       u5/cuenta_15
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.175ns logic, 2.138ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_11 (FF)
  Destination:          u5/cuenta_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.436 - 0.466)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_11 to u5/cuenta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.BQ      Tcko                  0.447   u5/cuenta<13>
                                                       u5/cuenta_11
    SLICE_X26Y32.D1      net (fanout=2)        0.679   u5/cuenta<11>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X25Y32.B3      net (fanout=17)       0.718   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X25Y32.CLK     Tas                   0.322   u5/cuenta<17>
                                                       u5/cuenta_15_rstpot
                                                       u5/cuenta_15
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (1.231ns logic, 1.996ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_8 (FF)
  Destination:          u5/cuenta_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.436 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_8 to u5/cuenta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.CQ      Tcko                  0.391   u5/cuenta<9>
                                                       u5/cuenta_8
    SLICE_X26Y32.D4      net (fanout=2)        0.667   u5/cuenta<8>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X25Y32.B3      net (fanout=17)       0.718   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X25Y32.CLK     Tas                   0.322   u5/cuenta<17>
                                                       u5/cuenta_15_rstpot
                                                       u5/cuenta_15
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.175ns logic, 1.984ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point u5/cuenta_14 (SLICE_X25Y32.A3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_16 (FF)
  Destination:          u5/cuenta_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_16 to u5/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.CQ      Tcko                  0.391   u5/cuenta<17>
                                                       u5/cuenta_16
    SLICE_X26Y32.D2      net (fanout=2)        0.821   u5/cuenta<16>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X25Y32.A3      net (fanout=17)       0.710   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X25Y32.CLK     Tas                   0.322   u5/cuenta<17>
                                                       u5/cuenta_14_rstpot
                                                       u5/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.175ns logic, 2.130ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_11 (FF)
  Destination:          u5/cuenta_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.436 - 0.466)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_11 to u5/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.BQ      Tcko                  0.447   u5/cuenta<13>
                                                       u5/cuenta_11
    SLICE_X26Y32.D1      net (fanout=2)        0.679   u5/cuenta<11>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X25Y32.A3      net (fanout=17)       0.710   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X25Y32.CLK     Tas                   0.322   u5/cuenta<17>
                                                       u5/cuenta_14_rstpot
                                                       u5/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.231ns logic, 1.988ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_8 (FF)
  Destination:          u5/cuenta_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.436 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_8 to u5/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.CQ      Tcko                  0.391   u5/cuenta<9>
                                                       u5/cuenta_8
    SLICE_X26Y32.D4      net (fanout=2)        0.667   u5/cuenta<8>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X25Y32.A3      net (fanout=17)       0.710   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X25Y32.CLK     Tas                   0.322   u5/cuenta<17>
                                                       u5/cuenta_14_rstpot
                                                       u5/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.175ns logic, 1.976ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point u5/cuenta_11 (SLICE_X26Y31.B4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_16 (FF)
  Destination:          u5/cuenta_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.442 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_16 to u5/cuenta_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.CQ      Tcko                  0.391   u5/cuenta<17>
                                                       u5/cuenta_16
    SLICE_X26Y32.D2      net (fanout=2)        0.821   u5/cuenta<16>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X26Y31.B4      net (fanout=17)       0.683   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X26Y31.CLK     Tas                   0.289   u5/cuenta<13>
                                                       u5/cuenta_11_rstpot
                                                       u5/cuenta_11
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.142ns logic, 2.103ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_11 (FF)
  Destination:          u5/cuenta_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_11 to u5/cuenta_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.BQ      Tcko                  0.447   u5/cuenta<13>
                                                       u5/cuenta_11
    SLICE_X26Y32.D1      net (fanout=2)        0.679   u5/cuenta<11>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X26Y31.B4      net (fanout=17)       0.683   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X26Y31.CLK     Tas                   0.289   u5/cuenta<13>
                                                       u5/cuenta_11_rstpot
                                                       u5/cuenta_11
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.198ns logic, 1.961ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_8 (FF)
  Destination:          u5/cuenta_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.265 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_8 to u5/cuenta_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.CQ      Tcko                  0.391   u5/cuenta<9>
                                                       u5/cuenta_8
    SLICE_X26Y32.D4      net (fanout=2)        0.667   u5/cuenta<8>
    SLICE_X26Y32.D       Tilo                  0.203   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>3
    SLICE_X25Y29.D6      net (fanout=2)        0.599   u5/PWR_11_o_cuenta[17]_equal_1_o<17>2
    SLICE_X25Y29.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X26Y31.B4      net (fanout=17)       0.683   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X26Y31.CLK     Tas                   0.289   u5/cuenta<13>
                                                       u5/cuenta_11_rstpot
                                                       u5/cuenta_11
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.142ns logic, 1.949ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u5/aux (SLICE_X23Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/aux (FF)
  Destination:          u5/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/aux to u5/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.198   u5/aux
                                                       u5/aux
    SLICE_X23Y26.A6      net (fanout=3)        0.025   u5/aux
    SLICE_X23Y26.CLK     Tah         (-Th)    -0.215   u5/aux
                                                       u5/aux_INV_3_o1_INV_0
                                                       u5/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point u5/unseg (SLICE_X25Y29.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/cuenta_9 (FF)
  Destination:          u5/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/cuenta_9 to u5/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.DQ      Tcko                  0.198   u5/cuenta<9>
                                                       u5/cuenta_9
    SLICE_X25Y29.D5      net (fanout=3)        0.286   u5/cuenta<9>
    SLICE_X25Y29.CLK     Tah         (-Th)    -0.215   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
                                                       u5/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.413ns logic, 0.286ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point u5/aux (SLICE_X23Y26.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/unseg (FF)
  Destination:          u5/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.081 - 0.087)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/unseg to u5/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.DQ      Tcko                  0.198   u5/unseg
                                                       u5/unseg
    SLICE_X23Y26.CE      net (fanout=1)        0.343   u5/unseg
    SLICE_X23Y26.CLK     Tckce       (-Th)    -0.181   u5/aux
                                                       u5/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.379ns logic, 0.343ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: u5/cuenta<5>/CLK
  Logical resource: u5/cuenta_2/CK
  Location pin: SLICE_X26Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: u5/cuenta<5>/CLK
  Logical resource: u5/cuenta_3/CK
  Location pin: SLICE_X26Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.348|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 515 paths, 0 nets, and 94 connections

Design statistics:
   Minimum period:   3.348ns{1}   (Maximum frequency: 298.686MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  6 04:55:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



