part=xcvu9p-flga2104-2-i

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=dct
syn.file=../../src/dct.cpp
tb.file=../../src/dct_test.cpp
tb.file=../../src/in.dat
tb.file=../../src/out.golden.dat
clock=8ns
clock_uncertainty=12%
csim.code_analyzer=0
csim.clean=true
