{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415548532799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415548532800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 09:55:32 2014 " "Processing started: Sun Nov 09 09:55:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415548532800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415548532800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto3 -c Proyecto3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto3 -c Proyecto3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415548532800 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415548533698 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_matrix.qsys " "Elaborating Qsys system entity \"soc_matrix.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548533791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Loading Proyecto3/soc_matrix.qsys " "2014.11.09.09:55:35 Progress: Loading Proyecto3/soc_matrix.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Reading input file " "2014.11.09.09:55:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Adding clk_0 \[clock_source 13.0\] " "2014.11.09.09:55:35 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Parameterizing module clk_0 " "2014.11.09.09:55:35 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Adding RAM \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2014.11.09.09:55:35 Progress: Adding RAM \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Parameterizing module RAM " "2014.11.09.09:55:35 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2014.11.09.09:55:35 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Parameterizing module jtag_uart_0 " "2014.11.09.09:55:35 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:35 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2014.11.09.09:55:35 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548535692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Parameterizing module nios2_qsys_0 " "2014.11.09.09:55:36 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\] " "2014.11.09.09:55:36 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Parameterizing module sysid_qsys_0 " "2014.11.09.09:55:36 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Adding lfsr_0 \[lfsr 1.0\] " "2014.11.09.09:55:36 Progress: Adding lfsr_0 \[lfsr 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Parameterizing module lfsr_0 " "2014.11.09.09:55:36 Progress: Parameterizing module lfsr_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Adding timer_0 \[altera_avalon_timer 13.0.1.99.2\] " "2014.11.09.09:55:36 Progress: Adding timer_0 \[altera_avalon_timer 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Parameterizing module timer_0 " "2014.11.09.09:55:36 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Adding General_Purpuose_Register_0 \[General_Purpuose_Register 2.0\] " "2014.11.09.09:55:36 Progress: Adding General_Purpuose_Register_0 \[General_Purpuose_Register 2.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Parameterizing module General_Purpuose_Register_0 " "2014.11.09.09:55:36 Progress: Parameterizing module General_Purpuose_Register_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Adding HW_accelelator_0 \[HW_accelelator 1.0\] " "2014.11.09.09:55:36 Progress: Adding HW_accelelator_0 \[HW_accelelator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Parameterizing module HW_accelelator_0 " "2014.11.09.09:55:36 Progress: Parameterizing module HW_accelelator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:36 Progress: Building connections " "2014.11.09.09:55:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548536915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:37 Progress: Parameterizing connections " "2014.11.09.09:55:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548537264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:37 Progress: Validating " "2014.11.09.09:55:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548537267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.11.09.09:55:37 Progress: Done reading input file " "2014.11.09.09:55:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548537578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_matrix.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_matrix.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548537818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_matrix.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Soc_matrix.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548537818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_matrix: Generating soc_matrix \"soc_matrix\" for QUARTUS_SYNTH " "Soc_matrix: Generating soc_matrix \"soc_matrix\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548539017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 9 modules, 33 connections " "Pipeline_bridge_swap_transform: After transform: 9 modules, 33 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548539175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548539181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 19 modules, 63 connections " "Merlin_translator_transform: After transform: 19 modules, 63 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548539604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 38 modules, 160 connections " "Merlin_domain_transform: After transform: 38 modules, 160 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548540132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 48 modules, 190 connections " "Merlin_router_transform: After transform: 48 modules, 190 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548540339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 50 modules, 194 connections " "Reset_adaptation_transform: After transform: 50 modules, 194 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548540425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 69 modules, 240 connections " "Merlin_network_to_switch_transform: After transform: 69 modules, 240 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548540673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 69 modules, 240 connections " "Merlin_mm_transform: After transform: 69 modules, 240 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548540730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 70 modules, 243 connections " "Merlin_interrupt_mapper_transform: After transform: 70 modules, 243 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548540770 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541315 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541315 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541315 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541317 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541317 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541317 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541317 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541317 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541319 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541323 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541328 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541328 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541328 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541329 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541330 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541330 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541330 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541330 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541332 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541332 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541332 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541333 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541333 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541333 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Soc_matrix: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'soc_matrix_RAM' " "RAM: Starting RTL generation for module 'soc_matrix_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_matrix_RAM --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0001_RAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0001_RAM_gen//soc_matrix_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_matrix_RAM --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0001_RAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0001_RAM_gen//soc_matrix_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548541627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'soc_matrix_RAM' " "RAM: Done RTL generation for module 'soc_matrix_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"soc_matrix\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"soc_matrix\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_matrix_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_matrix_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_matrix_jtag_uart_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0002_jtag_uart_0_gen//soc_matrix_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_matrix_jtag_uart_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0002_jtag_uart_0_gen//soc_matrix_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_matrix_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_matrix_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_matrix\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_matrix\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'soc_matrix_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'soc_matrix_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=soc_matrix_nios2_qsys_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0003_nios2_qsys_0_gen//soc_matrix_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=soc_matrix_nios2_qsys_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0003_nios2_qsys_0_gen//soc_matrix_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548542612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:43 (*) Starting Nios II generation " "Nios2_qsys_0: # 2014.11.09 09:55:43 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:43 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2014.11.09 09:55:43 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2014.11.09 09:55:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:45 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2014.11.09 09:55:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:45 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2014.11.09 09:55:45 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2014.11.09 09:55:48 (*) Done Nios II generation " "Nios2_qsys_0: # 2014.11.09 09:55:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'soc_matrix_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'soc_matrix_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"soc_matrix\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"soc_matrix\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"soc_matrix\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"soc_matrix\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lfsr_0: \"soc_matrix\" instantiated lfsr \"lfsr_0\" " "Lfsr_0: \"soc_matrix\" instantiated lfsr \"lfsr_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'soc_matrix_timer_0' " "Timer_0: Starting RTL generation for module 'soc_matrix_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_matrix_timer_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0006_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0006_timer_0_gen//soc_matrix_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_matrix_timer_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0006_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6383_1028349854318748294.dir/0006_timer_0_gen//soc_matrix_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'soc_matrix_timer_0' " "Timer_0: Done RTL generation for module 'soc_matrix_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"soc_matrix\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"soc_matrix\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_Purpuose_Register_0: \"soc_matrix\" instantiated General_Purpuose_Register \"General_Purpuose_Register_0\" " "General_Purpuose_Register_0: \"soc_matrix\" instantiated General_Purpuose_Register \"General_Purpuose_Register_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HW_accelelator_0: \"soc_matrix\" instantiated HW_accelelator \"HW_accelelator_0\" " "HW_accelelator_0: \"soc_matrix\" instantiated HW_accelelator \"HW_accelelator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"soc_matrix\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"soc_matrix\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"soc_matrix\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"soc_matrix\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"soc_matrix\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"soc_matrix\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"soc_matrix\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"soc_matrix\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"soc_matrix\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"soc_matrix\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548548994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"soc_matrix\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"soc_matrix\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"soc_matrix\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"soc_matrix\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"soc_matrix\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"soc_matrix\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_005: \"soc_matrix\" instantiated altera_merlin_router \"id_router_005\" " "Id_router_005: \"soc_matrix\" instantiated altera_merlin_router \"id_router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_matrix\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_matrix\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"soc_matrix\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"soc_matrix\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_005: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_005\" " "Rsp_xbar_demux_005: \"soc_matrix\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"soc_matrix\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"soc_matrix\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"soc_matrix\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"soc_matrix\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_matrix\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_matrix\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_matrix: Done soc_matrix\" with 27 modules, 94 files, 1837269 bytes " "Soc_matrix: Done soc_matrix\" with 27 modules, 94 files, 1837269 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1415548549783 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_matrix.qsys " "Finished elaborating Qsys system entity \"soc_matrix.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548550672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/unidadaritmetica.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/unidadaritmetica.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadAritmetica " "Found entity 1: UnidadAritmetica" {  } { { "VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/sumador.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "VerilogMultiplicadorMatrices4x4/Sumador.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Sumador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/registroload.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/registroload.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroLoad " "Found entity 1: RegistroLoad" {  } { { "VerilogMultiplicadorMatrices4x4/RegistroLoad.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/RegistroLoad.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/registroinmultfilacolum.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/registroinmultfilacolum.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroInMultiplicador " "Found entity 1: RegistroInMultiplicador" {  } { { "VerilogMultiplicadorMatrices4x4/RegistroInMultFilaColum.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/RegistroInMultFilaColum.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/registroentradaparalela.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/registroentradaparalela.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroEntradaParalela " "Found entity 1: RegistroEntradaParalela" {  } { { "VerilogMultiplicadorMatrices4x4/RegistroEntradaParalela.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/RegistroEntradaParalela.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/registrodelisto.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/registrodelisto.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistrodeListo " "Found entity 1: RegistrodeListo" {  } { { "VerilogMultiplicadorMatrices4x4/RegistrodeListo.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/RegistrodeListo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/registro8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/registro8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registro8bits " "Found entity 1: Registro8bits" {  } { { "VerilogMultiplicadorMatrices4x4/Registro8bits.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Registro8bits.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/prueba1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/prueba1.v" { { "Info" "ISGN_ENTITY_NAME" "1 prueba1 " "Found entity 1: prueba1" {  } { { "VerilogMultiplicadorMatrices4x4/prueba1.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/prueba1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/muxsalida.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/muxsalida.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSalida " "Found entity 1: MuxSalida" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/muxfilasmatriza.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/muxfilasmatriza.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuXFilasMAtrizA " "Found entity 1: MuXFilasMAtrizA" {  } { { "VerilogMultiplicadorMatrices4x4/MuXFilasMAtrizA.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuXFilasMAtrizA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/muxescrituraregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/muxescrituraregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXEscrituraRegistro " "Found entity 1: MUXEscrituraRegistro" {  } { { "VerilogMultiplicadorMatrices4x4/MUXEscrituraRegistro.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MUXEscrituraRegistro.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/muxcolumnasmatrizb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/muxcolumnasmatrizb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxColumnasMatrizB " "Found entity 1: MuxColumnasMatrizB" {  } { { "VerilogMultiplicadorMatrices4x4/MuxColumnasMatrizB.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxColumnasMatrizB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/multiplicadormenos1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/multiplicadormenos1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicadormenos1 " "Found entity 1: Multiplicadormenos1" {  } { { "VerilogMultiplicadorMatrices4x4/Multiplicadormenos1.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Multiplicadormenos1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/multiplicadormatrices.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/multiplicadormatrices.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorMatrices " "Found entity 1: MultiplicadorMatrices" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "VerilogMultiplicadorMatrices4x4/Multiplicador.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Multiplicador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/multiplicacionfilacolumna.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/multiplicacionfilacolumna.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplicacionFilaColumna " "Found entity 1: MultiplicacionFilaColumna" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/multiplexor8a1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/multiplexor8a1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor8a1 " "Found entity 1: Multiplexor8a1" {  } { { "VerilogMultiplicadorMatrices4x4/Multiplexor8a1.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Multiplexor8a1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/fsmmatrices.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/fsmmatrices.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMMatrices " "Found entity 1: FSMMatrices" {  } { { "VerilogMultiplicadorMatrices4x4/FSMMatrices.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/FSMMatrices.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogmultiplicadormatrices4x4/fsmcontrolmultfilcolum.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogmultiplicadormatrices4x4/fsmcontrolmultfilcolum.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMControlMultFilColum " "Found entity 1: FSMControlMultFilColum" {  } { { "VerilogMultiplicadorMatrices4x4/FSMControlMultFilColum.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/FSMControlMultFilColum.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548550997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548550997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_timer_0 " "Found entity 1: soc_matrix_timer_0" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_timer_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_sysid_qsys_0 " "Found entity 1: soc_matrix_sysid_qsys_0" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_sysid_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_mux_001 " "Found entity 1: soc_matrix_rsp_xbar_mux_001" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_mux " "Found entity 1: soc_matrix_rsp_xbar_mux" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_demux_003 " "Found entity 1: soc_matrix_rsp_xbar_demux_003" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_demux_002 " "Found entity 1: soc_matrix_rsp_xbar_demux_002" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_demux " "Found entity 1: soc_matrix_rsp_xbar_demux" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_RAM " "Found entity 1: soc_matrix_RAM" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_RAM.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_pio_0 " "Found entity 1: soc_matrix_pio_0" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_pio_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_test_bench " "Found entity 1: soc_matrix_nios2_qsys_0_test_bench" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_oci_test_bench " "Found entity 1: soc_matrix_nios2_qsys_0_oci_test_bench" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: soc_matrix_nios2_qsys_0_jtag_debug_module_tck" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_register_bank_a_module " "Found entity 1: soc_matrix_nios2_qsys_0_register_bank_a_module" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_nios2_qsys_0_register_bank_b_module " "Found entity 2: soc_matrix_nios2_qsys_0_register_bank_b_module" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_matrix_nios2_qsys_0_nios2_oci_debug " "Found entity 3: soc_matrix_nios2_qsys_0_nios2_oci_debug" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_matrix_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: soc_matrix_nios2_qsys_0_ociram_sp_ram_module" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_matrix_nios2_qsys_0_nios2_ocimem " "Found entity 5: soc_matrix_nios2_qsys_0_nios2_ocimem" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_matrix_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: soc_matrix_nios2_qsys_0_nios2_avalon_reg" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_matrix_nios2_qsys_0_nios2_oci_break " "Found entity 7: soc_matrix_nios2_qsys_0_nios2_oci_break" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_matrix_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: soc_matrix_nios2_qsys_0_nios2_oci_xbrk" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_matrix_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: soc_matrix_nios2_qsys_0_nios2_oci_dbrk" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_matrix_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: soc_matrix_nios2_qsys_0_nios2_oci_itrace" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_matrix_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: soc_matrix_nios2_qsys_0_nios2_oci_td_mode" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_matrix_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: soc_matrix_nios2_qsys_0_nios2_oci_dtrace" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_matrix_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: soc_matrix_nios2_qsys_0_nios2_oci_fifo" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_matrix_nios2_qsys_0_nios2_oci_pib " "Found entity 17: soc_matrix_nios2_qsys_0_nios2_oci_pib" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_matrix_nios2_qsys_0_nios2_oci_im " "Found entity 18: soc_matrix_nios2_qsys_0_nios2_oci_im" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_matrix_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: soc_matrix_nios2_qsys_0_nios2_performance_monitors" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_matrix_nios2_qsys_0_nios2_oci " "Found entity 20: soc_matrix_nios2_qsys_0_nios2_oci" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_matrix_nios2_qsys_0 " "Found entity 21: soc_matrix_nios2_qsys_0" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_matrix_jtag_uart_0_sim_scfifo_w" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551424 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_jtag_uart_0_scfifo_w " "Found entity 2: soc_matrix_jtag_uart_0_scfifo_w" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551424 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_matrix_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_matrix_jtag_uart_0_sim_scfifo_r" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551424 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_matrix_jtag_uart_0_scfifo_r " "Found entity 4: soc_matrix_jtag_uart_0_scfifo_r" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551424 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_matrix_jtag_uart_0 " "Found entity 5: soc_matrix_jtag_uart_0" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_irq_mapper " "Found entity 1: soc_matrix_irq_mapper" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_irq_mapper.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_id_router_003.sv(48) " "Verilog HDL Declaration information at soc_matrix_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_id_router_003.sv(49) " "Verilog HDL Declaration information at soc_matrix_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_id_router_003_default_decode " "Found entity 1: soc_matrix_id_router_003_default_decode" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551454 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_id_router_003 " "Found entity 2: soc_matrix_id_router_003" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_id_router_002.sv(48) " "Verilog HDL Declaration information at soc_matrix_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_id_router_002.sv(49) " "Verilog HDL Declaration information at soc_matrix_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_id_router_002_default_decode " "Found entity 1: soc_matrix_id_router_002_default_decode" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551472 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_id_router_002 " "Found entity 2: soc_matrix_id_router_002" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_id_router.sv(48) " "Verilog HDL Declaration information at soc_matrix_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_id_router.sv(49) " "Verilog HDL Declaration information at soc_matrix_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_id_router_default_decode " "Found entity 1: soc_matrix_id_router_default_decode" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551488 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_id_router " "Found entity 2: soc_matrix_id_router" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_cmd_xbar_mux " "Found entity 1: soc_matrix_cmd_xbar_mux" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_mux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_cmd_xbar_demux_001 " "Found entity 1: soc_matrix_cmd_xbar_demux_001" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_cmd_xbar_demux " "Found entity 1: soc_matrix_cmd_xbar_demux" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_addr_router_001.sv(48) " "Verilog HDL Declaration information at soc_matrix_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_addr_router_001.sv(49) " "Verilog HDL Declaration information at soc_matrix_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_addr_router_001_default_decode " "Found entity 1: soc_matrix_addr_router_001_default_decode" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551548 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_addr_router_001 " "Found entity 2: soc_matrix_addr_router_001" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_addr_router.sv(48) " "Verilog HDL Declaration information at soc_matrix_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_addr_router.sv(49) " "Verilog HDL Declaration information at soc_matrix_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_addr_router_default_decode " "Found entity 1: soc_matrix_addr_router_default_decode" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551570 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_addr_router " "Found entity 2: soc_matrix_addr_router" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/gp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/gp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GP_Reg " "Found entity 1: GP_Reg" {  } { { "soc_matrix/synthesis/submodules/GP_Reg.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/GP_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_matrix/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_matrix/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551772 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_matrix/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file top_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_matrix " "Found entity 1: top_matrix" {  } { { "top_matrix.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/top_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_matrix/synthesis/soc_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_matrix/synthesis/soc_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix " "Found entity 1: soc_matrix" {  } { { "soc_matrix/synthesis/soc_matrix.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/soc_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/soc_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix " "Found entity 1: soc_matrix" {  } { { "db/ip/soc_matrix/soc_matrix.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/soc_matrix.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/gp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/gp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GP_Reg " "Found entity 1: GP_Reg" {  } { { "db/ip/soc_matrix/submodules/GP_Reg.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/GP_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_matrix/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_matrix/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_matrix/submodules/altera_reset_controller.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_matrix/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "db/ip/soc_matrix/submodules/lfsr.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_RAM " "Found entity 1: soc_matrix_RAM" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_RAM.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_addr_router.sv(48) " "Verilog HDL Declaration information at soc_matrix_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_addr_router.sv(49) " "Verilog HDL Declaration information at soc_matrix_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_addr_router_default_decode " "Found entity 1: soc_matrix_addr_router_default_decode" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551921 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_addr_router " "Found entity 2: soc_matrix_addr_router" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_addr_router_001.sv(48) " "Verilog HDL Declaration information at soc_matrix_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_addr_router_001.sv(49) " "Verilog HDL Declaration information at soc_matrix_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_addr_router_001_default_decode " "Found entity 1: soc_matrix_addr_router_001_default_decode" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551929 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_addr_router_001 " "Found entity 2: soc_matrix_addr_router_001" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_cmd_xbar_demux " "Found entity 1: soc_matrix_cmd_xbar_demux" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_cmd_xbar_demux_001 " "Found entity 1: soc_matrix_cmd_xbar_demux_001" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_cmd_xbar_mux " "Found entity 1: soc_matrix_cmd_xbar_mux" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_mux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_id_router.sv(48) " "Verilog HDL Declaration information at soc_matrix_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_id_router.sv(49) " "Verilog HDL Declaration information at soc_matrix_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_id_router_default_decode " "Found entity 1: soc_matrix_id_router_default_decode" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551956 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_id_router " "Found entity 2: soc_matrix_id_router" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_matrix_id_router_005.sv(48) " "Verilog HDL Declaration information at soc_matrix_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_matrix_id_router_005.sv(49) " "Verilog HDL Declaration information at soc_matrix_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415548551961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_id_router_005_default_decode " "Found entity 1: soc_matrix_id_router_005_default_decode" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551962 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_id_router_005 " "Found entity 2: soc_matrix_id_router_005" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_irq_mapper " "Found entity 1: soc_matrix_irq_mapper" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_irq_mapper.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_matrix_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551981 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_jtag_uart_0_scfifo_w " "Found entity 2: soc_matrix_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551981 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_matrix_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_matrix_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551981 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_matrix_jtag_uart_0_scfifo_r " "Found entity 4: soc_matrix_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551981 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_matrix_jtag_uart_0 " "Found entity 5: soc_matrix_jtag_uart_0" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548551981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548551981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_register_bank_a_module " "Found entity 1: soc_matrix_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_matrix_nios2_qsys_0_register_bank_b_module " "Found entity 2: soc_matrix_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_matrix_nios2_qsys_0_nios2_oci_debug " "Found entity 3: soc_matrix_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_matrix_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: soc_matrix_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_matrix_nios2_qsys_0_nios2_ocimem " "Found entity 5: soc_matrix_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_matrix_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: soc_matrix_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_matrix_nios2_qsys_0_nios2_oci_break " "Found entity 7: soc_matrix_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_matrix_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: soc_matrix_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_matrix_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: soc_matrix_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_matrix_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: soc_matrix_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_matrix_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: soc_matrix_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_matrix_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: soc_matrix_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_matrix_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: soc_matrix_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_matrix_nios2_qsys_0_nios2_oci_pib " "Found entity 17: soc_matrix_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_matrix_nios2_qsys_0_nios2_oci_im " "Found entity 18: soc_matrix_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_matrix_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: soc_matrix_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_matrix_nios2_qsys_0_nios2_oci " "Found entity 20: soc_matrix_nios2_qsys_0_nios2_oci" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_matrix_nios2_qsys_0 " "Found entity 21: soc_matrix_nios2_qsys_0" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: soc_matrix_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_oci_test_bench " "Found entity 1: soc_matrix_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_nios2_qsys_0_test_bench " "Found entity 1: soc_matrix_nios2_qsys_0_test_bench" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_demux " "Found entity 1: soc_matrix_rsp_xbar_demux" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_demux_005 " "Found entity 1: soc_matrix_rsp_xbar_demux_005" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux_005.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_mux " "Found entity 1: soc_matrix_rsp_xbar_mux" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_rsp_xbar_mux_001 " "Found entity 1: soc_matrix_rsp_xbar_mux_001" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_sysid_qsys_0 " "Found entity 1: soc_matrix_sysid_qsys_0" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_sysid_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/soc_matrix_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/soc_matrix_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_matrix_timer_0 " "Found entity 1: soc_matrix_timer_0" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_timer_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_matrix/submodules/top_hardware_accelerator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_matrix/submodules/top_hardware_accelerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_hardware_accelerator " "Found entity 1: top_hardware_accelerator" {  } { { "db/ip/soc_matrix/submodules/top_hardware_accelerator.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/top_hardware_accelerator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548552111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548552111 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552138 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552142 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552180 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_matrix_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at soc_matrix_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415548552184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_matrix " "Elaborating entity \"top_matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415548553299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix soc_matrix:u0 " "Elaborating entity \"soc_matrix\" for hierarchy \"soc_matrix:u0\"" {  } { { "top_matrix.v" "u0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/top_matrix.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_RAM soc_matrix:u0\|soc_matrix_RAM:ram " "Elaborating entity \"soc_matrix_RAM\" for hierarchy \"soc_matrix:u0\|soc_matrix_RAM:ram\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "ram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_RAM.v" "the_altsyncram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_RAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_RAM.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_RAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548553773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_matrix_RAM.hex " "Parameter \"init_file\" = \"soc_matrix_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553774 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_RAM.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_RAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548553774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71c1 " "Found entity 1: altsyncram_71c1" {  } { { "db/altsyncram_71c1.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/altsyncram_71c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548553970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548553970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71c1 soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_71c1:auto_generated " "Elaborating entity \"altsyncram_71c1\" for hierarchy \"soc_matrix:u0\|soc_matrix_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_71c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548553973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_jtag_uart_0 soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_matrix_jtag_uart_0\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "jtag_uart_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_jtag_uart_0_scfifo_w soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_matrix_jtag_uart_0_scfifo_w\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "the_soc_matrix_jtag_uart_0_scfifo_w" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "wfifo" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554401 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548554401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548554518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548554518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548554587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548554587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548554640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548554640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548554766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548554766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548554909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548554909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548554913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548555037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548555037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548555147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548555147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_w:the_soc_matrix_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_jtag_uart_0_scfifo_r soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_r:the_soc_matrix_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_matrix_jtag_uart_0_scfifo_r\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|soc_matrix_jtag_uart_0_scfifo_r:the_soc_matrix_jtag_uart_0_scfifo_r\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "the_soc_matrix_jtag_uart_0_scfifo_r" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_matrix_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_matrix_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "soc_matrix_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_matrix_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_matrix_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548555389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_matrix_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_matrix_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555389 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548555389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0 soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"soc_matrix_nios2_qsys_0\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_test_bench soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_test_bench:the_soc_matrix_nios2_qsys_0_test_bench " "Elaborating entity \"soc_matrix_nios2_qsys_0_test_bench\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_test_bench:the_soc_matrix_nios2_qsys_0_test_bench\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_test_bench" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_register_bank_a_module soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a " "Elaborating entity \"soc_matrix_nios2_qsys_0_register_bank_a_module\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_register_bank_a" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_matrix_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"soc_matrix_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555593 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548555593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96h1 " "Found entity 1: altsyncram_96h1" {  } { { "db/altsyncram_96h1.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/altsyncram_96h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548555692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548555692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96h1 soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_96h1:auto_generated " "Elaborating entity \"altsyncram_96h1\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_a_module:soc_matrix_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_96h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_register_bank_b_module soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b " "Elaborating entity \"soc_matrix_nios2_qsys_0_register_bank_b_module\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_register_bank_b" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_matrix_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"soc_matrix_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548555953 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548555953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/altsyncram_a6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548556051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548556051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6h1 soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_a6h1:auto_generated " "Elaborating entity \"altsyncram_a6h1\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_register_bank_b_module:soc_matrix_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_a6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_debug soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548556347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_debug:the_soc_matrix_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556348 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548556348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_ocimem soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_ocimem\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_ociram_sp_ram_module soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"soc_matrix_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_matrix_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"soc_matrix_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556420 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548556420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dj81 " "Found entity 1: altsyncram_dj81" {  } { { "db/altsyncram_dj81.tdf" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/altsyncram_dj81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415548556517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415548556517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dj81 soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dj81:auto_generated " "Elaborating entity \"altsyncram_dj81\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_ocimem:the_soc_matrix_nios2_qsys_0_nios2_ocimem\|soc_matrix_nios2_qsys_0_ociram_sp_ram_module:soc_matrix_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dj81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_avalon_reg soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_avalon_reg:the_soc_matrix_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_avalon_reg:the_soc_matrix_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_break soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_break:the_soc_matrix_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_break\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_break:the_soc_matrix_nios2_qsys_0_nios2_oci_break\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_xbrk soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_xbrk:the_soc_matrix_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_xbrk:the_soc_matrix_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_dbrk soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_dbrk:the_soc_matrix_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_dbrk:the_soc_matrix_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_itrace soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_itrace:the_soc_matrix_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_itrace:the_soc_matrix_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_dtrace soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_dtrace:the_soc_matrix_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_dtrace:the_soc_matrix_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_td_mode soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_dtrace:the_soc_matrix_nios2_qsys_0_nios2_oci_dtrace\|soc_matrix_nios2_qsys_0_nios2_oci_td_mode:soc_matrix_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_dtrace:the_soc_matrix_nios2_qsys_0_nios2_oci_dtrace\|soc_matrix_nios2_qsys_0_nios2_oci_td_mode:soc_matrix_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_fifo soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count:soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count:soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc:soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc:soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc:soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc:soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "soc_matrix_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_oci_test_bench soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_oci_test_bench:the_soc_matrix_nios2_qsys_0_oci_test_bench " "Elaborating entity \"soc_matrix_nios2_qsys_0_oci_test_bench\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_fifo:the_soc_matrix_nios2_qsys_0_nios2_oci_fifo\|soc_matrix_nios2_qsys_0_oci_test_bench:the_soc_matrix_nios2_qsys_0_oci_test_bench\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_pib soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_pib:the_soc_matrix_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_pib:the_soc_matrix_nios2_qsys_0_nios2_oci_pib\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_nios2_oci_im soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_im:the_soc_matrix_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"soc_matrix_nios2_qsys_0_nios2_oci_im\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_nios2_oci_im:the_soc_matrix_nios2_qsys_0_nios2_oci_im\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" "the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_jtag_debug_module_tck soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|soc_matrix_nios2_qsys_0_jtag_debug_module_tck:the_soc_matrix_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"soc_matrix_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|soc_matrix_nios2_qsys_0_jtag_debug_module_tck:the_soc_matrix_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_soc_matrix_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_soc_matrix_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548556951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "soc_matrix_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557061 ""}  } { { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415548557061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_matrix:u0\|soc_matrix_nios2_qsys_0:nios2_qsys_0\|soc_matrix_nios2_qsys_0_nios2_oci:the_soc_matrix_nios2_qsys_0_nios2_oci\|soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_matrix_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_sysid_qsys_0 soc_matrix:u0\|soc_matrix_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"soc_matrix_sysid_qsys_0\" for hierarchy \"soc_matrix:u0\|soc_matrix_sysid_qsys_0:sysid_qsys_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "sysid_qsys_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr soc_matrix:u0\|lfsr:lfsr_0 " "Elaborating entity \"lfsr\" for hierarchy \"soc_matrix:u0\|lfsr:lfsr_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "lfsr_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_timer_0 soc_matrix:u0\|soc_matrix_timer_0:timer_0 " "Elaborating entity \"soc_matrix_timer_0\" for hierarchy \"soc_matrix:u0\|soc_matrix_timer_0:timer_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "timer_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP_Reg soc_matrix:u0\|GP_Reg:general_purpuose_register_0 " "Elaborating entity \"GP_Reg\" for hierarchy \"soc_matrix:u0\|GP_Reg:general_purpuose_register_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "general_purpuose_register_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_hardware_accelerator soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0 " "Elaborating entity \"top_hardware_accelerator\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "hw_accelelator_0" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicadorMatrices soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia " "Elaborating entity \"MultiplicadorMatrices\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\"" {  } { { "db/ip/soc_matrix/submodules/top_hardware_accelerator.v" "MultiplicadorMatricescopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/top_hardware_accelerator.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroEntradaParalela soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|RegistroEntradaParalela:RegistroEntradaParalelacopia " "Elaborating entity \"RegistroEntradaParalela\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|RegistroEntradaParalela:RegistroEntradaParalelacopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" "RegistroEntradaParalelacopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuXFilasMAtrizA soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MuXFilasMAtrizA:MuXFilasMAtrizAcopia " "Elaborating entity \"MuXFilasMAtrizA\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MuXFilasMAtrizA:MuXFilasMAtrizAcopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" "MuXFilasMAtrizAcopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxColumnasMatrizB soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MuxColumnasMatrizB:MuxColumnasMatrizBcopia " "Elaborating entity \"MuxColumnasMatrizB\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MuxColumnasMatrizB:MuxColumnasMatrizBcopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" "MuxColumnasMatrizBcopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicacionFilaColumna soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia " "Elaborating entity \"MultiplicacionFilaColumna\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" "MultiplicacionFilaColumnacopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMControlMultFilColum soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|FSMControlMultFilColum:FSMControl " "Elaborating entity \"FSMControlMultFilColum\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|FSMControlMultFilColum:FSMControl\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" "FSMControl" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroInMultiplicador soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|RegistroInMultiplicador:RegistroInMultiplicadorcopia " "Elaborating entity \"RegistroInMultiplicador\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|RegistroInMultiplicador:RegistroInMultiplicadorcopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" "RegistroInMultiplicadorcopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor8a1 soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|Multiplexor8a1:Multiplexordelasfilas " "Elaborating entity \"Multiplexor8a1\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|Multiplexor8a1:Multiplexordelasfilas\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" "Multiplexordelasfilas" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadAritmetica soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1 " "Elaborating entity \"UnidadAritmetica\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" "UnidadAritmetica1" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\|Multiplicador:MultiplicadorCopia " "Elaborating entity \"Multiplicador\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\|Multiplicador:MultiplicadorCopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" "MultiplicadorCopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557711 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Multiplicador.v(65) " "Verilog HDL error at Multiplicador.v(65): constant value overflow" {  } { { "VerilogMultiplicadorMatrices4x4/Multiplicador.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Multiplicador.v" 65 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1415548557729 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MultiplicadorMatrices:MultiplicadorMatricescopia|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia|UnidadAritmetica:UnidadAritmetica1|Multiplicador:MultiplicadorCopia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicadormenos1 soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\|Multiplicadormenos1:Multiplicadormenos1copia " "Elaborating entity \"Multiplicadormenos1\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\|Multiplicadormenos1:Multiplicadormenos1copia\"" {  } { { "VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" "Multiplicadormenos1copia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\|Sumador:SumadorCopia " "Elaborating entity \"Sumador\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|UnidadAritmetica:UnidadAritmetica1\|Sumador:SumadorCopia\"" {  } { { "VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" "SumadorCopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/UnidadAritmetica.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557762 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Sumador.v(56) " "Verilog HDL error at Sumador.v(56): constant value overflow" {  } { { "VerilogMultiplicadorMatrices4x4/Sumador.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/Sumador.v" 56 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1415548557778 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MultiplicadorMatrices:MultiplicadorMatricescopia|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia|UnidadAritmetica:UnidadAritmetica1|Sumador:SumadorCopia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro8bits soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|Registro8bits:RegistroAcumulador " "Elaborating entity \"Registro8bits\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|MultiplicacionFilaColumna:MultiplicacionFilaColumnacopia\|Registro8bits:RegistroAcumulador\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" "RegistroAcumulador" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicacionFilaColumna.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMMatrices soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|FSMMatrices:FSMControlPrincipal " "Elaborating entity \"FSMMatrices\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MultiplicadorMatrices:MultiplicadorMatricescopia\|FSMMatrices:FSMControlPrincipal\"" {  } { { "VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" "FSMControlPrincipal" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MultiplicadorMatrices.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroLoad soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|RegistroLoad:RegistroLoadcopia " "Elaborating entity \"RegistroLoad\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|RegistroLoad:RegistroLoadcopia\"" {  } { { "db/ip/soc_matrix/submodules/top_hardware_accelerator.v" "RegistroLoadcopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/top_hardware_accelerator.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXEscrituraRegistro soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|RegistroLoad:RegistroLoadcopia\|MUXEscrituraRegistro:DecoEscrituraRegistro " "Elaborating entity \"MUXEscrituraRegistro\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|RegistroLoad:RegistroLoadcopia\|MUXEscrituraRegistro:DecoEscrituraRegistro\"" {  } { { "VerilogMultiplicadorMatrices4x4/RegistroLoad.v" "DecoEscrituraRegistro" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/RegistroLoad.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548557965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSalida soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MuxSalida:MuxSalidacopia " "Elaborating entity \"MuxSalida\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|MuxSalida:MuxSalidacopia\"" {  } { { "db/ip/soc_matrix/submodules/top_hardware_accelerator.v" "MuxSalidacopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/top_hardware_accelerator.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558235 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A11InImag MuxSalida.v(46) " "Verilog HDL Always Construct warning at MuxSalida.v(46): variable \"A11InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558266 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A12InReal MuxSalida.v(47) " "Verilog HDL Always Construct warning at MuxSalida.v(47): variable \"A12InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A12InImag MuxSalida.v(48) " "Verilog HDL Always Construct warning at MuxSalida.v(48): variable \"A12InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A13InReal MuxSalida.v(49) " "Verilog HDL Always Construct warning at MuxSalida.v(49): variable \"A13InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A13InImag MuxSalida.v(50) " "Verilog HDL Always Construct warning at MuxSalida.v(50): variable \"A13InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A14InReal MuxSalida.v(51) " "Verilog HDL Always Construct warning at MuxSalida.v(51): variable \"A14InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A14InImag MuxSalida.v(52) " "Verilog HDL Always Construct warning at MuxSalida.v(52): variable \"A14InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A21InReal MuxSalida.v(53) " "Verilog HDL Always Construct warning at MuxSalida.v(53): variable \"A21InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A21InImag MuxSalida.v(54) " "Verilog HDL Always Construct warning at MuxSalida.v(54): variable \"A21InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A22InReal MuxSalida.v(55) " "Verilog HDL Always Construct warning at MuxSalida.v(55): variable \"A22InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A22InImag MuxSalida.v(56) " "Verilog HDL Always Construct warning at MuxSalida.v(56): variable \"A22InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A23InReal MuxSalida.v(57) " "Verilog HDL Always Construct warning at MuxSalida.v(57): variable \"A23InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A23InImag MuxSalida.v(58) " "Verilog HDL Always Construct warning at MuxSalida.v(58): variable \"A23InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A24InReal MuxSalida.v(59) " "Verilog HDL Always Construct warning at MuxSalida.v(59): variable \"A24InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A24InImag MuxSalida.v(60) " "Verilog HDL Always Construct warning at MuxSalida.v(60): variable \"A24InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558267 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A31InReal MuxSalida.v(61) " "Verilog HDL Always Construct warning at MuxSalida.v(61): variable \"A31InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A31InImag MuxSalida.v(62) " "Verilog HDL Always Construct warning at MuxSalida.v(62): variable \"A31InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A32InReal MuxSalida.v(63) " "Verilog HDL Always Construct warning at MuxSalida.v(63): variable \"A32InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A32InImag MuxSalida.v(64) " "Verilog HDL Always Construct warning at MuxSalida.v(64): variable \"A32InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A33InReal MuxSalida.v(65) " "Verilog HDL Always Construct warning at MuxSalida.v(65): variable \"A33InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A33InImag MuxSalida.v(66) " "Verilog HDL Always Construct warning at MuxSalida.v(66): variable \"A33InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A34InReal MuxSalida.v(67) " "Verilog HDL Always Construct warning at MuxSalida.v(67): variable \"A34InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A34InImag MuxSalida.v(68) " "Verilog HDL Always Construct warning at MuxSalida.v(68): variable \"A34InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A41InReal MuxSalida.v(69) " "Verilog HDL Always Construct warning at MuxSalida.v(69): variable \"A41InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A41InImag MuxSalida.v(70) " "Verilog HDL Always Construct warning at MuxSalida.v(70): variable \"A41InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A42InReal MuxSalida.v(71) " "Verilog HDL Always Construct warning at MuxSalida.v(71): variable \"A42InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A42InImag MuxSalida.v(72) " "Verilog HDL Always Construct warning at MuxSalida.v(72): variable \"A42InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A43InReal MuxSalida.v(73) " "Verilog HDL Always Construct warning at MuxSalida.v(73): variable \"A43InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558268 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A43InImag MuxSalida.v(74) " "Verilog HDL Always Construct warning at MuxSalida.v(74): variable \"A43InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A44InReal MuxSalida.v(75) " "Verilog HDL Always Construct warning at MuxSalida.v(75): variable \"A44InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A44InImag MuxSalida.v(76) " "Verilog HDL Always Construct warning at MuxSalida.v(76): variable \"A44InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B11InReal MuxSalida.v(78) " "Verilog HDL Always Construct warning at MuxSalida.v(78): variable \"B11InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B11InImag MuxSalida.v(79) " "Verilog HDL Always Construct warning at MuxSalida.v(79): variable \"B11InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B12InReal MuxSalida.v(80) " "Verilog HDL Always Construct warning at MuxSalida.v(80): variable \"B12InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B12InImag MuxSalida.v(81) " "Verilog HDL Always Construct warning at MuxSalida.v(81): variable \"B12InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B13InReal MuxSalida.v(82) " "Verilog HDL Always Construct warning at MuxSalida.v(82): variable \"B13InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B13InImag MuxSalida.v(83) " "Verilog HDL Always Construct warning at MuxSalida.v(83): variable \"B13InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B14InReal MuxSalida.v(84) " "Verilog HDL Always Construct warning at MuxSalida.v(84): variable \"B14InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B14InImag MuxSalida.v(85) " "Verilog HDL Always Construct warning at MuxSalida.v(85): variable \"B14InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B21InReal MuxSalida.v(86) " "Verilog HDL Always Construct warning at MuxSalida.v(86): variable \"B21InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B21InImag MuxSalida.v(87) " "Verilog HDL Always Construct warning at MuxSalida.v(87): variable \"B21InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B22InReal MuxSalida.v(88) " "Verilog HDL Always Construct warning at MuxSalida.v(88): variable \"B22InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B22InImag MuxSalida.v(89) " "Verilog HDL Always Construct warning at MuxSalida.v(89): variable \"B22InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558269 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B23InReal MuxSalida.v(90) " "Verilog HDL Always Construct warning at MuxSalida.v(90): variable \"B23InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B23InImag MuxSalida.v(91) " "Verilog HDL Always Construct warning at MuxSalida.v(91): variable \"B23InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B24InReal MuxSalida.v(92) " "Verilog HDL Always Construct warning at MuxSalida.v(92): variable \"B24InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B24InImag MuxSalida.v(93) " "Verilog HDL Always Construct warning at MuxSalida.v(93): variable \"B24InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B31InReal MuxSalida.v(94) " "Verilog HDL Always Construct warning at MuxSalida.v(94): variable \"B31InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B31InImag MuxSalida.v(95) " "Verilog HDL Always Construct warning at MuxSalida.v(95): variable \"B31InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B32InReal MuxSalida.v(96) " "Verilog HDL Always Construct warning at MuxSalida.v(96): variable \"B32InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B32InImag MuxSalida.v(97) " "Verilog HDL Always Construct warning at MuxSalida.v(97): variable \"B32InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B33InReal MuxSalida.v(98) " "Verilog HDL Always Construct warning at MuxSalida.v(98): variable \"B33InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B33InImag MuxSalida.v(99) " "Verilog HDL Always Construct warning at MuxSalida.v(99): variable \"B33InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B34InReal MuxSalida.v(100) " "Verilog HDL Always Construct warning at MuxSalida.v(100): variable \"B34InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B34InImag MuxSalida.v(101) " "Verilog HDL Always Construct warning at MuxSalida.v(101): variable \"B34InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B41InReal MuxSalida.v(102) " "Verilog HDL Always Construct warning at MuxSalida.v(102): variable \"B41InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B41InImag MuxSalida.v(103) " "Verilog HDL Always Construct warning at MuxSalida.v(103): variable \"B41InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558270 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B42InReal MuxSalida.v(104) " "Verilog HDL Always Construct warning at MuxSalida.v(104): variable \"B42InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B42InImag MuxSalida.v(105) " "Verilog HDL Always Construct warning at MuxSalida.v(105): variable \"B42InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B43InReal MuxSalida.v(106) " "Verilog HDL Always Construct warning at MuxSalida.v(106): variable \"B43InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B43InImag MuxSalida.v(107) " "Verilog HDL Always Construct warning at MuxSalida.v(107): variable \"B43InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B44InReal MuxSalida.v(108) " "Verilog HDL Always Construct warning at MuxSalida.v(108): variable \"B44InReal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B44InImag MuxSalida.v(109) " "Verilog HDL Always Construct warning at MuxSalida.v(109): variable \"B44InImag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Start MuxSalida.v(143) " "Verilog HDL Always Construct warning at MuxSalida.v(143): variable \"Start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 MuxSalida.v(143) " "Verilog HDL assignment warning at MuxSalida.v(143): truncated value with size 63 to match size of target (32)" {  } { { "VerilogMultiplicadorMatrices4x4/MuxSalida.v" "" { Text "C:/Users/Yeiner/Desktop/Proyecto3/VerilogMultiplicadorMatrices4x4/MuxSalida.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415548558271 "|top_matrix|soc_matrix:u0|top_hardware_accelerator:hw_accelelator_0|MuxSalida:MuxSalidacopia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistrodeListo soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|RegistrodeListo:RegistrodeListocopia " "Elaborating entity \"RegistrodeListo\" for hierarchy \"soc_matrix:u0\|top_hardware_accelerator:hw_accelelator_0\|RegistrodeListo:RegistrodeListocopia\"" {  } { { "db/ip/soc_matrix/submodules/top_hardware_accelerator.v" "RegistrodeListocopia" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/top_hardware_accelerator.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_matrix:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_matrix:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "ram_s1_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "lfsr_0_avalon_slave_0_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:general_purpuose_register_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:general_purpuose_register_0_avalon_slave_0_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "general_purpuose_register_0_avalon_slave_0_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:hw_accelelator_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:hw_accelelator_0_avalon_slave_0_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "hw_accelelator_0_avalon_slave_0_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_matrix:u0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "timer_0_s1_translator" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_matrix:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_matrix:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_matrix:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_matrix:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_matrix:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_matrix:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_matrix:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_matrix:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_matrix:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_addr_router soc_matrix:u0\|soc_matrix_addr_router:addr_router " "Elaborating entity \"soc_matrix_addr_router\" for hierarchy \"soc_matrix:u0\|soc_matrix_addr_router:addr_router\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "addr_router" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_addr_router_default_decode soc_matrix:u0\|soc_matrix_addr_router:addr_router\|soc_matrix_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_matrix_addr_router_default_decode\" for hierarchy \"soc_matrix:u0\|soc_matrix_addr_router:addr_router\|soc_matrix_addr_router_default_decode:the_default_decode\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" "the_default_decode" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_addr_router_001 soc_matrix:u0\|soc_matrix_addr_router_001:addr_router_001 " "Elaborating entity \"soc_matrix_addr_router_001\" for hierarchy \"soc_matrix:u0\|soc_matrix_addr_router_001:addr_router_001\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "addr_router_001" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_addr_router_001_default_decode soc_matrix:u0\|soc_matrix_addr_router_001:addr_router_001\|soc_matrix_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_matrix_addr_router_001_default_decode\" for hierarchy \"soc_matrix:u0\|soc_matrix_addr_router_001:addr_router_001\|soc_matrix_addr_router_001_default_decode:the_default_decode\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_id_router soc_matrix:u0\|soc_matrix_id_router:id_router " "Elaborating entity \"soc_matrix_id_router\" for hierarchy \"soc_matrix:u0\|soc_matrix_id_router:id_router\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "id_router" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_id_router_default_decode soc_matrix:u0\|soc_matrix_id_router:id_router\|soc_matrix_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_matrix_id_router_default_decode\" for hierarchy \"soc_matrix:u0\|soc_matrix_id_router:id_router\|soc_matrix_id_router_default_decode:the_default_decode\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" "the_default_decode" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_id_router_005 soc_matrix:u0\|soc_matrix_id_router_005:id_router_005 " "Elaborating entity \"soc_matrix_id_router_005\" for hierarchy \"soc_matrix:u0\|soc_matrix_id_router_005:id_router_005\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "id_router_005" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_id_router_005_default_decode soc_matrix:u0\|soc_matrix_id_router_005:id_router_005\|soc_matrix_id_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_matrix_id_router_005_default_decode\" for hierarchy \"soc_matrix:u0\|soc_matrix_id_router_005:id_router_005\|soc_matrix_id_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" "the_default_decode" { Text "C:/Users/Yeiner/Desktop/Proyecto3/db/ip/soc_matrix/submodules/soc_matrix_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_matrix:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_matrix:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "rst_controller" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_matrix:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_matrix:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_matrix/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_matrix:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_matrix:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "rst_controller_001" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_matrix:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_matrix:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_matrix/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_cmd_xbar_demux soc_matrix:u0\|soc_matrix_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_matrix_cmd_xbar_demux\" for hierarchy \"soc_matrix:u0\|soc_matrix_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "cmd_xbar_demux" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_cmd_xbar_demux_001 soc_matrix:u0\|soc_matrix_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"soc_matrix_cmd_xbar_demux_001\" for hierarchy \"soc_matrix:u0\|soc_matrix_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "cmd_xbar_demux_001" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548558984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_cmd_xbar_mux soc_matrix:u0\|soc_matrix_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_matrix_cmd_xbar_mux\" for hierarchy \"soc_matrix:u0\|soc_matrix_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "cmd_xbar_mux" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_matrix:u0\|soc_matrix_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_matrix:u0\|soc_matrix_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_matrix:u0\|soc_matrix_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_matrix:u0\|soc_matrix_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_rsp_xbar_demux soc_matrix:u0\|soc_matrix_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_matrix_rsp_xbar_demux\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "rsp_xbar_demux" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_rsp_xbar_demux_005 soc_matrix:u0\|soc_matrix_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"soc_matrix_rsp_xbar_demux_005\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "rsp_xbar_demux_005" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_rsp_xbar_mux soc_matrix:u0\|soc_matrix_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_matrix_rsp_xbar_mux\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "rsp_xbar_mux" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 3122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_matrix:u0\|soc_matrix_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_matrix:u0\|soc_matrix_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_rsp_xbar_mux_001 soc_matrix:u0\|soc_matrix_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"soc_matrix_rsp_xbar_mux_001\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "rsp_xbar_mux_001" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_matrix:u0\|soc_matrix_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/soc_matrix_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_matrix:u0\|soc_matrix_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_matrix:u0\|soc_matrix_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_matrix_irq_mapper soc_matrix:u0\|soc_matrix_irq_mapper:irq_mapper " "Elaborating entity \"soc_matrix_irq_mapper\" for hierarchy \"soc_matrix:u0\|soc_matrix_irq_mapper:irq_mapper\"" {  } { { "soc_matrix/synthesis/soc_matrix.v" "irq_mapper" { Text "C:/Users/Yeiner/Desktop/Proyecto3/soc_matrix/synthesis/soc_matrix.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415548559351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415548564739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yeiner/Desktop/Proyecto3/output_files/Proyecto3.map.smsg " "Generated suppressed messages file C:/Users/Yeiner/Desktop/Proyecto3/output_files/Proyecto3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415548565510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415548565603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 09:56:05 2014 " "Processing ended: Sun Nov 09 09:56:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415548565603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415548565603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415548565603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415548565603 ""}
