{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621339366261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621339366271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 20:02:46 2021 " "Processing started: Tue May 18 20:02:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621339366271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339366271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339366271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621339366921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621339366921 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" AES_top_tb.v(16) " "Verilog HDL syntax error at AES_top_tb.v(16) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "AES_top_tb.v" "" { Text "D:/Programme/Verilog/AES/AES_top_tb.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621339377309 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "AES_top_tb AES_top_tb.v(2) " "Ignored design unit \"AES_top_tb\" at AES_top_tb.v(2) due to previous errors" {  } { { "AES_top_tb.v" "" { Text "D:/Programme/Verilog/AES/AES_top_tb.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621339377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file aes_top_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_top " "Found entity 1: AES_top" {  } { { "AES_top.v" "" { Text "D:/Programme/Verilog/AES/AES_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decryp/subcolmix_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decryp/subcolmix_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 subColMix_inverse " "Found entity 1: subColMix_inverse" {  } { { "src/decryp/subColMix_inverse.v" "" { Text "D:/Programme/Verilog/AES/src/decryp/subColMix_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decryp/subbyte_rowshift_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decryp/subbyte_rowshift_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 subByte_rowShift_inverse " "Found entity 1: subByte_rowShift_inverse" {  } { { "src/decryp/subByte_rowShift_inverse.v" "" { Text "D:/Programme/Verilog/AES/src/decryp/subByte_rowShift_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decryp/roundfunc_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decryp/roundfunc_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 roundFunc_inverse " "Found entity 1: roundFunc_inverse" {  } { { "src/decryp/roundFunc_inverse.v" "" { Text "D:/Programme/Verilog/AES/src/decryp/roundFunc_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decryp/roundfunc_10_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decryp/roundfunc_10_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 roundFunc_10_inverse " "Found entity 1: roundFunc_10_inverse" {  } { { "src/decryp/roundFunc_10_inverse.v" "" { Text "D:/Programme/Verilog/AES/src/decryp/roundFunc_10_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decryp/colmix_keyadd_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decryp/colmix_keyadd_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 colMix_keyAdd_inverse " "Found entity 1: colMix_keyAdd_inverse" {  } { { "src/decryp/colMix_keyAdd_inverse.v" "" { Text "D:/Programme/Verilog/AES/src/decryp/colMix_keyAdd_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decryp/aes_decryp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decryp/aes_decryp.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_decryp " "Found entity 1: AES_decryp" {  } { { "src/decryp/AES_decryp.v" "" { Text "D:/Programme/Verilog/AES/src/decryp/AES_decryp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/subcolmix.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/subcolmix.v" { { "Info" "ISGN_ENTITY_NAME" "1 subColMix " "Found entity 1: subColMix" {  } { { "src/encryp/subColMix.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/subColMix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/subbyte_rowshift.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/subbyte_rowshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 subByte_rowShift " "Found entity 1: subByte_rowShift" {  } { { "src/encryp/subByte_rowShift.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/subByte_rowShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/roundfunc_10.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/roundfunc_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 roundFunc_10 " "Found entity 1: roundFunc_10" {  } { { "src/encryp/roundFunc_10.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/roundFunc_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/roundfunc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/roundfunc.v" { { "Info" "ISGN_ENTITY_NAME" "1 roundFunc " "Found entity 1: roundFunc" {  } { { "src/encryp/roundFunc.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/roundFunc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377359 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyExp.v(44) " "Verilog HDL information at keyExp.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "src/encryp/keyExp.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/keyExp.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621339377359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/keyexp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/keyexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExp " "Found entity 1: keyExp" {  } { { "src/encryp/keyExp.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/keyExp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/colmix_keyadd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/colmix_keyadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 colMix_keyAdd " "Found entity 1: colMix_keyAdd" {  } { { "src/encryp/colMix_keyAdd.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/colMix_keyAdd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encryp/aes_encryp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encryp/aes_encryp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_encryp_top " "Found entity 1: AES_encryp_top" {  } { { "src/encryp/AES_encryp_top.v" "" { Text "D:/Programme/Verilog/AES/src/encryp/AES_encryp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2p.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2p.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2p " "Found entity 1: rom_2p" {  } { { "rom_2p.v" "" { Text "D:/Programme/Verilog/AES/rom_2p.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2p_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2p_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2p_inverse " "Found entity 1: rom_2p_inverse" {  } { { "rom_2p_inverse.v" "" { Text "D:/Programme/Verilog/AES/rom_2p_inverse.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621339377379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programme/Verilog/AES/output_files/AES.map.smsg " "Generated suppressed messages file D:/Programme/Verilog/AES/output_files/AES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621339377439 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 18 20:02:57 2021 " "Processing ended: Tue May 18 20:02:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621339377439 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621339377439 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621339377439 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339377439 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621339378059 ""}
