Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 24 15:56:23 2018
| Host         : DESKTOP-BRJQR8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rsa_soc_wrapper_timing_summary_routed.rpt -pb rsa_soc_wrapper_timing_summary_routed.pb -rpx rsa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.969        0.000                      0                55453        0.022        0.000                      0                55453        5.249        0.000                       0                 18661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.969        0.000                      0                44545        0.022        0.000                      0                44545        5.249        0.000                       0                 18661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.035        0.000                      0                10908        0.615        0.000                      0                10908  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.609ns  (logic 9.278ns (79.922%)  route 2.331ns (20.078%))
  Logic Levels:           68  (CARRY4=65 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.724     3.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X71Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.560     3.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/outLSB
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.297     4.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/i__i_9__0/O
                         net (fo=512, routed)         0.742     5.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/add_n
    SLICE_X67Y31         LUT5 (Prop_lut5_I3_O)        0.150     5.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_4__0/O
                         net (fo=2, routed)           0.397     5.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_4__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__64_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__65_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__66_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__67_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__68_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__69_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__70_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     7.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__71_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     7.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__72_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     7.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__73_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     7.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__74_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     7.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__75_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     7.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__76_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.000     7.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__77_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__78_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     8.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__79_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     8.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__80_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     8.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__81_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.001     8.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__82_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     8.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__83_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__84_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     8.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__85_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__86_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__87_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__88_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     9.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__89_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     9.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__90_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     9.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__91_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     9.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__92_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     9.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__93_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__94_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__95_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__96/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__96_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__97/CO[3]
                         net (fo=1, routed)           0.000    10.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__97_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__98/CO[3]
                         net (fo=1, routed)           0.000    10.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__98_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__99/CO[3]
                         net (fo=1, routed)           0.000    10.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__99_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__100/CO[3]
                         net (fo=1, routed)           0.000    10.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__100_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__101/CO[3]
                         net (fo=1, routed)           0.000    10.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__101_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__102/CO[3]
                         net (fo=1, routed)           0.000    10.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__102_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__103/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__103_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__104/CO[3]
                         net (fo=1, routed)           0.000    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__104_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__105/CO[3]
                         net (fo=1, routed)           0.000    10.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__105_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__106/CO[3]
                         net (fo=1, routed)           0.000    11.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__106_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__107/CO[3]
                         net (fo=1, routed)           0.009    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__107_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__108/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__108_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__109/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__109_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__110/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__110_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__111/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__111_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__112/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__112_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__113/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__113_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__114/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__114_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__115/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__115_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__116/CO[3]
                         net (fo=1, routed)           0.000    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__116_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__117/CO[3]
                         net (fo=1, routed)           0.000    12.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__117_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__118/CO[3]
                         net (fo=1, routed)           0.000    12.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__118_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__119/CO[3]
                         net (fo=1, routed)           0.000    12.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__119_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__120/CO[3]
                         net (fo=1, routed)           0.000    12.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__120_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__121/CO[3]
                         net (fo=1, routed)           0.000    12.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__121_n_0
    SLICE_X67Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__122/CO[3]
                         net (fo=1, routed)           0.000    12.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__122_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__123/CO[3]
                         net (fo=1, routed)           0.000    13.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__123_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__124/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__124_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__125/CO[3]
                         net (fo=1, routed)           0.000    13.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__125_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__126/CO[3]
                         net (fo=1, routed)           0.000    13.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__126_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__127/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__127_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__128/O[0]
                         net (fo=1, routed)           0.291    13.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro_datapath/sum0[256]
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.299    14.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___267/O
                         net (fo=1, routed)           0.331    14.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][256]
    SLICE_X65Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X65Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)       -0.040    15.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 9.442ns (80.937%)  route 2.224ns (19.064%))
  Logic Levels:           69  (CARRY4=65 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.721     3.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X68Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.589     4.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/output[0]
    SLICE_X69Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/i__i_9/O
                         net (fo=512, routed)         0.573     4.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/add_n
    SLICE_X66Y31         LUT5 (Prop_lut5_I3_O)        0.116     4.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62/O
                         net (fo=2, routed)           0.490     5.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I0_O)        0.328     5.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7/O
                         net (fo=1, routed)           0.000     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12/CO[3]
                         net (fo=1, routed)           0.000     7.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16/CO[3]
                         net (fo=1, routed)           0.000     8.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17/CO[3]
                         net (fo=1, routed)           0.001     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20/CO[3]
                         net (fo=1, routed)           0.000     8.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22/CO[3]
                         net (fo=1, routed)           0.000     8.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24/CO[3]
                         net (fo=1, routed)           0.000     9.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25/CO[3]
                         net (fo=1, routed)           0.000     9.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26/CO[3]
                         net (fo=1, routed)           0.000     9.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27/CO[3]
                         net (fo=1, routed)           0.000     9.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28/CO[3]
                         net (fo=1, routed)           0.000     9.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30/CO[3]
                         net (fo=1, routed)           0.000     9.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31/CO[3]
                         net (fo=1, routed)           0.000     9.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35/CO[3]
                         net (fo=1, routed)           0.000    10.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38/CO[3]
                         net (fo=1, routed)           0.000    10.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39/CO[3]
                         net (fo=1, routed)           0.000    10.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40/CO[3]
                         net (fo=1, routed)           0.000    11.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41/CO[3]
                         net (fo=1, routed)           0.000    11.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42/CO[3]
                         net (fo=1, routed)           0.009    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43/CO[3]
                         net (fo=1, routed)           0.000    11.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44/CO[3]
                         net (fo=1, routed)           0.000    11.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45/CO[3]
                         net (fo=1, routed)           0.000    11.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47/CO[3]
                         net (fo=1, routed)           0.000    11.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48/CO[3]
                         net (fo=1, routed)           0.000    11.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50/CO[3]
                         net (fo=1, routed)           0.000    12.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52/CO[3]
                         net (fo=1, routed)           0.000    12.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53/CO[3]
                         net (fo=1, routed)           0.000    12.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54/CO[3]
                         net (fo=1, routed)           0.000    12.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55/CO[3]
                         net (fo=1, routed)           0.000    12.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56/CO[3]
                         net (fo=1, routed)           0.000    12.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57/CO[3]
                         net (fo=1, routed)           0.000    13.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58/CO[3]
                         net (fo=1, routed)           0.000    13.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59/CO[3]
                         net (fo=1, routed)           0.000    13.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61/CO[3]
                         net (fo=1, routed)           0.000    13.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__62/CO[3]
                         net (fo=1, routed)           0.000    13.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__62_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.824 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__63/O[0]
                         net (fo=1, routed)           0.562    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro_datapath/sum0[256]
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.295    14.681 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___267/O
                         net (fo=1, routed)           0.000    14.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][256]
    SLICE_X64Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X64Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.029    15.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 8.913ns (77.364%)  route 2.608ns (22.636%))
  Logic Levels:           68  (CARRY4=64 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 15.644 - 12.999 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X55Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     3.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.675     4.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/output[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i__i_9__1/O
                         net (fo=512, routed)         0.681     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/add_n
    SLICE_X54Y31         LUT5 (Prop_lut5_I3_O)        0.124     5.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/i__i_3__127/O
                         net (fo=2, routed)           0.652     5.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg_n_2
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_6__127/O
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_6__127_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.245 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134/CO[3]
                         net (fo=1, routed)           0.000     6.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135/CO[3]
                         net (fo=1, routed)           0.000     6.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143/CO[3]
                         net (fo=1, routed)           0.000     7.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144/CO[3]
                         net (fo=1, routed)           0.000     7.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147/CO[3]
                         net (fo=1, routed)           0.001     8.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149/CO[3]
                         net (fo=1, routed)           0.000     8.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153/CO[3]
                         net (fo=1, routed)           0.000     8.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161/CO[3]
                         net (fo=1, routed)           0.000     9.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169/CO[3]
                         net (fo=1, routed)           0.000    10.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170/CO[3]
                         net (fo=1, routed)           0.000    10.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172/CO[3]
                         net (fo=1, routed)           0.009    11.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174/CO[3]
                         net (fo=1, routed)           0.000    11.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177/CO[3]
                         net (fo=1, routed)           0.000    11.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178/CO[3]
                         net (fo=1, routed)           0.000    11.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179/CO[3]
                         net (fo=1, routed)           0.000    11.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.410    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__192/O[3]
                         net (fo=1, routed)           0.590    14.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[255]
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.306    14.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___266/O
                         net (fo=1, routed)           0.000    14.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][255]
    SLICE_X53Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.466    15.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X53Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/C
                         clock pessimism              0.115    15.759    
                         clock uncertainty           -0.198    15.561    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.032    15.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.402ns  (logic 8.799ns (77.174%)  route 2.603ns (22.826%))
  Logic Levels:           67  (CARRY4=63 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 15.644 - 12.999 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X55Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.456     3.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.675     4.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/output[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i__i_9__1/O
                         net (fo=512, routed)         0.681     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/add_n
    SLICE_X54Y31         LUT5 (Prop_lut5_I3_O)        0.124     5.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/i__i_3__127/O
                         net (fo=2, routed)           0.652     5.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg_n_2
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_6__127/O
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_6__127_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.245 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134/CO[3]
                         net (fo=1, routed)           0.000     6.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135/CO[3]
                         net (fo=1, routed)           0.000     6.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143/CO[3]
                         net (fo=1, routed)           0.000     7.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144/CO[3]
                         net (fo=1, routed)           0.000     7.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147/CO[3]
                         net (fo=1, routed)           0.001     8.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149/CO[3]
                         net (fo=1, routed)           0.000     8.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152/CO[3]
                         net (fo=1, routed)           0.000     8.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153/CO[3]
                         net (fo=1, routed)           0.000     8.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161/CO[3]
                         net (fo=1, routed)           0.000     9.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169/CO[3]
                         net (fo=1, routed)           0.000    10.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170/CO[3]
                         net (fo=1, routed)           0.000    10.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172/CO[3]
                         net (fo=1, routed)           0.009    11.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.270 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174/CO[3]
                         net (fo=1, routed)           0.000    11.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177/CO[3]
                         net (fo=1, routed)           0.000    11.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178/CO[3]
                         net (fo=1, routed)           0.000    11.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179/CO[3]
                         net (fo=1, routed)           0.000    11.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.410    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.521 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191/O[3]
                         net (fo=1, routed)           0.585    14.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[251]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.306    14.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___262/O
                         net (fo=1, routed)           0.000    14.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][251]
    SLICE_X53Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.466    15.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X53Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/C
                         clock pessimism              0.115    15.759    
                         clock uncertainty           -0.198    15.561    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.032    15.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[250]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.455ns  (logic 9.234ns (80.611%)  route 2.221ns (19.389%))
  Logic Levels:           67  (CARRY4=63 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.721     3.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X68Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.589     4.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/output[0]
    SLICE_X69Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/i__i_9/O
                         net (fo=512, routed)         0.573     4.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/add_n
    SLICE_X66Y31         LUT5 (Prop_lut5_I3_O)        0.116     4.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62/O
                         net (fo=2, routed)           0.490     5.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I0_O)        0.328     5.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7/O
                         net (fo=1, routed)           0.000     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12/CO[3]
                         net (fo=1, routed)           0.000     7.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16/CO[3]
                         net (fo=1, routed)           0.000     8.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17/CO[3]
                         net (fo=1, routed)           0.001     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20/CO[3]
                         net (fo=1, routed)           0.000     8.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22/CO[3]
                         net (fo=1, routed)           0.000     8.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24/CO[3]
                         net (fo=1, routed)           0.000     9.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25/CO[3]
                         net (fo=1, routed)           0.000     9.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26/CO[3]
                         net (fo=1, routed)           0.000     9.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27/CO[3]
                         net (fo=1, routed)           0.000     9.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28/CO[3]
                         net (fo=1, routed)           0.000     9.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30/CO[3]
                         net (fo=1, routed)           0.000     9.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31/CO[3]
                         net (fo=1, routed)           0.000     9.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35/CO[3]
                         net (fo=1, routed)           0.000    10.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38/CO[3]
                         net (fo=1, routed)           0.000    10.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39/CO[3]
                         net (fo=1, routed)           0.000    10.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40/CO[3]
                         net (fo=1, routed)           0.000    11.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41/CO[3]
                         net (fo=1, routed)           0.000    11.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42/CO[3]
                         net (fo=1, routed)           0.009    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43/CO[3]
                         net (fo=1, routed)           0.000    11.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44/CO[3]
                         net (fo=1, routed)           0.000    11.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45/CO[3]
                         net (fo=1, routed)           0.000    11.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47/CO[3]
                         net (fo=1, routed)           0.000    11.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48/CO[3]
                         net (fo=1, routed)           0.000    11.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50/CO[3]
                         net (fo=1, routed)           0.000    12.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52/CO[3]
                         net (fo=1, routed)           0.000    12.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53/CO[3]
                         net (fo=1, routed)           0.000    12.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54/CO[3]
                         net (fo=1, routed)           0.000    12.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55/CO[3]
                         net (fo=1, routed)           0.000    12.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56/CO[3]
                         net (fo=1, routed)           0.000    12.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57/CO[3]
                         net (fo=1, routed)           0.000    13.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58/CO[3]
                         net (fo=1, routed)           0.000    13.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59/CO[3]
                         net (fo=1, routed)           0.000    13.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61/O[2]
                         net (fo=1, routed)           0.559    14.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro_datapath/sum0[250]
    SLICE_X64Y94         LUT6 (Prop_lut6_I4_O)        0.301    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___261/O
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][250]
    SLICE_X64Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X64Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[250]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.031    15.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[250]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.441ns  (logic 9.351ns (81.731%)  route 2.090ns (18.269%))
  Logic Levels:           68  (CARRY4=64 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.721     3.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X68Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.589     4.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/output[0]
    SLICE_X69Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/i__i_9/O
                         net (fo=512, routed)         0.573     4.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/add_n
    SLICE_X66Y31         LUT5 (Prop_lut5_I3_O)        0.116     4.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62/O
                         net (fo=2, routed)           0.490     5.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I0_O)        0.328     5.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7/O
                         net (fo=1, routed)           0.000     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12/CO[3]
                         net (fo=1, routed)           0.000     7.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16/CO[3]
                         net (fo=1, routed)           0.000     8.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17/CO[3]
                         net (fo=1, routed)           0.001     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20/CO[3]
                         net (fo=1, routed)           0.000     8.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22/CO[3]
                         net (fo=1, routed)           0.000     8.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24/CO[3]
                         net (fo=1, routed)           0.000     9.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25/CO[3]
                         net (fo=1, routed)           0.000     9.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26/CO[3]
                         net (fo=1, routed)           0.000     9.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27/CO[3]
                         net (fo=1, routed)           0.000     9.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28/CO[3]
                         net (fo=1, routed)           0.000     9.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30/CO[3]
                         net (fo=1, routed)           0.000     9.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31/CO[3]
                         net (fo=1, routed)           0.000     9.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35/CO[3]
                         net (fo=1, routed)           0.000    10.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38/CO[3]
                         net (fo=1, routed)           0.000    10.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39/CO[3]
                         net (fo=1, routed)           0.000    10.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40/CO[3]
                         net (fo=1, routed)           0.000    11.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41/CO[3]
                         net (fo=1, routed)           0.000    11.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42/CO[3]
                         net (fo=1, routed)           0.009    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43/CO[3]
                         net (fo=1, routed)           0.000    11.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44/CO[3]
                         net (fo=1, routed)           0.000    11.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45/CO[3]
                         net (fo=1, routed)           0.000    11.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47/CO[3]
                         net (fo=1, routed)           0.000    11.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48/CO[3]
                         net (fo=1, routed)           0.000    11.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50/CO[3]
                         net (fo=1, routed)           0.000    12.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52/CO[3]
                         net (fo=1, routed)           0.000    12.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53/CO[3]
                         net (fo=1, routed)           0.000    12.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54/CO[3]
                         net (fo=1, routed)           0.000    12.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55/CO[3]
                         net (fo=1, routed)           0.000    12.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56/CO[3]
                         net (fo=1, routed)           0.000    12.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57/CO[3]
                         net (fo=1, routed)           0.000    13.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58/CO[3]
                         net (fo=1, routed)           0.000    13.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59/CO[3]
                         net (fo=1, routed)           0.000    13.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61/CO[3]
                         net (fo=1, routed)           0.000    13.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__62/O[2]
                         net (fo=1, routed)           0.428    14.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro_datapath/sum0[254]
    SLICE_X65Y95         LUT6 (Prop_lut6_I4_O)        0.301    14.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___265/O
                         net (fo=1, routed)           0.000    14.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][254]
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[254]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.031    15.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[254]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.411ns  (logic 9.262ns (81.168%)  route 2.149ns (18.832%))
  Logic Levels:           67  (CARRY4=64 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.724     3.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X71Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.560     3.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/outLSB
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.297     4.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/i__i_9__0/O
                         net (fo=512, routed)         0.742     5.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/add_n
    SLICE_X67Y31         LUT5 (Prop_lut5_I3_O)        0.150     5.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_4__0/O
                         net (fo=2, routed)           0.397     5.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_4__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__64_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__65_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__66_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__67_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__68_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__69_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__70_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     7.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__71_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     7.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__72_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     7.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__73_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     7.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__74_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     7.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__75_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     7.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__76_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.000     7.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__77_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__78_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     8.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__79_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     8.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__80_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     8.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__81_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.001     8.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__82_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     8.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__83_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__84_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     8.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__85_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__86_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__87_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__88_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     9.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__89_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     9.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__90_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     9.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__91_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     9.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__92_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     9.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__93_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__94_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__95_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__96/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__96_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__97/CO[3]
                         net (fo=1, routed)           0.000    10.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__97_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__98/CO[3]
                         net (fo=1, routed)           0.000    10.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__98_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__99/CO[3]
                         net (fo=1, routed)           0.000    10.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__99_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__100/CO[3]
                         net (fo=1, routed)           0.000    10.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__100_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__101/CO[3]
                         net (fo=1, routed)           0.000    10.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__101_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__102/CO[3]
                         net (fo=1, routed)           0.000    10.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__102_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__103/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__103_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__104/CO[3]
                         net (fo=1, routed)           0.000    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__104_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__105/CO[3]
                         net (fo=1, routed)           0.000    10.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__105_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__106/CO[3]
                         net (fo=1, routed)           0.000    11.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__106_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__107/CO[3]
                         net (fo=1, routed)           0.009    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__107_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__108/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__108_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__109/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__109_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__110/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__110_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__111/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__111_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__112/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__112_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__113/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__113_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__114/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__114_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__115/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__115_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__116/CO[3]
                         net (fo=1, routed)           0.000    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__116_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__117/CO[3]
                         net (fo=1, routed)           0.000    12.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__117_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__118/CO[3]
                         net (fo=1, routed)           0.000    12.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__118_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__119/CO[3]
                         net (fo=1, routed)           0.000    12.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__119_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__120/CO[3]
                         net (fo=1, routed)           0.000    12.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__120_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__121/CO[3]
                         net (fo=1, routed)           0.000    12.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__121_n_0
    SLICE_X67Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__122/CO[3]
                         net (fo=1, routed)           0.000    12.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__122_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__123/CO[3]
                         net (fo=1, routed)           0.000    13.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__123_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__124/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__124_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__125/CO[3]
                         net (fo=1, routed)           0.000    13.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__125_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__126/CO[3]
                         net (fo=1, routed)           0.000    13.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__126_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__127/O[3]
                         net (fo=1, routed)           0.440    14.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro_datapath/sum0[255]
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.306    14.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___266/O
                         net (fo=1, routed)           0.000    14.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][255]
    SLICE_X65Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X65Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.032    15.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.411ns  (logic 9.316ns (81.643%)  route 2.095ns (18.357%))
  Logic Levels:           67  (CARRY4=63 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.721     3.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X68Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.589     4.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/output[0]
    SLICE_X69Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/i__i_9/O
                         net (fo=512, routed)         0.573     4.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/add_n
    SLICE_X66Y31         LUT5 (Prop_lut5_I3_O)        0.116     4.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62/O
                         net (fo=2, routed)           0.490     5.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I0_O)        0.328     5.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7/O
                         net (fo=1, routed)           0.000     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12/CO[3]
                         net (fo=1, routed)           0.000     7.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16/CO[3]
                         net (fo=1, routed)           0.000     8.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17/CO[3]
                         net (fo=1, routed)           0.001     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20/CO[3]
                         net (fo=1, routed)           0.000     8.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22/CO[3]
                         net (fo=1, routed)           0.000     8.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24/CO[3]
                         net (fo=1, routed)           0.000     9.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25/CO[3]
                         net (fo=1, routed)           0.000     9.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26/CO[3]
                         net (fo=1, routed)           0.000     9.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27/CO[3]
                         net (fo=1, routed)           0.000     9.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28/CO[3]
                         net (fo=1, routed)           0.000     9.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30/CO[3]
                         net (fo=1, routed)           0.000     9.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31/CO[3]
                         net (fo=1, routed)           0.000     9.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35/CO[3]
                         net (fo=1, routed)           0.000    10.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38/CO[3]
                         net (fo=1, routed)           0.000    10.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39/CO[3]
                         net (fo=1, routed)           0.000    10.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40/CO[3]
                         net (fo=1, routed)           0.000    11.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41/CO[3]
                         net (fo=1, routed)           0.000    11.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42/CO[3]
                         net (fo=1, routed)           0.009    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43/CO[3]
                         net (fo=1, routed)           0.000    11.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44/CO[3]
                         net (fo=1, routed)           0.000    11.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45/CO[3]
                         net (fo=1, routed)           0.000    11.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47/CO[3]
                         net (fo=1, routed)           0.000    11.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48/CO[3]
                         net (fo=1, routed)           0.000    11.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50/CO[3]
                         net (fo=1, routed)           0.000    12.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52/CO[3]
                         net (fo=1, routed)           0.000    12.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53/CO[3]
                         net (fo=1, routed)           0.000    12.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54/CO[3]
                         net (fo=1, routed)           0.000    12.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55/CO[3]
                         net (fo=1, routed)           0.000    12.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56/CO[3]
                         net (fo=1, routed)           0.000    12.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57/CO[3]
                         net (fo=1, routed)           0.000    13.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58/CO[3]
                         net (fo=1, routed)           0.000    13.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59/CO[3]
                         net (fo=1, routed)           0.000    13.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61/O[3]
                         net (fo=1, routed)           0.433    14.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro_datapath/sum0[251]
    SLICE_X65Y95         LUT6 (Prop_lut6_I4_O)        0.307    14.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___262/O
                         net (fo=1, routed)           0.000    14.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][251]
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.029    15.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[251]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.407ns  (logic 9.440ns (82.755%)  route 1.967ns (17.245%))
  Logic Levels:           68  (CARRY4=64 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.721     3.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X68Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.456     3.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.589     4.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/output[0]
    SLICE_X69Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/i__i_9/O
                         net (fo=512, routed)         0.573     4.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/add_n
    SLICE_X66Y31         LUT5 (Prop_lut5_I3_O)        0.116     4.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62/O
                         net (fo=2, routed)           0.490     5.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_4__62_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I0_O)        0.328     5.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7/O
                         net (fo=1, routed)           0.000     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_7_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__0_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__2_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__3_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__4_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__5_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6/CO[3]
                         net (fo=1, routed)           0.000     7.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__6_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__7_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__8_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__9_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__10_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11/CO[3]
                         net (fo=1, routed)           0.000     7.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__11_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12/CO[3]
                         net (fo=1, routed)           0.000     7.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__12_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__13_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__14_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__15_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16/CO[3]
                         net (fo=1, routed)           0.000     8.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__16_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17/CO[3]
                         net (fo=1, routed)           0.001     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__17_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__18_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__19_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20/CO[3]
                         net (fo=1, routed)           0.000     8.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__20_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__21_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22/CO[3]
                         net (fo=1, routed)           0.000     8.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__22_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__23_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24/CO[3]
                         net (fo=1, routed)           0.000     9.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__24_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25/CO[3]
                         net (fo=1, routed)           0.000     9.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__25_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26/CO[3]
                         net (fo=1, routed)           0.000     9.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__26_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27/CO[3]
                         net (fo=1, routed)           0.000     9.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__27_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28/CO[3]
                         net (fo=1, routed)           0.000     9.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__28_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__29_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30/CO[3]
                         net (fo=1, routed)           0.000     9.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__30_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31/CO[3]
                         net (fo=1, routed)           0.000     9.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__31_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__32_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33/CO[3]
                         net (fo=1, routed)           0.000    10.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__33_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__34_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35/CO[3]
                         net (fo=1, routed)           0.000    10.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__35_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36/CO[3]
                         net (fo=1, routed)           0.000    10.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__36_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__37_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38/CO[3]
                         net (fo=1, routed)           0.000    10.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__38_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39/CO[3]
                         net (fo=1, routed)           0.000    10.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__39_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40/CO[3]
                         net (fo=1, routed)           0.000    11.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__40_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41/CO[3]
                         net (fo=1, routed)           0.000    11.139    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__41_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42/CO[3]
                         net (fo=1, routed)           0.009    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__42_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43/CO[3]
                         net (fo=1, routed)           0.000    11.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__43_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44/CO[3]
                         net (fo=1, routed)           0.000    11.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__44_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45/CO[3]
                         net (fo=1, routed)           0.000    11.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__45_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46/CO[3]
                         net (fo=1, routed)           0.000    11.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__46_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47/CO[3]
                         net (fo=1, routed)           0.000    11.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__47_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48/CO[3]
                         net (fo=1, routed)           0.000    11.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__48_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__49_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50/CO[3]
                         net (fo=1, routed)           0.000    12.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__50_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__51_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52/CO[3]
                         net (fo=1, routed)           0.000    12.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__52_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53/CO[3]
                         net (fo=1, routed)           0.000    12.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__53_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54/CO[3]
                         net (fo=1, routed)           0.000    12.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__54_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55/CO[3]
                         net (fo=1, routed)           0.000    12.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__55_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56/CO[3]
                         net (fo=1, routed)           0.000    12.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__56_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57/CO[3]
                         net (fo=1, routed)           0.000    13.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__57_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58/CO[3]
                         net (fo=1, routed)           0.000    13.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__58_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59/CO[3]
                         net (fo=1, routed)           0.000    13.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__59_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__60_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61/CO[3]
                         net (fo=1, routed)           0.000    13.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__61_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/i__i_1__62/O[1]
                         net (fo=1, routed)           0.305    14.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro_datapath/sum0[253]
    SLICE_X65Y95         LUT6 (Prop_lut6_I4_O)        0.306    14.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___264/O
                         net (fo=1, routed)           0.000    14.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][253]
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.031    15.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 9.280ns (81.408%)  route 2.119ns (18.592%))
  Logic Levels:           67  (CARRY4=64 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.719 - 12.999 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.724     3.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X71Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDCE (Prop_fdce_C_Q)         0.419     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/A_sreg/reg_value_reg[0]/Q
                         net (fo=129, routed)         0.560     3.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/outLSB
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.297     4.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/i__i_9__0/O
                         net (fo=512, routed)         0.742     5.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/add_n
    SLICE_X67Y31         LUT5 (Prop_lut5_I3_O)        0.150     5.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_4__0/O
                         net (fo=2, routed)           0.397     5.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_4__0_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__64/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__64_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__65_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__66_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__67_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__68_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__69_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__70_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000     7.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__71_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000     7.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__72_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000     7.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__73_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000     7.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__74_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000     7.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__75_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000     7.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__76_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.000     7.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__77_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000     7.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__78_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000     8.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__79_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000     8.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__80_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000     8.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__81_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.001     8.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__82_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000     8.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__83_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000     8.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__84_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000     8.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__85_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000     8.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__86_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000     8.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__87_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__88_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000     9.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__89_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000     9.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__90_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.000     9.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__91_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000     9.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__92_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000     9.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__93_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000     9.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__94_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__95/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__95_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__96/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__96_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__97/CO[3]
                         net (fo=1, routed)           0.000    10.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__97_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__98/CO[3]
                         net (fo=1, routed)           0.000    10.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__98_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__99/CO[3]
                         net (fo=1, routed)           0.000    10.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__99_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__100/CO[3]
                         net (fo=1, routed)           0.000    10.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__100_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__101/CO[3]
                         net (fo=1, routed)           0.000    10.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__101_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__102/CO[3]
                         net (fo=1, routed)           0.000    10.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__102_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__103/CO[3]
                         net (fo=1, routed)           0.000    10.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__103_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__104/CO[3]
                         net (fo=1, routed)           0.000    10.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__104_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__105/CO[3]
                         net (fo=1, routed)           0.000    10.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__105_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__106/CO[3]
                         net (fo=1, routed)           0.000    11.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__106_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__107/CO[3]
                         net (fo=1, routed)           0.009    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__107_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__108/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__108_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__109/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__109_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__110/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__110_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__111/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__111_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__112/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__112_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__113/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__113_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__114/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__114_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__115/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__115_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__116/CO[3]
                         net (fo=1, routed)           0.000    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__116_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__117/CO[3]
                         net (fo=1, routed)           0.000    12.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__117_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__118/CO[3]
                         net (fo=1, routed)           0.000    12.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__118_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__119/CO[3]
                         net (fo=1, routed)           0.000    12.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__119_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__120/CO[3]
                         net (fo=1, routed)           0.000    12.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__120_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__121/CO[3]
                         net (fo=1, routed)           0.000    12.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__121_n_0
    SLICE_X67Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__122/CO[3]
                         net (fo=1, routed)           0.000    12.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__122_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__123/CO[3]
                         net (fo=1, routed)           0.000    13.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__123_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__124/CO[3]
                         net (fo=1, routed)           0.000    13.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__124_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__125/CO[3]
                         net (fo=1, routed)           0.000    13.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__125_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__126/CO[3]
                         net (fo=1, routed)           0.000    13.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__126_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/i__i_1__127/O[1]
                         net (fo=1, routed)           0.410    14.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro_datapath/sum0[253]
    SLICE_X67Y96         LUT6 (Prop_lut6_I4_O)        0.303    14.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___264/O
                         net (fo=1, routed)           0.000    14.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][253]
    SLICE_X67Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.541    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X67Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]/C
                         clock pessimism              0.115    15.834    
                         clock uncertainty           -0.198    15.636    
    SLICE_X67Y96         FDCE (Setup_fdce_C_D)        0.031    15.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[253]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  1.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[192]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X87Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[191]/Q
                         net (fo=1, routed)           0.204     1.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg_n_0_[191]
    SLICE_X85Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg[192]_i_1__2/O
                         net (fo=1, routed)           0.000     1.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/p_1_in[192]
    SLICE_X85Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X85Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[192]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y47         FDCE (Hold_fdce_C_D)         0.092     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[192]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/reg_value_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.474%)  route 0.214ns (53.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X45Y37         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/m_reg_reg[56]/Q
                         net (fo=1, routed)           0.214     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/m_reg_reg[255][56]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/reg_value[56]_i_1__6/O
                         net (fo=1, routed)           0.000     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/p_1_in[56]
    SLICE_X50Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/reg_value_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X50Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/reg_value_reg[56]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.121     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/B_reg/reg_value_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.065%)  route 0.162ns (55.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y50         FDCE (Prop_fdce_C_Q)         0.128     1.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]/Q
                         net (fo=5, routed)           0.162     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/msgbuf_r_reg[7][31][101]
    SLICE_X80Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.858     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X80Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[101]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X80Y49         FDCE (Hold_fdce_C_D)        -0.007     1.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.246ns (52.441%)  route 0.223ns (47.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X62Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.148     1.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_in_reg_reg[254]/Q
                         net (fo=1, routed)           0.223     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/m_in_reg_reg[255][254]
    SLICE_X63Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value[254]_i_1__0/O
                         net (fo=1, routed)           0.000     1.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/p_1_in[254]
    SLICE_X63Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.935     1.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X63Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[254]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.092     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[195]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.688%)  route 0.195ns (48.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.547     0.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X46Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[195]/Q
                         net (fo=1, routed)           0.195     1.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/reg_value_reg[255]_1[194]
    SLICE_X50Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/reg_value[194]_i_1__5/O
                         net (fo=1, routed)           0.000     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/D[194]
    SLICE_X50Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X50Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[194]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         FDCE (Hold_fdce_C_D)         0.121     1.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/A_sreg/reg_value_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[173]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[174]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.789%)  route 0.203ns (49.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.614     0.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X96Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y48         FDCE (Prop_fdce_C_Q)         0.164     1.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[173]/Q
                         net (fo=1, routed)           0.203     1.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg_n_0_[173]
    SLICE_X96Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg[174]_i_1__2/O
                         net (fo=1, routed)           0.000     1.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/p_1_in[174]
    SLICE_X96Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X96Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[174]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y51         FDCE (Hold_fdce_C_D)         0.120     1.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/E_reg_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.673%)  route 0.187ns (59.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X37Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg/Q
                         net (fo=3, routed)           0.187     1.213    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[2]
    SLICE_X37Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X37Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.023     1.184    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.155%)  route 0.238ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X41Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=1, routed)           0.238     1.272    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[34]
    SLICE_X40Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X40Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.075     1.241    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.506%)  route 0.235ns (62.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X40Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.235     1.269    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66][32]
    SLICE_X40Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X40Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.071     1.236    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.119%)  route 0.226ns (54.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X44Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[78]/Q
                         net (fo=1, routed)           0.226     1.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/reg_value_reg[255]_1[77]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/reg_value[77]_i_1__3/O
                         net (fo=1, routed)           0.000     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/D[77]
    SLICE_X50Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/clk
    SLICE_X50Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[77]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reg_value_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y15    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y15    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X41Y48    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y50    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y50    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y50    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X36Y50    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y62    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X34Y62    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 0.580ns (5.650%)  route 9.685ns (94.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 15.729 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.112    13.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/reset_n
    SLICE_X83Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.551    15.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X83Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[8]/C
                         clock pessimism              0.115    15.844    
                         clock uncertainty           -0.198    15.646    
    SLICE_X83Y30         FDCE (Recov_fdce_C_CLR)     -0.405    15.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 0.580ns (5.663%)  route 9.662ns (94.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 15.733 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.090    13.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X87Y32         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.555    15.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X87Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[5]/C
                         clock pessimism              0.115    15.848    
                         clock uncertainty           -0.198    15.650    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.405    15.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 0.580ns (5.639%)  route 9.706ns (94.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.735 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.133    13.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X86Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.557    15.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X86Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[7]/C
                         clock pessimism              0.115    15.850    
                         clock uncertainty           -0.198    15.652    
    SLICE_X86Y34         FDCE (Recov_fdce_C_CLR)     -0.361    15.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[173]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 0.580ns (5.636%)  route 9.711ns (94.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 15.803 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.138    13.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X97Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.625    15.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X97Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[173]/C
                         clock pessimism              0.115    15.918    
                         clock uncertainty           -0.198    15.720    
    SLICE_X97Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[173]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[174]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 0.580ns (5.636%)  route 9.711ns (94.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 15.803 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.138    13.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X97Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.625    15.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X97Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[174]/C
                         clock pessimism              0.115    15.918    
                         clock uncertainty           -0.198    15.720    
    SLICE_X97Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[174]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 0.580ns (5.684%)  route 9.623ns (94.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.736 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.051    13.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X87Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.558    15.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X87Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[10]/C
                         clock pessimism              0.115    15.851    
                         clock uncertainty           -0.198    15.653    
    SLICE_X87Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 0.580ns (5.684%)  route 9.623ns (94.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.736 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.051    13.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/reset_n
    SLICE_X87Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.558    15.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X87Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]/C
                         clock pessimism              0.115    15.851    
                         clock uncertainty           -0.198    15.653    
    SLICE_X87Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 0.580ns (5.639%)  route 9.706ns (94.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.735 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.133    13.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X86Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.557    15.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X86Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[6]/C
                         clock pessimism              0.115    15.850    
                         clock uncertainty           -0.198    15.652    
    SLICE_X86Y34         FDCE (Recov_fdce_C_CLR)     -0.319    15.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 0.580ns (5.639%)  route 9.706ns (94.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.735 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.133    13.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X86Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.557    15.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X86Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[8]/C
                         clock pessimism              0.115    15.850    
                         clock uncertainty           -0.198    15.652    
    SLICE_X86Y34         FDCE (Recov_fdce_C_CLR)     -0.319    15.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 0.580ns (5.639%)  route 9.706ns (94.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.735 - 12.999 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.647     2.941    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.573     3.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.094 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        9.133    13.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/reset_n
    SLICE_X86Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       1.557    15.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X86Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[9]/C
                         clock pessimism              0.115    15.850    
                         clock uncertainty           -0.198    15.652    
    SLICE_X86Y34         FDCE (Recov_fdce_C_CLR)     -0.319    15.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  2.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X85Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.146     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12]_0[2]
    SLICE_X84Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.249 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=12, routed)          0.205     1.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2_n_0
    SLICE_X85Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X85Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X85Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X85Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.146     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12]_0[2]
    SLICE_X84Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.249 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=12, routed)          0.205     1.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2_n_0
    SLICE_X85Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X85Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X85Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/clk
    SLICE_X85Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.146     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12]_0[2]
    SLICE_X84Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.249 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=12, routed)          0.205     1.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__2_n_0
    SLICE_X85Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X85Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X85Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.227ns (40.084%)  route 0.339ns (59.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X85Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.128     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=519, routed)         0.143     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12]_0[1]
    SLICE_X87Y32         LUT5 (Prop_lut5_I1_O)        0.099     1.288 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0/O
                         net (fo=12, routed)          0.196     1.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0_n_0
    SLICE_X87Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.851     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/clk
    SLICE_X87Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X87Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.227ns (40.084%)  route 0.339ns (59.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X85Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.128     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=519, routed)         0.143     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12]_0[1]
    SLICE_X87Y32         LUT5 (Prop_lut5_I1_O)        0.099     1.288 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0/O
                         net (fo=12, routed)          0.196     1.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0_n_0
    SLICE_X87Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.851     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/clk
    SLICE_X87Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X87Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.227ns (40.084%)  route 0.339ns (59.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X85Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDCE (Prop_fdce_C_Q)         0.128     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=519, routed)         0.143     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_onehot_curr_state_reg[12]_0[1]
    SLICE_X87Y32         LUT5 (Prop_lut5_I1_O)        0.099     1.288 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0/O
                         net (fo=12, routed)          0.196     1.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state[2]_i_2__0_n_0
    SLICE_X87Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.851     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/clk
    SLICE_X87Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X87Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.509%)  route 0.404ns (68.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.223     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        0.182     1.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X38Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X38Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][19]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.509%)  route 0.404ns (68.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.223     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        0.182     1.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X38Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X38Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][8]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.509%)  route 0.404ns (68.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.223     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        0.182     1.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X38Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X38Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.509%)  route 0.404ns (68.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.223     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/axi_awready_i_1/O
                         net (fo=6869, routed)        0.182     1.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X38Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18662, routed)       0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X38Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][10]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][10]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.645    





