multicycle design
single-cycle design
single-cycle implementation
single-cycle datapath
multicycle cpu
multicycle datapath
control flow
functional unit
registers between functional units
instruction memory
data memory
register file
control
alu
mux
shared memory
control signals
memread
memwrite
alusela
regdst
regwrite
memtoreg
iord
irwrite
pcwrite
pcwritecond
aluselb
aluop
pcsource
instruction register
destination register
alu input a
alu input b
immediate field
branch offset
jump target
pc
instruction fetch
instruction decode
execute
memory access
write back
if
id
ex
m
wb
effective address
address calculation
branch
jump
r-type
i-type
j-type
state machine
finite state machine
state register
transition logic
output logic
opcode
combinational circuit
sequential circuit
instruction mix
average cpi
performance equation
instruction count
cpi
cycles per instruction
ipc
instructions per cycle
throughput
response time
latency
clock cycle
clock cycle time
cycle time
clock speed
multi-issue cpu
multi-core cpus
add
sub
lw
beq
j