
node2_lab8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d4  00800200  00001652  000016e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001652  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  008002d4  008002d4  000017ba  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017ba  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001818  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000238  00000000  00000000  00001858  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002598  00000000  00000000  00001a90  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000179d  00000000  00000000  00004028  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013bb  00000000  00000000  000057c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004c0  00000000  00000000  00006b80  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a34  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e41  00000000  00000000  00007a74  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a0  00000000  00000000  000088b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	a3 c1       	rjmp	.+838    	; 0x354 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	3b c4       	rjmp	.+2166   	; 0x914 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 04       	cpc	r10, r8
      e6:	fa 04       	cpc	r15, r10
      e8:	fa 04       	cpc	r15, r10
      ea:	fa 04       	cpc	r15, r10
      ec:	fa 04       	cpc	r15, r10
      ee:	fa 04       	cpc	r15, r10
      f0:	fa 04       	cpc	r15, r10
      f2:	fa 04       	cpc	r15, r10
      f4:	a8 04       	cpc	r10, r8
      f6:	fa 04       	cpc	r15, r10
      f8:	fa 04       	cpc	r15, r10
      fa:	fa 04       	cpc	r15, r10
      fc:	fa 04       	cpc	r15, r10
      fe:	fa 04       	cpc	r15, r10
     100:	fa 04       	cpc	r15, r10
     102:	fa 04       	cpc	r15, r10
     104:	aa 04       	cpc	r10, r10
     106:	fa 04       	cpc	r15, r10
     108:	fa 04       	cpc	r15, r10
     10a:	fa 04       	cpc	r15, r10
     10c:	fa 04       	cpc	r15, r10
     10e:	fa 04       	cpc	r15, r10
     110:	fa 04       	cpc	r15, r10
     112:	fa 04       	cpc	r15, r10
     114:	fa 04       	cpc	r15, r10
     116:	fa 04       	cpc	r15, r10
     118:	fa 04       	cpc	r15, r10
     11a:	fa 04       	cpc	r15, r10
     11c:	fa 04       	cpc	r15, r10
     11e:	fa 04       	cpc	r15, r10
     120:	fa 04       	cpc	r15, r10
     122:	fa 04       	cpc	r15, r10
     124:	aa 04       	cpc	r10, r10
     126:	fa 04       	cpc	r15, r10
     128:	fa 04       	cpc	r15, r10
     12a:	fa 04       	cpc	r15, r10
     12c:	fa 04       	cpc	r15, r10
     12e:	fa 04       	cpc	r15, r10
     130:	fa 04       	cpc	r15, r10
     132:	fa 04       	cpc	r15, r10
     134:	fa 04       	cpc	r15, r10
     136:	fa 04       	cpc	r15, r10
     138:	fa 04       	cpc	r15, r10
     13a:	fa 04       	cpc	r15, r10
     13c:	fa 04       	cpc	r15, r10
     13e:	fa 04       	cpc	r15, r10
     140:	fa 04       	cpc	r15, r10
     142:	fa 04       	cpc	r15, r10
     144:	f6 04       	cpc	r15, r6
     146:	fa 04       	cpc	r15, r10
     148:	fa 04       	cpc	r15, r10
     14a:	fa 04       	cpc	r15, r10
     14c:	fa 04       	cpc	r15, r10
     14e:	fa 04       	cpc	r15, r10
     150:	fa 04       	cpc	r15, r10
     152:	fa 04       	cpc	r15, r10
     154:	d3 04       	cpc	r13, r3
     156:	fa 04       	cpc	r15, r10
     158:	fa 04       	cpc	r15, r10
     15a:	fa 04       	cpc	r15, r10
     15c:	fa 04       	cpc	r15, r10
     15e:	fa 04       	cpc	r15, r10
     160:	fa 04       	cpc	r15, r10
     162:	fa 04       	cpc	r15, r10
     164:	fa 04       	cpc	r15, r10
     166:	fa 04       	cpc	r15, r10
     168:	fa 04       	cpc	r15, r10
     16a:	fa 04       	cpc	r15, r10
     16c:	fa 04       	cpc	r15, r10
     16e:	fa 04       	cpc	r15, r10
     170:	fa 04       	cpc	r15, r10
     172:	fa 04       	cpc	r15, r10
     174:	c7 04       	cpc	r12, r7
     176:	fa 04       	cpc	r15, r10
     178:	fa 04       	cpc	r15, r10
     17a:	fa 04       	cpc	r15, r10
     17c:	fa 04       	cpc	r15, r10
     17e:	fa 04       	cpc	r15, r10
     180:	fa 04       	cpc	r15, r10
     182:	fa 04       	cpc	r15, r10
     184:	e5 04       	cpc	r14, r5

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e5       	ldi	r30, 0x52	; 82
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3d       	cpi	r26, 0xD4	; 212
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 ed       	ldi	r26, 0xD4	; 212
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 3e       	cpi	r26, 0xEA	; 234
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	4f d4       	rcall	.+2206   	; 0xa60 <main>
     1c2:	0c 94 27 0b 	jmp	0x164e	; 0x164e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
     1cc:	7e d1       	rcall	.+764    	; 0x4ca <MCP_init>
     1ce:	65 e0       	ldi	r22, 0x05	; 5
     1d0:	8b e2       	ldi	r24, 0x2B	; 43
     1d2:	89 d1       	rcall	.+786    	; 0x4e6 <MCP_write>
     1d4:	45 e8       	ldi	r20, 0x85	; 133
     1d6:	65 e0       	ldi	r22, 0x05	; 5
     1d8:	8b e2       	ldi	r24, 0x2B	; 43
     1da:	a9 d1       	rcall	.+850    	; 0x52e <MCP_bitModify>
     1dc:	8b e2       	ldi	r24, 0x2B	; 43
     1de:	78 d1       	rcall	.+752    	; 0x4d0 <MCP_read>
     1e0:	1f 92       	push	r1
     1e2:	8f 93       	push	r24
     1e4:	87 e0       	ldi	r24, 0x07	; 7
     1e6:	92 e0       	ldi	r25, 0x02	; 2
     1e8:	9f 93       	push	r25
     1ea:	8f 93       	push	r24
     1ec:	2e d6       	rcall	.+3164   	; 0xe4a <printf>
     1ee:	4c 2f       	mov	r20, r28
     1f0:	60 ee       	ldi	r22, 0xE0	; 224
     1f2:	8f e0       	ldi	r24, 0x0F	; 15
     1f4:	9c d1       	rcall	.+824    	; 0x52e <MCP_bitModify>
     1f6:	40 e6       	ldi	r20, 0x60	; 96
     1f8:	60 e6       	ldi	r22, 0x60	; 96
     1fa:	80 e6       	ldi	r24, 0x60	; 96
     1fc:	98 d1       	rcall	.+816    	; 0x52e <MCP_bitModify>
     1fe:	8f e0       	ldi	r24, 0x0F	; 15
     200:	67 d1       	rcall	.+718    	; 0x4d0 <MCP_read>
     202:	0f 90       	pop	r0
     204:	0f 90       	pop	r0
     206:	0f 90       	pop	r0
     208:	0f 90       	pop	r0
     20a:	86 ff       	sbrs	r24, 6
     20c:	07 c0       	rjmp	.+14     	; 0x21c <CAN_init+0x54>
     20e:	83 e2       	ldi	r24, 0x23	; 35
     210:	92 e0       	ldi	r25, 0x02	; 2
     212:	9f 93       	push	r25
     214:	8f 93       	push	r24
     216:	19 d6       	rcall	.+3122   	; 0xe4a <printf>
     218:	0f 90       	pop	r0
     21a:	0f 90       	pop	r0
     21c:	cf 91       	pop	r28
     21e:	08 95       	ret

00000220 <CAN_message_send>:
     220:	ef 92       	push	r14
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	7c 01       	movw	r14, r24
     22c:	f8 94       	cli
     22e:	fc 01       	movw	r30, r24
     230:	60 81       	ld	r22, Z
     232:	81 e3       	ldi	r24, 0x31	; 49
     234:	58 d1       	rcall	.+688    	; 0x4e6 <MCP_write>
     236:	f7 01       	movw	r30, r14
     238:	61 81       	ldd	r22, Z+1	; 0x01
     23a:	85 e3       	ldi	r24, 0x35	; 53
     23c:	54 d1       	rcall	.+680    	; 0x4e6 <MCP_write>
     23e:	f7 01       	movw	r30, r14
     240:	81 81       	ldd	r24, Z+1	; 0x01
     242:	90 e0       	ldi	r25, 0x00	; 0
     244:	c6 96       	adiw	r24, 0x36	; 54
     246:	c6 97       	sbiw	r24, 0x36	; 54
     248:	9c f0       	brlt	.+38     	; 0x270 <CAN_message_send+0x50>
     24a:	87 01       	movw	r16, r14
     24c:	0e 5f       	subi	r16, 0xFE	; 254
     24e:	1f 4f       	sbci	r17, 0xFF	; 255
     250:	c6 e3       	ldi	r28, 0x36	; 54
     252:	f8 01       	movw	r30, r16
     254:	61 91       	ld	r22, Z+
     256:	8f 01       	movw	r16, r30
     258:	8c 2f       	mov	r24, r28
     25a:	45 d1       	rcall	.+650    	; 0x4e6 <MCP_write>
     25c:	cf 5f       	subi	r28, 0xFF	; 255
     25e:	2c 2f       	mov	r18, r28
     260:	30 e0       	ldi	r19, 0x00	; 0
     262:	f7 01       	movw	r30, r14
     264:	81 81       	ldd	r24, Z+1	; 0x01
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	c6 96       	adiw	r24, 0x36	; 54
     26a:	82 17       	cp	r24, r18
     26c:	93 07       	cpc	r25, r19
     26e:	8c f7       	brge	.-30     	; 0x252 <CAN_message_send+0x32>
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	47 d1       	rcall	.+654    	; 0x504 <MCP_requestToSend>
     276:	78 94       	sei
     278:	cf 91       	pop	r28
     27a:	1f 91       	pop	r17
     27c:	0f 91       	pop	r16
     27e:	ff 90       	pop	r15
     280:	ef 90       	pop	r14
     282:	08 95       	ret

00000284 <CAN_message_recieve>:
     284:	7f 92       	push	r7
     286:	8f 92       	push	r8
     288:	9f 92       	push	r9
     28a:	af 92       	push	r10
     28c:	bf 92       	push	r11
     28e:	cf 92       	push	r12
     290:	df 92       	push	r13
     292:	ef 92       	push	r14
     294:	ff 92       	push	r15
     296:	0f 93       	push	r16
     298:	1f 93       	push	r17
     29a:	cf 93       	push	r28
     29c:	df 93       	push	r29
     29e:	cd b7       	in	r28, 0x3d	; 61
     2a0:	de b7       	in	r29, 0x3e	; 62
     2a2:	2a 97       	sbiw	r28, 0x0a	; 10
     2a4:	0f b6       	in	r0, 0x3f	; 63
     2a6:	f8 94       	cli
     2a8:	de bf       	out	0x3e, r29	; 62
     2aa:	0f be       	out	0x3f, r0	; 63
     2ac:	cd bf       	out	0x3d, r28	; 61
     2ae:	5c 01       	movw	r10, r24
     2b0:	81 e6       	ldi	r24, 0x61	; 97
     2b2:	0e d1       	rcall	.+540    	; 0x4d0 <MCP_read>
     2b4:	78 2e       	mov	r7, r24
     2b6:	85 e6       	ldi	r24, 0x65	; 101
     2b8:	0b d1       	rcall	.+534    	; 0x4d0 <MCP_read>
     2ba:	08 2f       	mov	r16, r24
     2bc:	c8 2e       	mov	r12, r24
     2be:	d1 2c       	mov	r13, r1
     2c0:	26 e6       	ldi	r18, 0x66	; 102
     2c2:	c2 0e       	add	r12, r18
     2c4:	d1 1c       	adc	r13, r1
     2c6:	36 e6       	ldi	r19, 0x66	; 102
     2c8:	c3 16       	cp	r12, r19
     2ca:	d1 04       	cpc	r13, r1
     2cc:	c4 f0       	brlt	.+48     	; 0x2fe <CAN_message_recieve+0x7a>
     2ce:	7e 01       	movw	r14, r28
     2d0:	83 e0       	ldi	r24, 0x03	; 3
     2d2:	e8 0e       	add	r14, r24
     2d4:	f1 1c       	adc	r15, r1
     2d6:	16 e6       	ldi	r17, 0x66	; 102
     2d8:	ce 01       	movw	r24, r28
     2da:	80 95       	com	r24
     2dc:	90 95       	com	r25
     2de:	fc 01       	movw	r30, r24
     2e0:	ec 59       	subi	r30, 0x9C	; 156
     2e2:	ff 4f       	sbci	r31, 0xFF	; 255
     2e4:	4f 01       	movw	r8, r30
     2e6:	81 2f       	mov	r24, r17
     2e8:	f3 d0       	rcall	.+486    	; 0x4d0 <MCP_read>
     2ea:	f7 01       	movw	r30, r14
     2ec:	81 93       	st	Z+, r24
     2ee:	7f 01       	movw	r14, r30
     2f0:	1f 5f       	subi	r17, 0xFF	; 255
     2f2:	c4 01       	movw	r24, r8
     2f4:	8e 0f       	add	r24, r30
     2f6:	9f 1f       	adc	r25, r31
     2f8:	c8 16       	cp	r12, r24
     2fa:	d9 06       	cpc	r13, r25
     2fc:	a4 f7       	brge	.-24     	; 0x2e6 <CAN_message_recieve+0x62>
     2fe:	79 82       	std	Y+1, r7	; 0x01
     300:	0a 83       	std	Y+2, r16	; 0x02
     302:	8a e0       	ldi	r24, 0x0A	; 10
     304:	fe 01       	movw	r30, r28
     306:	31 96       	adiw	r30, 0x01	; 1
     308:	d5 01       	movw	r26, r10
     30a:	01 90       	ld	r0, Z+
     30c:	0d 92       	st	X+, r0
     30e:	8a 95       	dec	r24
     310:	e1 f7       	brne	.-8      	; 0x30a <CAN_message_recieve+0x86>
     312:	c5 01       	movw	r24, r10
     314:	2a 96       	adiw	r28, 0x0a	; 10
     316:	0f b6       	in	r0, 0x3f	; 63
     318:	f8 94       	cli
     31a:	de bf       	out	0x3e, r29	; 62
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	cd bf       	out	0x3d, r28	; 61
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	1f 91       	pop	r17
     326:	0f 91       	pop	r16
     328:	ff 90       	pop	r15
     32a:	ef 90       	pop	r14
     32c:	df 90       	pop	r13
     32e:	cf 90       	pop	r12
     330:	bf 90       	pop	r11
     332:	af 90       	pop	r10
     334:	9f 90       	pop	r9
     336:	8f 90       	pop	r8
     338:	7f 90       	pop	r7
     33a:	08 95       	ret

0000033c <INTERRUPT_init>:
volatile int GAME_OVER = 0;
//volatile int SPI_TRANSMISSION_COMPLETE = 0;

void INTERRUPT_init() {
	// disable global interrupts (set SREG register)
	cli();
     33c:	f8 94       	cli
	
	// The falling edge of INT2 generates an interrupt request
	EICRA &= ~(1 << ISC20);
     33e:	e9 e6       	ldi	r30, 0x69	; 105
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	8f 7e       	andi	r24, 0xEF	; 239
     346:	80 83       	st	Z, r24
	EICRA |= (1 << ISC21); 
     348:	80 81       	ld	r24, Z
     34a:	80 62       	ori	r24, 0x20	; 32
     34c:	80 83       	st	Z, r24
	
	// Enable interrupt on INT2
	EIMSK |= (1 << INT2);
     34e:	ea 9a       	sbi	0x1d, 2	; 29
		
	// Enable global interrupts (set SREG register)
	
	sei();
     350:	78 94       	sei
     352:	08 95       	ret

00000354 <__vector_3>:
}


// CAN interrupts
ISR(INT2_vect) {
     354:	1f 92       	push	r1
     356:	0f 92       	push	r0
     358:	0f b6       	in	r0, 0x3f	; 63
     35a:	0f 92       	push	r0
     35c:	11 24       	eor	r1, r1
     35e:	0b b6       	in	r0, 0x3b	; 59
     360:	0f 92       	push	r0
     362:	2f 93       	push	r18
     364:	3f 93       	push	r19
     366:	4f 93       	push	r20
     368:	5f 93       	push	r21
     36a:	6f 93       	push	r22
     36c:	7f 93       	push	r23
     36e:	8f 93       	push	r24
     370:	9f 93       	push	r25
     372:	af 93       	push	r26
     374:	bf 93       	push	r27
     376:	ef 93       	push	r30
     378:	ff 93       	push	r31
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	de bf       	out	0x3e, r29	; 62
     386:	cd bf       	out	0x3d, r28	; 61
	//printf("can interrupt");
	if (MCP_read(MCP_CANINTF) & MCP_TX0IF) {
     388:	8c e2       	ldi	r24, 0x2C	; 44
     38a:	a2 d0       	rcall	.+324    	; 0x4d0 <MCP_read>
     38c:	82 ff       	sbrs	r24, 2
     38e:	04 c0       	rjmp	.+8      	; 0x398 <__vector_3+0x44>
		//printf("Message sendt succesfully\n\r");
		
		// Reset transmit flag
		MCP_bitModify(MCP_CANINTF, MCP_TX0IF, 0);
     390:	40 e0       	ldi	r20, 0x00	; 0
     392:	64 e0       	ldi	r22, 0x04	; 4
     394:	8c e2       	ldi	r24, 0x2C	; 44
     396:	cb d0       	rcall	.+406    	; 0x52e <MCP_bitModify>
	}
	// Message received at receive buffer 0	
	if (MCP_read(MCP_CANINTF) & MCP_RX0IF) {
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	9a d0       	rcall	.+308    	; 0x4d0 <MCP_read>
     39c:	80 ff       	sbrs	r24, 0
     39e:	54 c0       	rjmp	.+168    	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
		struct CAN_message msg = CAN_message_recieve();
     3a0:	ce 01       	movw	r24, r28
     3a2:	01 96       	adiw	r24, 0x01	; 1
     3a4:	6f df       	rcall	.-290    	; 0x284 <CAN_message_recieve>
     3a6:	99 81       	ldd	r25, Y+1	; 0x01
     3a8:	8b 81       	ldd	r24, Y+3	; 0x03
     3aa:	91 30       	cpi	r25, 0x01	; 1
		//printf("Message recieved with ID: %#X\n\r", msg.id);
		if (msg.id == JOYSTICK_DIR_ID) {
     3ac:	61 f4       	brne	.+24     	; 0x3c6 <__vector_3+0x72>
     3ae:	1f 92       	push	r1
			printf("JOYSTICK: %d\n\r", msg.data[0]);
     3b0:	8f 93       	push	r24
     3b2:	85 e4       	ldi	r24, 0x45	; 69
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	9f 93       	push	r25
     3b8:	8f 93       	push	r24
     3ba:	47 d5       	rcall	.+2702   	; 0xe4a <printf>
     3bc:	0f 90       	pop	r0
     3be:	0f 90       	pop	r0
     3c0:	0f 90       	pop	r0
     3c2:	0f 90       	pop	r0
     3c4:	3d c0       	rjmp	.+122    	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3c6:	92 30       	cpi	r25, 0x02	; 2
		}
		else if (msg.id == JOYSTICK_POS_ID){
     3c8:	a9 f4       	brne	.+42     	; 0x3f4 <__vector_3+0xa0>
     3ca:	83 33       	cpi	r24, 0x33	; 51
			//printf("Joystick x pos = %d\n\r", msg.data[0]);
			//PWM_set_duty_cycle(msg.data[0]);
			//sei();
			if (msg.data[0] > 50) {
     3cc:	50 f0       	brcs	.+20     	; 0x3e2 <__vector_3+0x8e>
     3ce:	90 e0       	ldi	r25, 0x00	; 0
				MOTOR_set((msg.data[0]-50)*5, 0);
     3d0:	c2 97       	sbiw	r24, 0x32	; 50
     3d2:	98 2f       	mov	r25, r24
     3d4:	99 0f       	add	r25, r25
     3d6:	99 0f       	add	r25, r25
     3d8:	60 e0       	ldi	r22, 0x00	; 0
     3da:	70 e0       	ldi	r23, 0x00	; 0
     3dc:	89 0f       	add	r24, r25
     3de:	f8 d0       	rcall	.+496    	; 0x5d0 <MOTOR_set>
     3e0:	2f c0       	rjmp	.+94     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3e2:	98 2f       	mov	r25, r24
			} else {
				MOTOR_set(255-(5*msg.data[0]), 1);
     3e4:	99 0f       	add	r25, r25
     3e6:	99 0f       	add	r25, r25
     3e8:	89 0f       	add	r24, r25
     3ea:	61 e0       	ldi	r22, 0x01	; 1
     3ec:	70 e0       	ldi	r23, 0x00	; 0
     3ee:	80 95       	com	r24
     3f0:	ef d0       	rcall	.+478    	; 0x5d0 <MOTOR_set>
     3f2:	26 c0       	rjmp	.+76     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3f4:	93 30       	cpi	r25, 0x03	; 3
			}
		}
		else if (msg.id == JOYSTICK_SLIDER_BUTTON_ID) {
     3f6:	a1 f4       	brne	.+40     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
     3f8:	80 93 df 02 	sts	0x02DF, r24	; 0x8002df <SLIDER_POS>
			
			SLIDER_POS = (int8_t)msg.data[0]; // Position of (right) slider
     3fc:	8c 81       	ldd	r24, Y+4	; 0x04
			PWM_set_duty_cycle(msg.data[1]);  // Set servo position
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	09 d2       	rcall	.+1042   	; 0x814 <PWM_set_duty_cycle>
     402:	8d 81       	ldd	r24, Y+5	; 0x05
     404:	82 30       	cpi	r24, 0x02	; 2
			if (msg.data[2] == 2) { // If button is pressed
     406:	31 f4       	brne	.+12     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     408:	eb e0       	ldi	r30, 0x0B	; 11
     40a:	f1 e0       	ldi	r31, 0x01	; 1
				//printf("Trigger!\n\r");
				PORTL &= ~(1 << PL6);  // Trigger solenoid
     40c:	80 81       	ld	r24, Z
     40e:	8f 7b       	andi	r24, 0xBF	; 191
     410:	80 83       	st	Z, r24
     412:	16 c0       	rjmp	.+44     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     414:	eb e0       	ldi	r30, 0x0B	; 11
     416:	f1 e0       	ldi	r31, 0x01	; 1
			}
			else {
				PORTL |= (1 << PL6);
     418:	80 81       	ld	r24, Z
     41a:	80 64       	ori	r24, 0x40	; 64
     41c:	80 83       	st	Z, r24
     41e:	10 c0       	rjmp	.+32     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     420:	94 30       	cpi	r25, 0x04	; 4
     422:	39 f4       	brne	.+14     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
			}
			
			
			
		}
		else if (msg.id == START_GAME){
     424:	81 e0       	ldi	r24, 0x01	; 1
     426:	90 e0       	ldi	r25, 0x00	; 0
			GAME_START = 1;
     428:	90 93 d7 02 	sts	0x02D7, r25	; 0x8002d7 <GAME_START+0x1>
     42c:	80 93 d6 02 	sts	0x02D6, r24	; 0x8002d6 <GAME_START>
     430:	07 c0       	rjmp	.+14     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     432:	84 e5       	ldi	r24, 0x54	; 84
		}
		else {
			printf("CANNOT IDENTIFY MESSAGE");
     434:	92 e0       	ldi	r25, 0x02	; 2
     436:	9f 93       	push	r25
     438:	8f 93       	push	r24
     43a:	07 d5       	rcall	.+2574   	; 0xe4a <printf>
     43c:	0f 90       	pop	r0
     43e:	0f 90       	pop	r0
		}
	
		// Reset recieve flag
		MCP_bitModify(MCP_CANINTF, MCP_RX0IF, 0);
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	61 e0       	ldi	r22, 0x01	; 1
     444:	8c e2       	ldi	r24, 0x2C	; 44
     446:	73 d0       	rcall	.+230    	; 0x52e <MCP_bitModify>
	}
	
	if (MCP_read(MCP_CANINTF) & MCP_MERRF) {
     448:	8c e2       	ldi	r24, 0x2C	; 44
     44a:	42 d0       	rcall	.+132    	; 0x4d0 <MCP_read>
     44c:	88 23       	and	r24, r24
     44e:	5c f4       	brge	.+22     	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
		printf("CBE!");
     450:	8c e6       	ldi	r24, 0x6C	; 108
     452:	92 e0       	ldi	r25, 0x02	; 2
     454:	9f 93       	push	r25
     456:	8f 93       	push	r24
     458:	f8 d4       	rcall	.+2544   	; 0xe4a <printf>
     45a:	40 e0       	ldi	r20, 0x00	; 0
		// Reset error flag
		MCP_bitModify(MCP_CANINTF, MCP_MERRF, 0);
     45c:	60 e8       	ldi	r22, 0x80	; 128
     45e:	8c e2       	ldi	r24, 0x2C	; 44
     460:	66 d0       	rcall	.+204    	; 0x52e <MCP_bitModify>
     462:	0f 90       	pop	r0
     464:	0f 90       	pop	r0
     466:	2a 96       	adiw	r28, 0x0a	; 10
     468:	0f b6       	in	r0, 0x3f	; 63
	} 
}
     46a:	f8 94       	cli
     46c:	de bf       	out	0x3e, r29	; 62
     46e:	0f be       	out	0x3f, r0	; 63
     470:	cd bf       	out	0x3d, r28	; 61
     472:	df 91       	pop	r29
     474:	cf 91       	pop	r28
     476:	ff 91       	pop	r31
     478:	ef 91       	pop	r30
     47a:	bf 91       	pop	r27
     47c:	af 91       	pop	r26
     47e:	9f 91       	pop	r25
     480:	8f 91       	pop	r24
     482:	7f 91       	pop	r23
     484:	6f 91       	pop	r22
     486:	5f 91       	pop	r21
     488:	4f 91       	pop	r20
     48a:	3f 91       	pop	r19
     48c:	2f 91       	pop	r18
     48e:	0f 90       	pop	r0
     490:	0b be       	out	0x3b, r0	; 59
     492:	0f 90       	pop	r0
     494:	0f be       	out	0x3f, r0	; 63
     496:	0f 90       	pop	r0
     498:	1f 90       	pop	r1
     49a:	18 95       	reti

0000049c <IR_init>:
     49c:	80 98       	cbi	0x10, 0	; 16
     49e:	ec e7       	ldi	r30, 0x7C	; 124
     4a0:	f0 e0       	ldi	r31, 0x00	; 0
     4a2:	80 81       	ld	r24, Z
     4a4:	80 6e       	ori	r24, 0xE0	; 224
     4a6:	80 83       	st	Z, r24
     4a8:	ea e7       	ldi	r30, 0x7A	; 122
     4aa:	f0 e0       	ldi	r31, 0x00	; 0
     4ac:	80 81       	ld	r24, Z
     4ae:	85 62       	ori	r24, 0x25	; 37
     4b0:	80 83       	st	Z, r24
     4b2:	80 81       	ld	r24, Z
     4b4:	80 6c       	ori	r24, 0xC0	; 192
     4b6:	80 83       	st	Z, r24
     4b8:	08 95       	ret

000004ba <IR_read>:
     4ba:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     4be:	08 95       	ret

000004c0 <MCP_reset>:
     4c0:	2f 98       	cbi	0x05, 7	; 5
     4c2:	80 ec       	ldi	r24, 0xC0	; 192
     4c4:	df d1       	rcall	.+958    	; 0x884 <SPI_transmit>
     4c6:	2f 9a       	sbi	0x05, 7	; 5
     4c8:	08 95       	ret

000004ca <MCP_init>:
     4ca:	c8 d1       	rcall	.+912    	; 0x85c <SPI_MasterInit>
     4cc:	f9 cf       	rjmp	.-14     	; 0x4c0 <MCP_reset>
     4ce:	08 95       	ret

000004d0 <MCP_read>:
     4d0:	cf 93       	push	r28
     4d2:	c8 2f       	mov	r28, r24
     4d4:	2f 98       	cbi	0x05, 7	; 5
     4d6:	83 e0       	ldi	r24, 0x03	; 3
     4d8:	d5 d1       	rcall	.+938    	; 0x884 <SPI_transmit>
     4da:	8c 2f       	mov	r24, r28
     4dc:	d3 d1       	rcall	.+934    	; 0x884 <SPI_transmit>
     4de:	d7 d1       	rcall	.+942    	; 0x88e <SPI_read>
     4e0:	2f 9a       	sbi	0x05, 7	; 5
     4e2:	cf 91       	pop	r28
     4e4:	08 95       	ret

000004e6 <MCP_write>:
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
     4ea:	d8 2f       	mov	r29, r24
     4ec:	c6 2f       	mov	r28, r22
     4ee:	2f 98       	cbi	0x05, 7	; 5
     4f0:	82 e0       	ldi	r24, 0x02	; 2
     4f2:	c8 d1       	rcall	.+912    	; 0x884 <SPI_transmit>
     4f4:	8d 2f       	mov	r24, r29
     4f6:	c6 d1       	rcall	.+908    	; 0x884 <SPI_transmit>
     4f8:	8c 2f       	mov	r24, r28
     4fa:	c4 d1       	rcall	.+904    	; 0x884 <SPI_transmit>
     4fc:	2f 9a       	sbi	0x05, 7	; 5
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	08 95       	ret

00000504 <MCP_requestToSend>:
     504:	2f 98       	cbi	0x05, 7	; 5
     506:	00 97       	sbiw	r24, 0x00	; 0
     508:	19 f4       	brne	.+6      	; 0x510 <MCP_requestToSend+0xc>
     50a:	81 e8       	ldi	r24, 0x81	; 129
     50c:	bb d1       	rcall	.+886    	; 0x884 <SPI_transmit>
     50e:	0d c0       	rjmp	.+26     	; 0x52a <MCP_requestToSend+0x26>
     510:	81 30       	cpi	r24, 0x01	; 1
     512:	91 05       	cpc	r25, r1
     514:	19 f4       	brne	.+6      	; 0x51c <MCP_requestToSend+0x18>
     516:	82 e8       	ldi	r24, 0x82	; 130
     518:	b5 d1       	rcall	.+874    	; 0x884 <SPI_transmit>
     51a:	07 c0       	rjmp	.+14     	; 0x52a <MCP_requestToSend+0x26>
     51c:	02 97       	sbiw	r24, 0x02	; 2
     51e:	19 f4       	brne	.+6      	; 0x526 <MCP_requestToSend+0x22>
     520:	84 e8       	ldi	r24, 0x84	; 132
     522:	b0 d1       	rcall	.+864    	; 0x884 <SPI_transmit>
     524:	02 c0       	rjmp	.+4      	; 0x52a <MCP_requestToSend+0x26>
     526:	87 e8       	ldi	r24, 0x87	; 135
     528:	ad d1       	rcall	.+858    	; 0x884 <SPI_transmit>
     52a:	2f 9a       	sbi	0x05, 7	; 5
     52c:	08 95       	ret

0000052e <MCP_bitModify>:
     52e:	1f 93       	push	r17
     530:	cf 93       	push	r28
     532:	df 93       	push	r29
     534:	18 2f       	mov	r17, r24
     536:	d6 2f       	mov	r29, r22
     538:	c4 2f       	mov	r28, r20
     53a:	2f 98       	cbi	0x05, 7	; 5
     53c:	85 e0       	ldi	r24, 0x05	; 5
     53e:	a2 d1       	rcall	.+836    	; 0x884 <SPI_transmit>
     540:	81 2f       	mov	r24, r17
     542:	a0 d1       	rcall	.+832    	; 0x884 <SPI_transmit>
     544:	8d 2f       	mov	r24, r29
     546:	9e d1       	rcall	.+828    	; 0x884 <SPI_transmit>
     548:	8c 2f       	mov	r24, r28
     54a:	9c d1       	rcall	.+824    	; 0x884 <SPI_transmit>
     54c:	2f 9a       	sbi	0x05, 7	; 5
     54e:	df 91       	pop	r29
     550:	cf 91       	pop	r28
     552:	1f 91       	pop	r17
     554:	08 95       	ret

00000556 <MOTOR_init>:
     556:	b2 d1       	rcall	.+868    	; 0x8bc <TWI_Master_Initialise>

void MOTOR_init(void) {
	TWI_Master_Initialise();
	
	// Initialize output pins for input to motorbox
	DDRH |= (1 << EN) | (1 << DIR) | (1 << _RST) | (1 << SEL) | (1 << _OE);
     558:	e1 e0       	ldi	r30, 0x01	; 1
     55a:	f1 e0       	ldi	r31, 0x01	; 1
     55c:	80 81       	ld	r24, Z
     55e:	8a 67       	ori	r24, 0x7A	; 122
     560:	80 83       	st	Z, r24
	
	// Initialize input pins for output from motorbox (encoder value)
	DDRK &= ~(1 << DO0) | ~(1 << DO1) | ~(1 << DO2) | ~(1 << DO3) | ~(1 << DO4) | ~(1 << DO5) | ~(1 << DO6) | ~(1 << DO7);
     562:	e7 e0       	ldi	r30, 0x07	; 7
     564:	f1 e0       	ldi	r31, 0x01	; 1
     566:	80 81       	ld	r24, Z
     568:	80 83       	st	Z, r24
	
	PORTH |= (1 << EN);
     56a:	e2 e0       	ldi	r30, 0x02	; 2
     56c:	f1 e0       	ldi	r31, 0x01	; 1
     56e:	80 81       	ld	r24, Z
     570:	80 61       	ori	r24, 0x10	; 16
     572:	80 83       	st	Z, r24
	PORTH |= (1 << _OE);
     574:	80 81       	ld	r24, Z
     576:	80 62       	ori	r24, 0x20	; 32
     578:	80 83       	st	Z, r24
	PORTH |= (1 << _RST);
     57a:	80 81       	ld	r24, Z
     57c:	80 64       	ori	r24, 0x40	; 64
     57e:	80 83       	st	Z, r24

	// Reset encoder value
	PORTH &= ~(1 << _RST);
     580:	80 81       	ld	r24, Z
     582:	8f 7b       	andi	r24, 0xBF	; 191
     584:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     586:	81 e2       	ldi	r24, 0x21	; 33
     588:	8a 95       	dec	r24
     58a:	f1 f7       	brne	.-4      	; 0x588 <MOTOR_init+0x32>
     58c:	00 00       	nop
	_delay_us(100);
	PORTH |= (1 << _RST);
     58e:	80 81       	ld	r24, Z
     590:	80 64       	ori	r24, 0x40	; 64
     592:	80 83       	st	Z, r24
	
	// Initialize PL6 as output to trigger the solenoid
	DDRL |= (1 << PL6);
     594:	ea e0       	ldi	r30, 0x0A	; 10
     596:	f1 e0       	ldi	r31, 0x01	; 1
     598:	80 81       	ld	r24, Z
     59a:	80 64       	ori	r24, 0x40	; 64
     59c:	80 83       	st	Z, r24
	PORTL |= (1 << PL6);
     59e:	eb e0       	ldi	r30, 0x0B	; 11
     5a0:	f1 e0       	ldi	r31, 0x01	; 1
     5a2:	80 81       	ld	r24, Z
     5a4:	80 64       	ori	r24, 0x40	; 64
     5a6:	80 83       	st	Z, r24
     5a8:	08 95       	ret

000005aa <MOTOR_DAC_write>:
}

void MOTOR_DAC_write(uint8_t d) {
     5aa:	cf 93       	push	r28
     5ac:	df 93       	push	r29
     5ae:	00 d0       	rcall	.+0      	; 0x5b0 <MOTOR_DAC_write+0x6>
     5b0:	cd b7       	in	r28, 0x3d	; 61
     5b2:	de b7       	in	r29, 0x3e	; 62
	// Send address byte, which DAC to use and data
						   /*Address    DAC0    data  */
	unsigned char msg[3] =  {0b01010000, 0b0, d};	
     5b4:	90 e5       	ldi	r25, 0x50	; 80
     5b6:	99 83       	std	Y+1, r25	; 0x01
     5b8:	1a 82       	std	Y+2, r1	; 0x02
     5ba:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(&msg, 3);
     5bc:	63 e0       	ldi	r22, 0x03	; 3
     5be:	ce 01       	movw	r24, r28
     5c0:	01 96       	adiw	r24, 0x01	; 1
     5c2:	86 d1       	rcall	.+780    	; 0x8d0 <TWI_Start_Transceiver_With_Data>
}
     5c4:	0f 90       	pop	r0
     5c6:	0f 90       	pop	r0
     5c8:	0f 90       	pop	r0
     5ca:	df 91       	pop	r29
     5cc:	cf 91       	pop	r28
     5ce:	08 95       	ret

000005d0 <MOTOR_set>:

// Speed = [0, 255], dir = 0 / 1
void MOTOR_set(uint8_t speed, int dir) {
     5d0:	cf 93       	push	r28
     5d2:	df 93       	push	r29
     5d4:	eb 01       	movw	r28, r22
	// Enable motor
	PORTH |= (1 << PH4);
     5d6:	e2 e0       	ldi	r30, 0x02	; 2
     5d8:	f1 e0       	ldi	r31, 0x01	; 1
     5da:	90 81       	ld	r25, Z
     5dc:	90 61       	ori	r25, 0x10	; 16
     5de:	90 83       	st	Z, r25
	
	// Set speed of motor
	MOTOR_DAC_write(speed);
     5e0:	e4 df       	rcall	.-56     	; 0x5aa <MOTOR_DAC_write>
	
	// Set direction of motor
	if (dir == 1) {
     5e2:	21 97       	sbiw	r28, 0x01	; 1
     5e4:	31 f4       	brne	.+12     	; 0x5f2 <MOTOR_set+0x22>
		PORTH |= (1 << DIR);
     5e6:	e2 e0       	ldi	r30, 0x02	; 2
     5e8:	f1 e0       	ldi	r31, 0x01	; 1
     5ea:	80 81       	ld	r24, Z
     5ec:	82 60       	ori	r24, 0x02	; 2
     5ee:	80 83       	st	Z, r24
     5f0:	05 c0       	rjmp	.+10     	; 0x5fc <MOTOR_set+0x2c>
	}
	else {
		PORTH &= ~(1 << DIR);
     5f2:	e2 e0       	ldi	r30, 0x02	; 2
     5f4:	f1 e0       	ldi	r31, 0x01	; 1
     5f6:	80 81       	ld	r24, Z
     5f8:	8d 7f       	andi	r24, 0xFD	; 253
     5fa:	80 83       	st	Z, r24
	}
}
     5fc:	df 91       	pop	r29
     5fe:	cf 91       	pop	r28
     600:	08 95       	ret

00000602 <MOTOR_encoder_read>:


int16_t MOTOR_encoder_read(void) {
     602:	cf 93       	push	r28
     604:	df 93       	push	r29

	// Enable output of encoder
	PORTH &= ~(1 << _OE);
     606:	e2 e0       	ldi	r30, 0x02	; 2
     608:	f1 e0       	ldi	r31, 0x01	; 1
     60a:	80 81       	ld	r24, Z
     60c:	8f 7d       	andi	r24, 0xDF	; 223
     60e:	80 83       	st	Z, r24
	
	// Get high byte
	PORTH &= ~(1 << SEL);
     610:	80 81       	ld	r24, Z
     612:	87 7f       	andi	r24, 0xF7	; 247
     614:	80 83       	st	Z, r24
     616:	81 e2       	ldi	r24, 0x21	; 33
     618:	8a 95       	dec	r24
     61a:	f1 f7       	brne	.-4      	; 0x618 <MOTOR_encoder_read+0x16>
     61c:	00 00       	nop
	_delay_us(100);	//denne må også være her hvis vi skal få bruke litt tid
	
	// Read high byte
	uint8_t LSB = PINK;
     61e:	a6 e0       	ldi	r26, 0x06	; 6
     620:	b1 e0       	ldi	r27, 0x01	; 1
     622:	8c 91       	ld	r24, X
     624:	91 e2       	ldi	r25, 0x21	; 33
     626:	9a 95       	dec	r25
     628:	f1 f7       	brne	.-4      	; 0x626 <MOTOR_encoder_read+0x24>
     62a:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     62c:	c3 ec       	ldi	r28, 0xC3	; 195
     62e:	d9 e0       	ldi	r29, 0x09	; 9
     630:	21 97       	sbiw	r28, 0x01	; 1
     632:	f1 f7       	brne	.-4      	; 0x630 <MOTOR_encoder_read+0x2e>
     634:	00 c0       	rjmp	.+0      	; 0x636 <MOTOR_encoder_read+0x34>
     636:	00 00       	nop

	_delay_us(100); // DEN MÅ VÆRE HER!!!!
	_delay_ms(10); //OBS slett denna?
	
	// Get LOW byte
	PORTH |= (1 << SEL);
     638:	90 81       	ld	r25, Z
     63a:	98 60       	ori	r25, 0x08	; 8
     63c:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     63e:	dd e0       	ldi	r29, 0x0D	; 13
     640:	da 95       	dec	r29
     642:	f1 f7       	brne	.-4      	; 0x640 <MOTOR_encoder_read+0x3e>
     644:	00 00       	nop
	_delay_us(40);
	
	// Read low byte
	uint8_t MSB = PINK;
     646:	2c 91       	ld	r18, X
	
	int16_t encoder_value = (MSB << 8) | LSB;
	
	//printf("encoder value = %6d\r", encoder_value);
	
	return encoder_value;
     648:	90 e0       	ldi	r25, 0x00	; 0
}
     64a:	92 2b       	or	r25, r18
     64c:	df 91       	pop	r29
     64e:	cf 91       	pop	r28
     650:	08 95       	ret

00000652 <MOTOR_control>:

void MOTOR_control() {
     652:	cf 93       	push	r28
     654:	df 93       	push	r29
     656:	cd b7       	in	r28, 0x3d	; 61
     658:	de b7       	in	r29, 0x3e	; 62
     65a:	2a 97       	sbiw	r28, 0x0a	; 10
     65c:	0f b6       	in	r0, 0x3f	; 63
     65e:	f8 94       	cli
     660:	de bf       	out	0x3e, r29	; 62
     662:	0f be       	out	0x3f, r0	; 63
     664:	cd bf       	out	0x3d, r28	; 61
	int maxIntegral = (int)(55 / Ki);


	int16_t output = 0;
	int16_t error = 0;
	int16_t value = MOTOR_encoder_read();
     666:	cd df       	rcall	.-102    	; 0x602 <MOTOR_encoder_read>
     668:	6c 01       	movw	r12, r24
	int16_t lastValue = value;
	
	msg_t msg;
	msg.id = 0xFF;
     66a:	8f ef       	ldi	r24, 0xFF	; 255
     66c:	89 83       	std	Y+1, r24	; 0x01
	msg.length = 1;
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	8a 83       	std	Y+2, r24	; 0x02
	msg_ptr gameOverPtr = &msg;
	
	// Reset encoder value right after we start
	PORTH &= ~(1 << _RST);
     672:	e2 e0       	ldi	r30, 0x02	; 2
     674:	f1 e0       	ldi	r31, 0x01	; 1
     676:	80 81       	ld	r24, Z
     678:	8f 7b       	andi	r24, 0xBF	; 191
     67a:	80 83       	st	Z, r24
     67c:	21 e2       	ldi	r18, 0x21	; 33
     67e:	2a 95       	dec	r18
     680:	f1 f7       	brne	.-4      	; 0x67e <MOTOR_control+0x2c>
     682:	00 00       	nop
	_delay_us(100);
	PORTH |= (1 << _RST);
     684:	80 81       	ld	r24, Z
     686:	80 64       	ori	r24, 0x40	; 64
     688:	80 83       	st	Z, r24
	
	while(1){
		
		GAME_OVER = 1;
     68a:	81 e0       	ldi	r24, 0x01	; 1
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	90 93 d5 02 	sts	0x02D5, r25	; 0x8002d5 <__data_end+0x1>
     692:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <__data_end>
		MOTOR_set(0, 0);
     696:	60 e0       	ldi	r22, 0x00	; 0
     698:	70 e0       	ldi	r23, 0x00	; 0
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	99 df       	rcall	.-206    	; 0x5d0 <MOTOR_set>
	
		printf("waiting for game start\n\r");
     69e:	81 e7       	ldi	r24, 0x71	; 113
     6a0:	92 e0       	ldi	r25, 0x02	; 2
     6a2:	9f 93       	push	r25
     6a4:	8f 93       	push	r24
     6a6:	d1 d3       	rcall	.+1954   	; 0xe4a <printf>
		while (!GAME_START); // Do nothing
     6a8:	0f 90       	pop	r0
     6aa:	0f 90       	pop	r0
     6ac:	80 91 d6 02 	lds	r24, 0x02D6	; 0x8002d6 <GAME_START>
     6b0:	90 91 d7 02 	lds	r25, 0x02D7	; 0x8002d7 <GAME_START+0x1>
     6b4:	89 2b       	or	r24, r25
     6b6:	d1 f3       	breq	.-12     	; 0x6ac <MOTOR_control+0x5a>
		printf("game starting\n\r");
     6b8:	8a e8       	ldi	r24, 0x8A	; 138
     6ba:	92 e0       	ldi	r25, 0x02	; 2
     6bc:	9f 93       	push	r25
     6be:	8f 93       	push	r24
     6c0:	c4 d3       	rcall	.+1928   	; 0xe4a <printf>
	
		//timer_3division256Init();	//start the score timer
	
		uint16_t reference = (255 - SLIDER_POS) * 35;
     6c2:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <SLIDER_POS>
     6c6:	0f 90       	pop	r0
     6c8:	0f 90       	pop	r0
	
	return encoder_value;
}

void MOTOR_control() {
	int integral_error = 0;
     6ca:	00 e0       	ldi	r16, 0x00	; 0
     6cc:	10 e0       	ldi	r17, 0x00	; 0
		while (1) {
			TIM8_WriteTCNT0(0);
			int16_t lastValue = value;
			value = MOTOR_encoder_read();
			reference = (255 - SLIDER_POS) * 35;	
			error = reference - value;
     6ce:	aa 24       	eor	r10, r10
     6d0:	aa 94       	dec	r10
     6d2:	b1 2c       	mov	r11, r1
     6d4:	0f 2e       	mov	r0, r31
     6d6:	f3 e2       	ldi	r31, 0x23	; 35
		//timer_3division256Init();	//start the score timer
	
		uint16_t reference = (255 - SLIDER_POS) * 35;
		//printf("reference = %6d\r", reference);
		while (1) {
			TIM8_WriteTCNT0(0);
     6d8:	9f 2e       	mov	r9, r31
     6da:	f0 2d       	mov	r31, r0
     6dc:	80 e0       	ldi	r24, 0x00	; 0
			int16_t lastValue = value;
			value = MOTOR_encoder_read();
     6de:	e1 d0       	rcall	.+450    	; 0x8a2 <TIM8_WriteTCNT0>
     6e0:	90 df       	rcall	.-224    	; 0x602 <MOTOR_encoder_read>
     6e2:	7c 01       	movw	r14, r24
			reference = (255 - SLIDER_POS) * 35;	
     6e4:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <SLIDER_POS>
			error = reference - value;
     6e8:	95 01       	movw	r18, r10
     6ea:	28 1b       	sub	r18, r24
     6ec:	31 09       	sbc	r19, r1
     6ee:	92 9e       	mul	r9, r18
     6f0:	b0 01       	movw	r22, r0
     6f2:	93 9e       	mul	r9, r19
     6f4:	70 0d       	add	r23, r0
     6f6:	11 24       	eor	r1, r1
     6f8:	6e 19       	sub	r22, r14
     6fa:	7f 09       	sbc	r23, r15
			if (error < 80  && error > -80){
     6fc:	cb 01       	movw	r24, r22
     6fe:	81 5b       	subi	r24, 0xB1	; 177
     700:	9f 4f       	sbci	r25, 0xFF	; 255
     702:	8f 39       	cpi	r24, 0x9F	; 159
     704:	91 05       	cpc	r25, r1
     706:	48 f0       	brcs	.+18     	; 0x71a <MOTOR_control+0xc8>
				integral_error = 0;
			}
			else if (integral_error < maxIntegral && integral_error > -maxIntegral){
     708:	c8 01       	movw	r24, r16
     70a:	8b 5e       	subi	r24, 0xEB	; 235
     70c:	98 4c       	sbci	r25, 0xC8	; 200
     70e:	8b 32       	cpi	r24, 0x2B	; 43
     710:	9e 46       	sbci	r25, 0x6E	; 110
     712:	28 f4       	brcc	.+10     	; 0x71e <MOTOR_control+0xcc>
				integral_error += error;
     714:	06 0f       	add	r16, r22
     716:	17 1f       	adc	r17, r23
     718:	02 c0       	rjmp	.+4      	; 0x71e <MOTOR_control+0xcc>
			int16_t lastValue = value;
			value = MOTOR_encoder_read();
			reference = (255 - SLIDER_POS) * 35;	
			error = reference - value;
			if (error < 80  && error > -80){
				integral_error = 0;
     71a:	00 e0       	ldi	r16, 0x00	; 0
			}
			else if (integral_error < maxIntegral && integral_error > -maxIntegral){
				integral_error += error;
			}
			output = (Kp * error) + (Ki * integral_error) - (K_d * (value - lastValue));
     71c:	10 e0       	ldi	r17, 0x00	; 0
     71e:	07 2e       	mov	r0, r23
     720:	00 0c       	add	r0, r0
     722:	88 0b       	sbc	r24, r24
     724:	99 0b       	sbc	r25, r25
     726:	50 d2       	rcall	.+1184   	; 0xbc8 <__floatsisf>
     728:	28 eb       	ldi	r18, 0xB8	; 184
     72a:	3e e1       	ldi	r19, 0x1E	; 30
     72c:	45 e0       	ldi	r20, 0x05	; 5
     72e:	5d e3       	ldi	r21, 0x3D	; 61
     730:	d7 d2       	rcall	.+1454   	; 0xce0 <__mulsf3>
     732:	2b 01       	movw	r4, r22
     734:	3c 01       	movw	r6, r24
     736:	b8 01       	movw	r22, r16
     738:	01 2e       	mov	r0, r17
     73a:	00 0c       	add	r0, r0
     73c:	88 0b       	sbc	r24, r24
     73e:	99 0b       	sbc	r25, r25
     740:	43 d2       	rcall	.+1158   	; 0xbc8 <__floatsisf>
     742:	24 e2       	ldi	r18, 0x24	; 36
     744:	37 e9       	ldi	r19, 0x97	; 151
     746:	4f e7       	ldi	r20, 0x7F	; 127
     748:	5b e3       	ldi	r21, 0x3B	; 59
     74a:	ca d2       	rcall	.+1428   	; 0xce0 <__mulsf3>
     74c:	9b 01       	movw	r18, r22
     74e:	ac 01       	movw	r20, r24
     750:	c3 01       	movw	r24, r6
     752:	b2 01       	movw	r22, r4
     754:	a2 d1       	rcall	.+836    	; 0xa9a <__addsf3>
     756:	2b 01       	movw	r4, r22
     758:	3c 01       	movw	r6, r24
     75a:	b7 01       	movw	r22, r14
     75c:	6c 19       	sub	r22, r12
     75e:	7d 09       	sbc	r23, r13
     760:	07 2e       	mov	r0, r23
     762:	00 0c       	add	r0, r0
     764:	88 0b       	sbc	r24, r24
     766:	99 0b       	sbc	r25, r25
     768:	2f d2       	rcall	.+1118   	; 0xbc8 <__floatsisf>
     76a:	28 eb       	ldi	r18, 0xB8	; 184
     76c:	3e e1       	ldi	r19, 0x1E	; 30
     76e:	45 e8       	ldi	r20, 0x85	; 133
     770:	5d e3       	ldi	r21, 0x3D	; 61
     772:	b6 d2       	rcall	.+1388   	; 0xce0 <__mulsf3>
     774:	9b 01       	movw	r18, r22
     776:	ac 01       	movw	r20, r24
     778:	c3 01       	movw	r24, r6
     77a:	b2 01       	movw	r22, r4
     77c:	8d d1       	rcall	.+794    	; 0xa98 <__subsf3>
     77e:	f1 d1       	rcall	.+994    	; 0xb62 <__fixsfsi>
     780:	dc 01       	movw	r26, r24
     782:	cb 01       	movw	r24, r22
     784:	ac 01       	movw	r20, r24
			//printf("reference=%4d,value=%5d,controller output=%4d,integral_error=%6d\r", reference, value, output, integral_error);
			//_delay_ms(200);
			///*
			if (abs(output) == output){
     786:	9c 01       	movw	r18, r24
     788:	99 23       	and	r25, r25
     78a:	24 f4       	brge	.+8      	; 0x794 <MOTOR_control+0x142>
     78c:	22 27       	eor	r18, r18
     78e:	33 27       	eor	r19, r19
     790:	28 1b       	sub	r18, r24
     792:	39 0b       	sbc	r19, r25
     794:	42 17       	cp	r20, r18
				if (output > 255){
     796:	53 07       	cpc	r21, r19
     798:	69 f4       	brne	.+26     	; 0x7b4 <MOTOR_control+0x162>
     79a:	4f 3f       	cpi	r20, 0xFF	; 255
     79c:	51 05       	cpc	r21, r1
					MOTOR_set(255, 0);
     79e:	31 f0       	breq	.+12     	; 0x7ac <MOTOR_control+0x15a>
     7a0:	2c f0       	brlt	.+10     	; 0x7ac <MOTOR_control+0x15a>
     7a2:	60 e0       	ldi	r22, 0x00	; 0
     7a4:	70 e0       	ldi	r23, 0x00	; 0
     7a6:	8f ef       	ldi	r24, 0xFF	; 255
				}
				else{
					MOTOR_set(output, 0);				
     7a8:	13 df       	rcall	.-474    	; 0x5d0 <MOTOR_set>
     7aa:	10 c0       	rjmp	.+32     	; 0x7cc <MOTOR_control+0x17a>
     7ac:	60 e0       	ldi	r22, 0x00	; 0
     7ae:	70 e0       	ldi	r23, 0x00	; 0
				}
			}
			else{
				if (output < (-255)){
     7b0:	0f df       	rcall	.-482    	; 0x5d0 <MOTOR_set>
     7b2:	0c c0       	rjmp	.+24     	; 0x7cc <MOTOR_control+0x17a>
     7b4:	41 30       	cpi	r20, 0x01	; 1
					MOTOR_set(255, 1);
     7b6:	5f 4f       	sbci	r21, 0xFF	; 255
     7b8:	2c f4       	brge	.+10     	; 0x7c4 <MOTOR_control+0x172>
     7ba:	61 e0       	ldi	r22, 0x01	; 1
     7bc:	70 e0       	ldi	r23, 0x00	; 0
     7be:	8f ef       	ldi	r24, 0xFF	; 255
				}
				else{
					MOTOR_set(abs(output), 1);
     7c0:	07 df       	rcall	.-498    	; 0x5d0 <MOTOR_set>
     7c2:	04 c0       	rjmp	.+8      	; 0x7cc <MOTOR_control+0x17a>
     7c4:	61 e0       	ldi	r22, 0x01	; 1
     7c6:	70 e0       	ldi	r23, 0x00	; 0
     7c8:	82 2f       	mov	r24, r18
				}
			}
			//*/
			//printf("IR value = %4d\r", IR_read());
			if (IR_read() < 100){
     7ca:	02 df       	rcall	.-508    	; 0x5d0 <MOTOR_set>
     7cc:	76 de       	rcall	.-788    	; 0x4ba <IR_read>
     7ce:	84 36       	cpi	r24, 0x64	; 100
     7d0:	50 f4       	brcc	.+20     	; 0x7e6 <MOTOR_control+0x194>
				GAME_OVER = 1;
     7d2:	81 e0       	ldi	r24, 0x01	; 1
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	90 93 d5 02 	sts	0x02D5, r25	; 0x8002d5 <__data_end+0x1>
     7da:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <__data_end>
				CAN_message_send(gameOverPtr);
     7de:	ce 01       	movw	r24, r28
     7e0:	01 96       	adiw	r24, 0x01	; 1
     7e2:	1e dd       	rcall	.-1476   	; 0x220 <CAN_message_send>
     7e4:	ff cf       	rjmp	.-2      	; 0x7e4 <MOTOR_control+0x192>
     7e6:	63 d0       	rcall	.+198    	; 0x8ae <TIM8_ReadTCNT0>
				while(1);
			}
			while(TIM8_ReadTCNT0() < 50);	//OBSOBS her 157 for å få ca T = 0.01
     7e8:	c2 97       	sbiw	r24, 0x32	; 50
     7ea:	e8 f3       	brcs	.-6      	; 0x7e6 <MOTOR_control+0x194>
     7ec:	67 01       	movw	r12, r14
     7ee:	76 cf       	rjmp	.-276    	; 0x6dc <MOTOR_control+0x8a>

000007f0 <PWM_init>:
     7f0:	26 9a       	sbi	0x04, 6	; 4
     7f2:	e0 e8       	ldi	r30, 0x80	; 128
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	82 62       	ori	r24, 0x22	; 34
     7fa:	80 83       	st	Z, r24
     7fc:	e1 e8       	ldi	r30, 0x81	; 129
     7fe:	f0 e0       	ldi	r31, 0x00	; 0
     800:	80 81       	ld	r24, Z
     802:	8a 61       	ori	r24, 0x1A	; 26
     804:	80 83       	st	Z, r24
     806:	80 e4       	ldi	r24, 0x40	; 64
     808:	9c e9       	ldi	r25, 0x9C	; 156
     80a:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     80e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
     812:	08 95       	ret

00000814 <PWM_set_duty_cycle>:
     814:	84 36       	cpi	r24, 0x64	; 100
     816:	91 05       	cpc	r25, r1
     818:	c8 f4       	brcc	.+50     	; 0x84c <PWM_set_duty_cycle+0x38>
     81a:	bc 01       	movw	r22, r24
     81c:	80 e0       	ldi	r24, 0x00	; 0
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	d1 d1       	rcall	.+930    	; 0xbc4 <__floatunsisf>
     822:	26 ea       	ldi	r18, 0xA6	; 166
     824:	3b e9       	ldi	r19, 0x9B	; 155
     826:	44 e4       	ldi	r20, 0x44	; 68
     828:	5c e3       	ldi	r21, 0x3C	; 60
     82a:	5a d2       	rcall	.+1204   	; 0xce0 <__mulsf3>
     82c:	26 e6       	ldi	r18, 0x66	; 102
     82e:	36 e6       	ldi	r19, 0x66	; 102
     830:	46 e6       	ldi	r20, 0x66	; 102
     832:	5f e3       	ldi	r21, 0x3F	; 63
     834:	32 d1       	rcall	.+612    	; 0xa9a <__addsf3>
     836:	20 e0       	ldi	r18, 0x00	; 0
     838:	30 e0       	ldi	r19, 0x00	; 0
     83a:	4a ef       	ldi	r20, 0xFA	; 250
     83c:	54 e4       	ldi	r21, 0x44	; 68
     83e:	50 d2       	rcall	.+1184   	; 0xce0 <__mulsf3>
     840:	95 d1       	rcall	.+810    	; 0xb6c <__fixunssfsi>
     842:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     846:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     84a:	08 95       	ret
     84c:	8a e9       	ldi	r24, 0x9A	; 154
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	9f 93       	push	r25
     852:	8f 93       	push	r24
     854:	fa d2       	rcall	.+1524   	; 0xe4a <printf>
     856:	0f 90       	pop	r0
     858:	0f 90       	pop	r0
     85a:	08 95       	ret

0000085c <SPI_MasterInit>:
#include "interrupt.h"
#include <avr/io.h>

void SPI_MasterInit(void) {
	// Set PB7 (/SS), PB2 (MOSI) and PB1 (SCK) as output
	DDRB |= (1 << DDB7) | (1 << DDB2) | (1 << DDB1) | (1 << DDB0);
     85c:	84 b1       	in	r24, 0x04	; 4
     85e:	87 68       	ori	r24, 0x87	; 135
     860:	84 b9       	out	0x04, r24	; 4
	
	// Set PB3 (MISO) as input
	DDRB &= ~(1 << DDB3);
     862:	23 98       	cbi	0x04, 3	; 4
	
	// Select Master SPI mode, SPI enable
	SPCR |= (1 << MSTR) | (1 << SPE);
     864:	8c b5       	in	r24, 0x2c	; 44
     866:	80 65       	ori	r24, 0x50	; 80
     868:	8c bd       	out	0x2c, r24	; 44
	
	// Transmit MSB of the data word first
	SPCR &= ~(1 << DORD);
     86a:	8c b5       	in	r24, 0x2c	; 44
     86c:	8f 7d       	andi	r24, 0xDF	; 223
     86e:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock polarity (SCK is low when idle)
	SPCR &= ~(1 << CPOL);
     870:	8c b5       	in	r24, 0x2c	; 44
     872:	87 7f       	andi	r24, 0xF7	; 247
     874:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock phase (data is sampled on leading edge)
	SPCR &= ~(1 << CPHA);
     876:	8c b5       	in	r24, 0x2c	; 44
     878:	8b 7f       	andi	r24, 0xFB	; 251
     87a:	8c bd       	out	0x2c, r24	; 44
	
	// Configure SCK rate (f_osc/16)
	SPCR |= (1 << SPR0);
     87c:	8c b5       	in	r24, 0x2c	; 44
     87e:	81 60       	ori	r24, 0x01	; 1
     880:	8c bd       	out	0x2c, r24	; 44
     882:	08 95       	ret

00000884 <SPI_transmit>:
}

void SPI_transmit(uint8_t data) {
	// Initiate data transmission
	SPDR = data;
     884:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     886:	0d b4       	in	r0, 0x2d	; 45
     888:	07 fe       	sbrs	r0, 7
     88a:	fd cf       	rjmp	.-6      	; 0x886 <SPI_transmit+0x2>
}	
     88c:	08 95       	ret

0000088e <SPI_read>:

uint8_t SPI_read(void) {
	SPDR = 0xFF; // Send dummy byte
     88e:	8f ef       	ldi	r24, 0xFF	; 255
     890:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     892:	0d b4       	in	r0, 0x2d	; 45
     894:	07 fe       	sbrs	r0, 7
     896:	fd cf       	rjmp	.-6      	; 0x892 <SPI_read+0x4>
	
	return SPDR;
     898:	8e b5       	in	r24, 0x2e	; 46
	// SPIF bit in SPSR register is reset when accessing SPDR
}
     89a:	08 95       	ret

0000089c <timer_0division1024Init>:
#include <avr/interrupt.h>

void timer_0division1024Init(void) {

	// start the timer
	TCCR0B = 0b00000101; //normal mode, prescalar 1024
     89c:	85 e0       	ldi	r24, 0x05	; 5
     89e:	85 bd       	out	0x25, r24	; 37
     8a0:	08 95       	ret

000008a2 <TIM8_WriteTCNT0>:
void TIM8_WriteTCNT0(uint8_t i)
{
	unsigned char sreg;
	//uint8_t i;
	/* Save Global Interrupt Flag */
	sreg = SREG;
     8a2:	9f b7       	in	r25, 0x3f	; 63
	/* Disable interrupts */
	cli();
     8a4:	f8 94       	cli
	/* Set TCNTn to i */
	TCNT0 = i;
     8a6:	86 bd       	out	0x26, r24	; 38
	/* Restore Global Interrupt Flag */
	SREG = sreg;
     8a8:	9f bf       	out	0x3f, r25	; 63
	sei();
     8aa:	78 94       	sei
     8ac:	08 95       	ret

000008ae <TIM8_ReadTCNT0>:
unsigned int TIM8_ReadTCNT0(void)
{
	unsigned char sreg;
	uint8_t i;
	/* Save Global Interrupt Flag */
	sreg = SREG;
     8ae:	9f b7       	in	r25, 0x3f	; 63
	/* Disable interrupts */
	cli();
     8b0:	f8 94       	cli
	/* Read TCNTn into i */
	i = TCNT0;
     8b2:	86 b5       	in	r24, 0x26	; 38
	/* Restore Global Interrupt Flag */
	SREG = sreg;
     8b4:	9f bf       	out	0x3f, r25	; 63
	sei();
     8b6:	78 94       	sei
	return i;
}
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	08 95       	ret

000008bc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     8bc:	8c e0       	ldi	r24, 0x0C	; 12
     8be:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     8c2:	8f ef       	ldi	r24, 0xFF	; 255
     8c4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     8c8:	84 e0       	ldi	r24, 0x04	; 4
     8ca:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8ce:	08 95       	ret

000008d0 <TWI_Start_Transceiver_With_Data>:
     8d0:	dc 01       	movw	r26, r24
     8d2:	ec eb       	ldi	r30, 0xBC	; 188
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	90 81       	ld	r25, Z
     8d8:	90 fd       	sbrc	r25, 0
     8da:	fd cf       	rjmp	.-6      	; 0x8d6 <TWI_Start_Transceiver_With_Data+0x6>
     8dc:	60 93 da 02 	sts	0x02DA, r22	; 0x8002da <TWI_msgSize>
     8e0:	8c 91       	ld	r24, X
     8e2:	80 93 db 02 	sts	0x02DB, r24	; 0x8002db <TWI_buf>
     8e6:	80 fd       	sbrc	r24, 0
     8e8:	0c c0       	rjmp	.+24     	; 0x902 <TWI_Start_Transceiver_With_Data+0x32>
     8ea:	62 30       	cpi	r22, 0x02	; 2
     8ec:	50 f0       	brcs	.+20     	; 0x902 <TWI_Start_Transceiver_With_Data+0x32>
     8ee:	fd 01       	movw	r30, r26
     8f0:	31 96       	adiw	r30, 0x01	; 1
     8f2:	ac ed       	ldi	r26, 0xDC	; 220
     8f4:	b2 e0       	ldi	r27, 0x02	; 2
     8f6:	81 e0       	ldi	r24, 0x01	; 1
     8f8:	91 91       	ld	r25, Z+
     8fa:	9d 93       	st	X+, r25
     8fc:	8f 5f       	subi	r24, 0xFF	; 255
     8fe:	68 13       	cpse	r22, r24
     900:	fb cf       	rjmp	.-10     	; 0x8f8 <TWI_Start_Transceiver_With_Data+0x28>
     902:	10 92 d9 02 	sts	0x02D9, r1	; 0x8002d9 <TWI_statusReg>
     906:	88 ef       	ldi	r24, 0xF8	; 248
     908:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     90c:	85 ea       	ldi	r24, 0xA5	; 165
     90e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     912:	08 95       	ret

00000914 <__vector_39>:
application.
****************************************************************************/


ISR(TWI_vect)
{
     914:	1f 92       	push	r1
     916:	0f 92       	push	r0
     918:	0f b6       	in	r0, 0x3f	; 63
     91a:	0f 92       	push	r0
     91c:	11 24       	eor	r1, r1
     91e:	0b b6       	in	r0, 0x3b	; 59
     920:	0f 92       	push	r0
     922:	2f 93       	push	r18
     924:	3f 93       	push	r19
     926:	8f 93       	push	r24
     928:	9f 93       	push	r25
     92a:	af 93       	push	r26
     92c:	bf 93       	push	r27
     92e:	ef 93       	push	r30
     930:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     932:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     936:	8e 2f       	mov	r24, r30
     938:	90 e0       	ldi	r25, 0x00	; 0
     93a:	fc 01       	movw	r30, r24
     93c:	38 97       	sbiw	r30, 0x08	; 8
     93e:	e1 35       	cpi	r30, 0x51	; 81
     940:	f1 05       	cpc	r31, r1
     942:	08 f0       	brcs	.+2      	; 0x946 <__vector_39+0x32>
     944:	57 c0       	rjmp	.+174    	; 0x9f4 <__vector_39+0xe0>
     946:	88 27       	eor	r24, r24
     948:	ee 58       	subi	r30, 0x8E	; 142
     94a:	ff 4f       	sbci	r31, 0xFF	; 255
     94c:	8f 4f       	sbci	r24, 0xFF	; 255
     94e:	2b c2       	rjmp	.+1110   	; 0xda6 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     950:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <TWI_bufPtr.1678>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     954:	e0 91 d8 02 	lds	r30, 0x02D8	; 0x8002d8 <TWI_bufPtr.1678>
     958:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <TWI_msgSize>
     95c:	e8 17       	cp	r30, r24
     95e:	70 f4       	brcc	.+28     	; 0x97c <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	8e 0f       	add	r24, r30
     964:	80 93 d8 02 	sts	0x02D8, r24	; 0x8002d8 <TWI_bufPtr.1678>
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	e5 52       	subi	r30, 0x25	; 37
     96c:	fd 4f       	sbci	r31, 0xFD	; 253
     96e:	80 81       	ld	r24, Z
     970:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     974:	85 e8       	ldi	r24, 0x85	; 133
     976:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     97a:	43 c0       	rjmp	.+134    	; 0xa02 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     97c:	80 91 d9 02 	lds	r24, 0x02D9	; 0x8002d9 <TWI_statusReg>
     980:	81 60       	ori	r24, 0x01	; 1
     982:	80 93 d9 02 	sts	0x02D9, r24	; 0x8002d9 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     986:	84 e9       	ldi	r24, 0x94	; 148
     988:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     98c:	3a c0       	rjmp	.+116    	; 0xa02 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     98e:	e0 91 d8 02 	lds	r30, 0x02D8	; 0x8002d8 <TWI_bufPtr.1678>
     992:	81 e0       	ldi	r24, 0x01	; 1
     994:	8e 0f       	add	r24, r30
     996:	80 93 d8 02 	sts	0x02D8, r24	; 0x8002d8 <TWI_bufPtr.1678>
     99a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	e5 52       	subi	r30, 0x25	; 37
     9a2:	fd 4f       	sbci	r31, 0xFD	; 253
     9a4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     9a6:	20 91 d8 02 	lds	r18, 0x02D8	; 0x8002d8 <TWI_bufPtr.1678>
     9aa:	30 e0       	ldi	r19, 0x00	; 0
     9ac:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <TWI_msgSize>
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	01 97       	sbiw	r24, 0x01	; 1
     9b4:	28 17       	cp	r18, r24
     9b6:	39 07       	cpc	r19, r25
     9b8:	24 f4       	brge	.+8      	; 0x9c2 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9ba:	85 ec       	ldi	r24, 0xC5	; 197
     9bc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9c0:	20 c0       	rjmp	.+64     	; 0xa02 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9c2:	85 e8       	ldi	r24, 0x85	; 133
     9c4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9c8:	1c c0       	rjmp	.+56     	; 0xa02 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     9ca:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     9ce:	e0 91 d8 02 	lds	r30, 0x02D8	; 0x8002d8 <TWI_bufPtr.1678>
     9d2:	f0 e0       	ldi	r31, 0x00	; 0
     9d4:	e5 52       	subi	r30, 0x25	; 37
     9d6:	fd 4f       	sbci	r31, 0xFD	; 253
     9d8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     9da:	80 91 d9 02 	lds	r24, 0x02D9	; 0x8002d9 <TWI_statusReg>
     9de:	81 60       	ori	r24, 0x01	; 1
     9e0:	80 93 d9 02 	sts	0x02D9, r24	; 0x8002d9 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9e4:	84 e9       	ldi	r24, 0x94	; 148
     9e6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     9ea:	0b c0       	rjmp	.+22     	; 0xa02 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9ec:	85 ea       	ldi	r24, 0xA5	; 165
     9ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     9f2:	07 c0       	rjmp	.+14     	; 0xa02 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     9f4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     9f8:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     9fc:	84 e0       	ldi	r24, 0x04	; 4
     9fe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a02:	ff 91       	pop	r31
     a04:	ef 91       	pop	r30
     a06:	bf 91       	pop	r27
     a08:	af 91       	pop	r26
     a0a:	9f 91       	pop	r25
     a0c:	8f 91       	pop	r24
     a0e:	3f 91       	pop	r19
     a10:	2f 91       	pop	r18
     a12:	0f 90       	pop	r0
     a14:	0b be       	out	0x3b, r0	; 59
     a16:	0f 90       	pop	r0
     a18:	0f be       	out	0x3f, r0	; 63
     a1a:	0f 90       	pop	r0
     a1c:	1f 90       	pop	r1
     a1e:	18 95       	reti

00000a20 <UART_transmit>:
     a20:	e0 ec       	ldi	r30, 0xC0	; 192
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	90 81       	ld	r25, Z
     a26:	95 ff       	sbrs	r25, 5
     a28:	fd cf       	rjmp	.-6      	; 0xa24 <UART_transmit+0x4>
     a2a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     a2e:	08 95       	ret

00000a30 <UART_receive>:
     a30:	e0 ec       	ldi	r30, 0xC0	; 192
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	80 81       	ld	r24, Z
     a36:	88 23       	and	r24, r24
     a38:	ec f7       	brge	.-6      	; 0xa34 <UART_receive+0x4>
     a3a:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     a3e:	08 95       	ret

00000a40 <UART_init>:
     a40:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
     a44:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
     a48:	88 e1       	ldi	r24, 0x18	; 24
     a4a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
     a4e:	8e e0       	ldi	r24, 0x0E	; 14
     a50:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
     a54:	68 e1       	ldi	r22, 0x18	; 24
     a56:	75 e0       	ldi	r23, 0x05	; 5
     a58:	80 e1       	ldi	r24, 0x10	; 16
     a5a:	95 e0       	ldi	r25, 0x05	; 5
     a5c:	ac c1       	rjmp	.+856    	; 0xdb6 <fdevopen>
     a5e:	08 95       	ret

00000a60 <main>:
#define MYUBRR 103

int main(void)
{

	UART_init(MYUBRR);
     a60:	87 e6       	ldi	r24, 0x67	; 103
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	ed df       	rcall	.-38     	; 0xa40 <UART_init>
	printf("Node 2 starting...\n\r");
     a66:	8f eb       	ldi	r24, 0xBF	; 191
     a68:	92 e0       	ldi	r25, 0x02	; 2
     a6a:	9f 93       	push	r25
     a6c:	8f 93       	push	r24
	INTERRUPT_init();
     a6e:	ed d1       	rcall	.+986    	; 0xe4a <printf>
	CAN_init(MODE_NORMAL);
     a70:	65 dc       	rcall	.-1846   	; 0x33c <INTERRUPT_init>
	PWM_init();
     a72:	80 e0       	ldi	r24, 0x00	; 0
	IR_init();
     a74:	a9 db       	rcall	.-2222   	; 0x1c8 <CAN_init>
     a76:	bc de       	rcall	.-648    	; 0x7f0 <PWM_init>
	MOTOR_init();
     a78:	11 dd       	rcall	.-1502   	; 0x49c <IR_init>
     a7a:	6d dd       	rcall	.-1318   	; 0x556 <MOTOR_init>
	timer_0division1024Init();
     a7c:	0f df       	rcall	.-482    	; 0x89c <timer_0division1024Init>
     a7e:	e9 dd       	rcall	.-1070   	; 0x652 <MOTOR_control>
	MOTOR_control();
     a80:	0f 90       	pop	r0
     a82:	0f 90       	pop	r0
     a84:	2f ef       	ldi	r18, 0xFF	; 255
     a86:	80 e7       	ldi	r24, 0x70	; 112
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a88:	92 e0       	ldi	r25, 0x02	; 2
     a8a:	21 50       	subi	r18, 0x01	; 1
     a8c:	80 40       	sbci	r24, 0x00	; 0
     a8e:	90 40       	sbci	r25, 0x00	; 0
     a90:	e1 f7       	brne	.-8      	; 0xa8a <main+0x2a>
     a92:	00 c0       	rjmp	.+0      	; 0xa94 <main+0x34>
     a94:	00 00       	nop
     a96:	f6 cf       	rjmp	.-20     	; 0xa84 <main+0x24>

00000a98 <__subsf3>:
     a98:	50 58       	subi	r21, 0x80	; 128

00000a9a <__addsf3>:
     a9a:	bb 27       	eor	r27, r27
     a9c:	aa 27       	eor	r26, r26
     a9e:	0e d0       	rcall	.+28     	; 0xabc <__addsf3x>
     aa0:	e5 c0       	rjmp	.+458    	; 0xc6c <__fp_round>
     aa2:	d6 d0       	rcall	.+428    	; 0xc50 <__fp_pscA>
     aa4:	30 f0       	brcs	.+12     	; 0xab2 <__addsf3+0x18>
     aa6:	db d0       	rcall	.+438    	; 0xc5e <__fp_pscB>
     aa8:	20 f0       	brcs	.+8      	; 0xab2 <__addsf3+0x18>
     aaa:	31 f4       	brne	.+12     	; 0xab8 <__addsf3+0x1e>
     aac:	9f 3f       	cpi	r25, 0xFF	; 255
     aae:	11 f4       	brne	.+4      	; 0xab4 <__addsf3+0x1a>
     ab0:	1e f4       	brtc	.+6      	; 0xab8 <__addsf3+0x1e>
     ab2:	cb c0       	rjmp	.+406    	; 0xc4a <__fp_nan>
     ab4:	0e f4       	brtc	.+2      	; 0xab8 <__addsf3+0x1e>
     ab6:	e0 95       	com	r30
     ab8:	e7 fb       	bst	r30, 7
     aba:	c1 c0       	rjmp	.+386    	; 0xc3e <__fp_inf>

00000abc <__addsf3x>:
     abc:	e9 2f       	mov	r30, r25
     abe:	e7 d0       	rcall	.+462    	; 0xc8e <__fp_split3>
     ac0:	80 f3       	brcs	.-32     	; 0xaa2 <__addsf3+0x8>
     ac2:	ba 17       	cp	r27, r26
     ac4:	62 07       	cpc	r22, r18
     ac6:	73 07       	cpc	r23, r19
     ac8:	84 07       	cpc	r24, r20
     aca:	95 07       	cpc	r25, r21
     acc:	18 f0       	brcs	.+6      	; 0xad4 <__addsf3x+0x18>
     ace:	71 f4       	brne	.+28     	; 0xaec <__addsf3x+0x30>
     ad0:	9e f5       	brtc	.+102    	; 0xb38 <__addsf3x+0x7c>
     ad2:	ff c0       	rjmp	.+510    	; 0xcd2 <__fp_zero>
     ad4:	0e f4       	brtc	.+2      	; 0xad8 <__addsf3x+0x1c>
     ad6:	e0 95       	com	r30
     ad8:	0b 2e       	mov	r0, r27
     ada:	ba 2f       	mov	r27, r26
     adc:	a0 2d       	mov	r26, r0
     ade:	0b 01       	movw	r0, r22
     ae0:	b9 01       	movw	r22, r18
     ae2:	90 01       	movw	r18, r0
     ae4:	0c 01       	movw	r0, r24
     ae6:	ca 01       	movw	r24, r20
     ae8:	a0 01       	movw	r20, r0
     aea:	11 24       	eor	r1, r1
     aec:	ff 27       	eor	r31, r31
     aee:	59 1b       	sub	r21, r25
     af0:	99 f0       	breq	.+38     	; 0xb18 <__addsf3x+0x5c>
     af2:	59 3f       	cpi	r21, 0xF9	; 249
     af4:	50 f4       	brcc	.+20     	; 0xb0a <__addsf3x+0x4e>
     af6:	50 3e       	cpi	r21, 0xE0	; 224
     af8:	68 f1       	brcs	.+90     	; 0xb54 <__addsf3x+0x98>
     afa:	1a 16       	cp	r1, r26
     afc:	f0 40       	sbci	r31, 0x00	; 0
     afe:	a2 2f       	mov	r26, r18
     b00:	23 2f       	mov	r18, r19
     b02:	34 2f       	mov	r19, r20
     b04:	44 27       	eor	r20, r20
     b06:	58 5f       	subi	r21, 0xF8	; 248
     b08:	f3 cf       	rjmp	.-26     	; 0xaf0 <__addsf3x+0x34>
     b0a:	46 95       	lsr	r20
     b0c:	37 95       	ror	r19
     b0e:	27 95       	ror	r18
     b10:	a7 95       	ror	r26
     b12:	f0 40       	sbci	r31, 0x00	; 0
     b14:	53 95       	inc	r21
     b16:	c9 f7       	brne	.-14     	; 0xb0a <__addsf3x+0x4e>
     b18:	7e f4       	brtc	.+30     	; 0xb38 <__addsf3x+0x7c>
     b1a:	1f 16       	cp	r1, r31
     b1c:	ba 0b       	sbc	r27, r26
     b1e:	62 0b       	sbc	r22, r18
     b20:	73 0b       	sbc	r23, r19
     b22:	84 0b       	sbc	r24, r20
     b24:	ba f0       	brmi	.+46     	; 0xb54 <__addsf3x+0x98>
     b26:	91 50       	subi	r25, 0x01	; 1
     b28:	a1 f0       	breq	.+40     	; 0xb52 <__addsf3x+0x96>
     b2a:	ff 0f       	add	r31, r31
     b2c:	bb 1f       	adc	r27, r27
     b2e:	66 1f       	adc	r22, r22
     b30:	77 1f       	adc	r23, r23
     b32:	88 1f       	adc	r24, r24
     b34:	c2 f7       	brpl	.-16     	; 0xb26 <__addsf3x+0x6a>
     b36:	0e c0       	rjmp	.+28     	; 0xb54 <__addsf3x+0x98>
     b38:	ba 0f       	add	r27, r26
     b3a:	62 1f       	adc	r22, r18
     b3c:	73 1f       	adc	r23, r19
     b3e:	84 1f       	adc	r24, r20
     b40:	48 f4       	brcc	.+18     	; 0xb54 <__addsf3x+0x98>
     b42:	87 95       	ror	r24
     b44:	77 95       	ror	r23
     b46:	67 95       	ror	r22
     b48:	b7 95       	ror	r27
     b4a:	f7 95       	ror	r31
     b4c:	9e 3f       	cpi	r25, 0xFE	; 254
     b4e:	08 f0       	brcs	.+2      	; 0xb52 <__addsf3x+0x96>
     b50:	b3 cf       	rjmp	.-154    	; 0xab8 <__addsf3+0x1e>
     b52:	93 95       	inc	r25
     b54:	88 0f       	add	r24, r24
     b56:	08 f0       	brcs	.+2      	; 0xb5a <__addsf3x+0x9e>
     b58:	99 27       	eor	r25, r25
     b5a:	ee 0f       	add	r30, r30
     b5c:	97 95       	ror	r25
     b5e:	87 95       	ror	r24
     b60:	08 95       	ret

00000b62 <__fixsfsi>:
     b62:	04 d0       	rcall	.+8      	; 0xb6c <__fixunssfsi>
     b64:	68 94       	set
     b66:	b1 11       	cpse	r27, r1
     b68:	b5 c0       	rjmp	.+362    	; 0xcd4 <__fp_szero>
     b6a:	08 95       	ret

00000b6c <__fixunssfsi>:
     b6c:	98 d0       	rcall	.+304    	; 0xc9e <__fp_splitA>
     b6e:	88 f0       	brcs	.+34     	; 0xb92 <__fixunssfsi+0x26>
     b70:	9f 57       	subi	r25, 0x7F	; 127
     b72:	90 f0       	brcs	.+36     	; 0xb98 <__fixunssfsi+0x2c>
     b74:	b9 2f       	mov	r27, r25
     b76:	99 27       	eor	r25, r25
     b78:	b7 51       	subi	r27, 0x17	; 23
     b7a:	a0 f0       	brcs	.+40     	; 0xba4 <__fixunssfsi+0x38>
     b7c:	d1 f0       	breq	.+52     	; 0xbb2 <__fixunssfsi+0x46>
     b7e:	66 0f       	add	r22, r22
     b80:	77 1f       	adc	r23, r23
     b82:	88 1f       	adc	r24, r24
     b84:	99 1f       	adc	r25, r25
     b86:	1a f0       	brmi	.+6      	; 0xb8e <__fixunssfsi+0x22>
     b88:	ba 95       	dec	r27
     b8a:	c9 f7       	brne	.-14     	; 0xb7e <__fixunssfsi+0x12>
     b8c:	12 c0       	rjmp	.+36     	; 0xbb2 <__fixunssfsi+0x46>
     b8e:	b1 30       	cpi	r27, 0x01	; 1
     b90:	81 f0       	breq	.+32     	; 0xbb2 <__fixunssfsi+0x46>
     b92:	9f d0       	rcall	.+318    	; 0xcd2 <__fp_zero>
     b94:	b1 e0       	ldi	r27, 0x01	; 1
     b96:	08 95       	ret
     b98:	9c c0       	rjmp	.+312    	; 0xcd2 <__fp_zero>
     b9a:	67 2f       	mov	r22, r23
     b9c:	78 2f       	mov	r23, r24
     b9e:	88 27       	eor	r24, r24
     ba0:	b8 5f       	subi	r27, 0xF8	; 248
     ba2:	39 f0       	breq	.+14     	; 0xbb2 <__fixunssfsi+0x46>
     ba4:	b9 3f       	cpi	r27, 0xF9	; 249
     ba6:	cc f3       	brlt	.-14     	; 0xb9a <__fixunssfsi+0x2e>
     ba8:	86 95       	lsr	r24
     baa:	77 95       	ror	r23
     bac:	67 95       	ror	r22
     bae:	b3 95       	inc	r27
     bb0:	d9 f7       	brne	.-10     	; 0xba8 <__fixunssfsi+0x3c>
     bb2:	3e f4       	brtc	.+14     	; 0xbc2 <__fixunssfsi+0x56>
     bb4:	90 95       	com	r25
     bb6:	80 95       	com	r24
     bb8:	70 95       	com	r23
     bba:	61 95       	neg	r22
     bbc:	7f 4f       	sbci	r23, 0xFF	; 255
     bbe:	8f 4f       	sbci	r24, 0xFF	; 255
     bc0:	9f 4f       	sbci	r25, 0xFF	; 255
     bc2:	08 95       	ret

00000bc4 <__floatunsisf>:
     bc4:	e8 94       	clt
     bc6:	09 c0       	rjmp	.+18     	; 0xbda <__floatsisf+0x12>

00000bc8 <__floatsisf>:
     bc8:	97 fb       	bst	r25, 7
     bca:	3e f4       	brtc	.+14     	; 0xbda <__floatsisf+0x12>
     bcc:	90 95       	com	r25
     bce:	80 95       	com	r24
     bd0:	70 95       	com	r23
     bd2:	61 95       	neg	r22
     bd4:	7f 4f       	sbci	r23, 0xFF	; 255
     bd6:	8f 4f       	sbci	r24, 0xFF	; 255
     bd8:	9f 4f       	sbci	r25, 0xFF	; 255
     bda:	99 23       	and	r25, r25
     bdc:	a9 f0       	breq	.+42     	; 0xc08 <__floatsisf+0x40>
     bde:	f9 2f       	mov	r31, r25
     be0:	96 e9       	ldi	r25, 0x96	; 150
     be2:	bb 27       	eor	r27, r27
     be4:	93 95       	inc	r25
     be6:	f6 95       	lsr	r31
     be8:	87 95       	ror	r24
     bea:	77 95       	ror	r23
     bec:	67 95       	ror	r22
     bee:	b7 95       	ror	r27
     bf0:	f1 11       	cpse	r31, r1
     bf2:	f8 cf       	rjmp	.-16     	; 0xbe4 <__floatsisf+0x1c>
     bf4:	fa f4       	brpl	.+62     	; 0xc34 <__floatsisf+0x6c>
     bf6:	bb 0f       	add	r27, r27
     bf8:	11 f4       	brne	.+4      	; 0xbfe <__floatsisf+0x36>
     bfa:	60 ff       	sbrs	r22, 0
     bfc:	1b c0       	rjmp	.+54     	; 0xc34 <__floatsisf+0x6c>
     bfe:	6f 5f       	subi	r22, 0xFF	; 255
     c00:	7f 4f       	sbci	r23, 0xFF	; 255
     c02:	8f 4f       	sbci	r24, 0xFF	; 255
     c04:	9f 4f       	sbci	r25, 0xFF	; 255
     c06:	16 c0       	rjmp	.+44     	; 0xc34 <__floatsisf+0x6c>
     c08:	88 23       	and	r24, r24
     c0a:	11 f0       	breq	.+4      	; 0xc10 <__floatsisf+0x48>
     c0c:	96 e9       	ldi	r25, 0x96	; 150
     c0e:	11 c0       	rjmp	.+34     	; 0xc32 <__floatsisf+0x6a>
     c10:	77 23       	and	r23, r23
     c12:	21 f0       	breq	.+8      	; 0xc1c <__floatsisf+0x54>
     c14:	9e e8       	ldi	r25, 0x8E	; 142
     c16:	87 2f       	mov	r24, r23
     c18:	76 2f       	mov	r23, r22
     c1a:	05 c0       	rjmp	.+10     	; 0xc26 <__floatsisf+0x5e>
     c1c:	66 23       	and	r22, r22
     c1e:	71 f0       	breq	.+28     	; 0xc3c <__floatsisf+0x74>
     c20:	96 e8       	ldi	r25, 0x86	; 134
     c22:	86 2f       	mov	r24, r22
     c24:	70 e0       	ldi	r23, 0x00	; 0
     c26:	60 e0       	ldi	r22, 0x00	; 0
     c28:	2a f0       	brmi	.+10     	; 0xc34 <__floatsisf+0x6c>
     c2a:	9a 95       	dec	r25
     c2c:	66 0f       	add	r22, r22
     c2e:	77 1f       	adc	r23, r23
     c30:	88 1f       	adc	r24, r24
     c32:	da f7       	brpl	.-10     	; 0xc2a <__floatsisf+0x62>
     c34:	88 0f       	add	r24, r24
     c36:	96 95       	lsr	r25
     c38:	87 95       	ror	r24
     c3a:	97 f9       	bld	r25, 7
     c3c:	08 95       	ret

00000c3e <__fp_inf>:
     c3e:	97 f9       	bld	r25, 7
     c40:	9f 67       	ori	r25, 0x7F	; 127
     c42:	80 e8       	ldi	r24, 0x80	; 128
     c44:	70 e0       	ldi	r23, 0x00	; 0
     c46:	60 e0       	ldi	r22, 0x00	; 0
     c48:	08 95       	ret

00000c4a <__fp_nan>:
     c4a:	9f ef       	ldi	r25, 0xFF	; 255
     c4c:	80 ec       	ldi	r24, 0xC0	; 192
     c4e:	08 95       	ret

00000c50 <__fp_pscA>:
     c50:	00 24       	eor	r0, r0
     c52:	0a 94       	dec	r0
     c54:	16 16       	cp	r1, r22
     c56:	17 06       	cpc	r1, r23
     c58:	18 06       	cpc	r1, r24
     c5a:	09 06       	cpc	r0, r25
     c5c:	08 95       	ret

00000c5e <__fp_pscB>:
     c5e:	00 24       	eor	r0, r0
     c60:	0a 94       	dec	r0
     c62:	12 16       	cp	r1, r18
     c64:	13 06       	cpc	r1, r19
     c66:	14 06       	cpc	r1, r20
     c68:	05 06       	cpc	r0, r21
     c6a:	08 95       	ret

00000c6c <__fp_round>:
     c6c:	09 2e       	mov	r0, r25
     c6e:	03 94       	inc	r0
     c70:	00 0c       	add	r0, r0
     c72:	11 f4       	brne	.+4      	; 0xc78 <__fp_round+0xc>
     c74:	88 23       	and	r24, r24
     c76:	52 f0       	brmi	.+20     	; 0xc8c <__fp_round+0x20>
     c78:	bb 0f       	add	r27, r27
     c7a:	40 f4       	brcc	.+16     	; 0xc8c <__fp_round+0x20>
     c7c:	bf 2b       	or	r27, r31
     c7e:	11 f4       	brne	.+4      	; 0xc84 <__fp_round+0x18>
     c80:	60 ff       	sbrs	r22, 0
     c82:	04 c0       	rjmp	.+8      	; 0xc8c <__fp_round+0x20>
     c84:	6f 5f       	subi	r22, 0xFF	; 255
     c86:	7f 4f       	sbci	r23, 0xFF	; 255
     c88:	8f 4f       	sbci	r24, 0xFF	; 255
     c8a:	9f 4f       	sbci	r25, 0xFF	; 255
     c8c:	08 95       	ret

00000c8e <__fp_split3>:
     c8e:	57 fd       	sbrc	r21, 7
     c90:	90 58       	subi	r25, 0x80	; 128
     c92:	44 0f       	add	r20, r20
     c94:	55 1f       	adc	r21, r21
     c96:	59 f0       	breq	.+22     	; 0xcae <__fp_splitA+0x10>
     c98:	5f 3f       	cpi	r21, 0xFF	; 255
     c9a:	71 f0       	breq	.+28     	; 0xcb8 <__fp_splitA+0x1a>
     c9c:	47 95       	ror	r20

00000c9e <__fp_splitA>:
     c9e:	88 0f       	add	r24, r24
     ca0:	97 fb       	bst	r25, 7
     ca2:	99 1f       	adc	r25, r25
     ca4:	61 f0       	breq	.+24     	; 0xcbe <__fp_splitA+0x20>
     ca6:	9f 3f       	cpi	r25, 0xFF	; 255
     ca8:	79 f0       	breq	.+30     	; 0xcc8 <__fp_splitA+0x2a>
     caa:	87 95       	ror	r24
     cac:	08 95       	ret
     cae:	12 16       	cp	r1, r18
     cb0:	13 06       	cpc	r1, r19
     cb2:	14 06       	cpc	r1, r20
     cb4:	55 1f       	adc	r21, r21
     cb6:	f2 cf       	rjmp	.-28     	; 0xc9c <__fp_split3+0xe>
     cb8:	46 95       	lsr	r20
     cba:	f1 df       	rcall	.-30     	; 0xc9e <__fp_splitA>
     cbc:	08 c0       	rjmp	.+16     	; 0xcce <__fp_splitA+0x30>
     cbe:	16 16       	cp	r1, r22
     cc0:	17 06       	cpc	r1, r23
     cc2:	18 06       	cpc	r1, r24
     cc4:	99 1f       	adc	r25, r25
     cc6:	f1 cf       	rjmp	.-30     	; 0xcaa <__fp_splitA+0xc>
     cc8:	86 95       	lsr	r24
     cca:	71 05       	cpc	r23, r1
     ccc:	61 05       	cpc	r22, r1
     cce:	08 94       	sec
     cd0:	08 95       	ret

00000cd2 <__fp_zero>:
     cd2:	e8 94       	clt

00000cd4 <__fp_szero>:
     cd4:	bb 27       	eor	r27, r27
     cd6:	66 27       	eor	r22, r22
     cd8:	77 27       	eor	r23, r23
     cda:	cb 01       	movw	r24, r22
     cdc:	97 f9       	bld	r25, 7
     cde:	08 95       	ret

00000ce0 <__mulsf3>:
     ce0:	0b d0       	rcall	.+22     	; 0xcf8 <__mulsf3x>
     ce2:	c4 cf       	rjmp	.-120    	; 0xc6c <__fp_round>
     ce4:	b5 df       	rcall	.-150    	; 0xc50 <__fp_pscA>
     ce6:	28 f0       	brcs	.+10     	; 0xcf2 <__mulsf3+0x12>
     ce8:	ba df       	rcall	.-140    	; 0xc5e <__fp_pscB>
     cea:	18 f0       	brcs	.+6      	; 0xcf2 <__mulsf3+0x12>
     cec:	95 23       	and	r25, r21
     cee:	09 f0       	breq	.+2      	; 0xcf2 <__mulsf3+0x12>
     cf0:	a6 cf       	rjmp	.-180    	; 0xc3e <__fp_inf>
     cf2:	ab cf       	rjmp	.-170    	; 0xc4a <__fp_nan>
     cf4:	11 24       	eor	r1, r1
     cf6:	ee cf       	rjmp	.-36     	; 0xcd4 <__fp_szero>

00000cf8 <__mulsf3x>:
     cf8:	ca df       	rcall	.-108    	; 0xc8e <__fp_split3>
     cfa:	a0 f3       	brcs	.-24     	; 0xce4 <__mulsf3+0x4>

00000cfc <__mulsf3_pse>:
     cfc:	95 9f       	mul	r25, r21
     cfe:	d1 f3       	breq	.-12     	; 0xcf4 <__mulsf3+0x14>
     d00:	95 0f       	add	r25, r21
     d02:	50 e0       	ldi	r21, 0x00	; 0
     d04:	55 1f       	adc	r21, r21
     d06:	62 9f       	mul	r22, r18
     d08:	f0 01       	movw	r30, r0
     d0a:	72 9f       	mul	r23, r18
     d0c:	bb 27       	eor	r27, r27
     d0e:	f0 0d       	add	r31, r0
     d10:	b1 1d       	adc	r27, r1
     d12:	63 9f       	mul	r22, r19
     d14:	aa 27       	eor	r26, r26
     d16:	f0 0d       	add	r31, r0
     d18:	b1 1d       	adc	r27, r1
     d1a:	aa 1f       	adc	r26, r26
     d1c:	64 9f       	mul	r22, r20
     d1e:	66 27       	eor	r22, r22
     d20:	b0 0d       	add	r27, r0
     d22:	a1 1d       	adc	r26, r1
     d24:	66 1f       	adc	r22, r22
     d26:	82 9f       	mul	r24, r18
     d28:	22 27       	eor	r18, r18
     d2a:	b0 0d       	add	r27, r0
     d2c:	a1 1d       	adc	r26, r1
     d2e:	62 1f       	adc	r22, r18
     d30:	73 9f       	mul	r23, r19
     d32:	b0 0d       	add	r27, r0
     d34:	a1 1d       	adc	r26, r1
     d36:	62 1f       	adc	r22, r18
     d38:	83 9f       	mul	r24, r19
     d3a:	a0 0d       	add	r26, r0
     d3c:	61 1d       	adc	r22, r1
     d3e:	22 1f       	adc	r18, r18
     d40:	74 9f       	mul	r23, r20
     d42:	33 27       	eor	r19, r19
     d44:	a0 0d       	add	r26, r0
     d46:	61 1d       	adc	r22, r1
     d48:	23 1f       	adc	r18, r19
     d4a:	84 9f       	mul	r24, r20
     d4c:	60 0d       	add	r22, r0
     d4e:	21 1d       	adc	r18, r1
     d50:	82 2f       	mov	r24, r18
     d52:	76 2f       	mov	r23, r22
     d54:	6a 2f       	mov	r22, r26
     d56:	11 24       	eor	r1, r1
     d58:	9f 57       	subi	r25, 0x7F	; 127
     d5a:	50 40       	sbci	r21, 0x00	; 0
     d5c:	8a f0       	brmi	.+34     	; 0xd80 <__mulsf3_pse+0x84>
     d5e:	e1 f0       	breq	.+56     	; 0xd98 <__mulsf3_pse+0x9c>
     d60:	88 23       	and	r24, r24
     d62:	4a f0       	brmi	.+18     	; 0xd76 <__mulsf3_pse+0x7a>
     d64:	ee 0f       	add	r30, r30
     d66:	ff 1f       	adc	r31, r31
     d68:	bb 1f       	adc	r27, r27
     d6a:	66 1f       	adc	r22, r22
     d6c:	77 1f       	adc	r23, r23
     d6e:	88 1f       	adc	r24, r24
     d70:	91 50       	subi	r25, 0x01	; 1
     d72:	50 40       	sbci	r21, 0x00	; 0
     d74:	a9 f7       	brne	.-22     	; 0xd60 <__mulsf3_pse+0x64>
     d76:	9e 3f       	cpi	r25, 0xFE	; 254
     d78:	51 05       	cpc	r21, r1
     d7a:	70 f0       	brcs	.+28     	; 0xd98 <__mulsf3_pse+0x9c>
     d7c:	60 cf       	rjmp	.-320    	; 0xc3e <__fp_inf>
     d7e:	aa cf       	rjmp	.-172    	; 0xcd4 <__fp_szero>
     d80:	5f 3f       	cpi	r21, 0xFF	; 255
     d82:	ec f3       	brlt	.-6      	; 0xd7e <__mulsf3_pse+0x82>
     d84:	98 3e       	cpi	r25, 0xE8	; 232
     d86:	dc f3       	brlt	.-10     	; 0xd7e <__mulsf3_pse+0x82>
     d88:	86 95       	lsr	r24
     d8a:	77 95       	ror	r23
     d8c:	67 95       	ror	r22
     d8e:	b7 95       	ror	r27
     d90:	f7 95       	ror	r31
     d92:	e7 95       	ror	r30
     d94:	9f 5f       	subi	r25, 0xFF	; 255
     d96:	c1 f7       	brne	.-16     	; 0xd88 <__mulsf3_pse+0x8c>
     d98:	fe 2b       	or	r31, r30
     d9a:	88 0f       	add	r24, r24
     d9c:	91 1d       	adc	r25, r1
     d9e:	96 95       	lsr	r25
     da0:	87 95       	ror	r24
     da2:	97 f9       	bld	r25, 7
     da4:	08 95       	ret

00000da6 <__tablejump2__>:
     da6:	ee 0f       	add	r30, r30
     da8:	ff 1f       	adc	r31, r31
     daa:	88 1f       	adc	r24, r24
     dac:	8b bf       	out	0x3b, r24	; 59
     dae:	07 90       	elpm	r0, Z+
     db0:	f6 91       	elpm	r31, Z
     db2:	e0 2d       	mov	r30, r0
     db4:	19 94       	eijmp

00000db6 <fdevopen>:
     db6:	0f 93       	push	r16
     db8:	1f 93       	push	r17
     dba:	cf 93       	push	r28
     dbc:	df 93       	push	r29
     dbe:	00 97       	sbiw	r24, 0x00	; 0
     dc0:	31 f4       	brne	.+12     	; 0xdce <fdevopen+0x18>
     dc2:	61 15       	cp	r22, r1
     dc4:	71 05       	cpc	r23, r1
     dc6:	19 f4       	brne	.+6      	; 0xdce <fdevopen+0x18>
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	39 c0       	rjmp	.+114    	; 0xe40 <fdevopen+0x8a>
     dce:	8b 01       	movw	r16, r22
     dd0:	ec 01       	movw	r28, r24
     dd2:	6e e0       	ldi	r22, 0x0E	; 14
     dd4:	70 e0       	ldi	r23, 0x00	; 0
     dd6:	81 e0       	ldi	r24, 0x01	; 1
     dd8:	90 e0       	ldi	r25, 0x00	; 0
     dda:	47 d2       	rcall	.+1166   	; 0x126a <calloc>
     ddc:	fc 01       	movw	r30, r24
     dde:	89 2b       	or	r24, r25
     de0:	99 f3       	breq	.-26     	; 0xdc8 <fdevopen+0x12>
     de2:	80 e8       	ldi	r24, 0x80	; 128
     de4:	83 83       	std	Z+3, r24	; 0x03
     de6:	01 15       	cp	r16, r1
     de8:	11 05       	cpc	r17, r1
     dea:	71 f0       	breq	.+28     	; 0xe08 <fdevopen+0x52>
     dec:	13 87       	std	Z+11, r17	; 0x0b
     dee:	02 87       	std	Z+10, r16	; 0x0a
     df0:	81 e8       	ldi	r24, 0x81	; 129
     df2:	83 83       	std	Z+3, r24	; 0x03
     df4:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <__iob>
     df8:	90 91 e1 02 	lds	r25, 0x02E1	; 0x8002e1 <__iob+0x1>
     dfc:	89 2b       	or	r24, r25
     dfe:	21 f4       	brne	.+8      	; 0xe08 <fdevopen+0x52>
     e00:	f0 93 e1 02 	sts	0x02E1, r31	; 0x8002e1 <__iob+0x1>
     e04:	e0 93 e0 02 	sts	0x02E0, r30	; 0x8002e0 <__iob>
     e08:	20 97       	sbiw	r28, 0x00	; 0
     e0a:	c9 f0       	breq	.+50     	; 0xe3e <fdevopen+0x88>
     e0c:	d1 87       	std	Z+9, r29	; 0x09
     e0e:	c0 87       	std	Z+8, r28	; 0x08
     e10:	83 81       	ldd	r24, Z+3	; 0x03
     e12:	82 60       	ori	r24, 0x02	; 2
     e14:	83 83       	std	Z+3, r24	; 0x03
     e16:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <__iob+0x2>
     e1a:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <__iob+0x3>
     e1e:	89 2b       	or	r24, r25
     e20:	71 f4       	brne	.+28     	; 0xe3e <fdevopen+0x88>
     e22:	f0 93 e3 02 	sts	0x02E3, r31	; 0x8002e3 <__iob+0x3>
     e26:	e0 93 e2 02 	sts	0x02E2, r30	; 0x8002e2 <__iob+0x2>
     e2a:	80 91 e4 02 	lds	r24, 0x02E4	; 0x8002e4 <__iob+0x4>
     e2e:	90 91 e5 02 	lds	r25, 0x02E5	; 0x8002e5 <__iob+0x5>
     e32:	89 2b       	or	r24, r25
     e34:	21 f4       	brne	.+8      	; 0xe3e <fdevopen+0x88>
     e36:	f0 93 e5 02 	sts	0x02E5, r31	; 0x8002e5 <__iob+0x5>
     e3a:	e0 93 e4 02 	sts	0x02E4, r30	; 0x8002e4 <__iob+0x4>
     e3e:	cf 01       	movw	r24, r30
     e40:	df 91       	pop	r29
     e42:	cf 91       	pop	r28
     e44:	1f 91       	pop	r17
     e46:	0f 91       	pop	r16
     e48:	08 95       	ret

00000e4a <printf>:
     e4a:	cf 93       	push	r28
     e4c:	df 93       	push	r29
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
     e52:	ae 01       	movw	r20, r28
     e54:	4a 5f       	subi	r20, 0xFA	; 250
     e56:	5f 4f       	sbci	r21, 0xFF	; 255
     e58:	fa 01       	movw	r30, r20
     e5a:	61 91       	ld	r22, Z+
     e5c:	71 91       	ld	r23, Z+
     e5e:	af 01       	movw	r20, r30
     e60:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <__iob+0x2>
     e64:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <__iob+0x3>
     e68:	03 d0       	rcall	.+6      	; 0xe70 <vfprintf>
     e6a:	df 91       	pop	r29
     e6c:	cf 91       	pop	r28
     e6e:	08 95       	ret

00000e70 <vfprintf>:
     e70:	2f 92       	push	r2
     e72:	3f 92       	push	r3
     e74:	4f 92       	push	r4
     e76:	5f 92       	push	r5
     e78:	6f 92       	push	r6
     e7a:	7f 92       	push	r7
     e7c:	8f 92       	push	r8
     e7e:	9f 92       	push	r9
     e80:	af 92       	push	r10
     e82:	bf 92       	push	r11
     e84:	cf 92       	push	r12
     e86:	df 92       	push	r13
     e88:	ef 92       	push	r14
     e8a:	ff 92       	push	r15
     e8c:	0f 93       	push	r16
     e8e:	1f 93       	push	r17
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	cd b7       	in	r28, 0x3d	; 61
     e96:	de b7       	in	r29, 0x3e	; 62
     e98:	2b 97       	sbiw	r28, 0x0b	; 11
     e9a:	0f b6       	in	r0, 0x3f	; 63
     e9c:	f8 94       	cli
     e9e:	de bf       	out	0x3e, r29	; 62
     ea0:	0f be       	out	0x3f, r0	; 63
     ea2:	cd bf       	out	0x3d, r28	; 61
     ea4:	6c 01       	movw	r12, r24
     ea6:	7b 01       	movw	r14, r22
     ea8:	8a 01       	movw	r16, r20
     eaa:	fc 01       	movw	r30, r24
     eac:	17 82       	std	Z+7, r1	; 0x07
     eae:	16 82       	std	Z+6, r1	; 0x06
     eb0:	83 81       	ldd	r24, Z+3	; 0x03
     eb2:	81 ff       	sbrs	r24, 1
     eb4:	bf c1       	rjmp	.+894    	; 0x1234 <vfprintf+0x3c4>
     eb6:	ce 01       	movw	r24, r28
     eb8:	01 96       	adiw	r24, 0x01	; 1
     eba:	3c 01       	movw	r6, r24
     ebc:	f6 01       	movw	r30, r12
     ebe:	93 81       	ldd	r25, Z+3	; 0x03
     ec0:	f7 01       	movw	r30, r14
     ec2:	93 fd       	sbrc	r25, 3
     ec4:	85 91       	lpm	r24, Z+
     ec6:	93 ff       	sbrs	r25, 3
     ec8:	81 91       	ld	r24, Z+
     eca:	7f 01       	movw	r14, r30
     ecc:	88 23       	and	r24, r24
     ece:	09 f4       	brne	.+2      	; 0xed2 <vfprintf+0x62>
     ed0:	ad c1       	rjmp	.+858    	; 0x122c <vfprintf+0x3bc>
     ed2:	85 32       	cpi	r24, 0x25	; 37
     ed4:	39 f4       	brne	.+14     	; 0xee4 <vfprintf+0x74>
     ed6:	93 fd       	sbrc	r25, 3
     ed8:	85 91       	lpm	r24, Z+
     eda:	93 ff       	sbrs	r25, 3
     edc:	81 91       	ld	r24, Z+
     ede:	7f 01       	movw	r14, r30
     ee0:	85 32       	cpi	r24, 0x25	; 37
     ee2:	21 f4       	brne	.+8      	; 0xeec <vfprintf+0x7c>
     ee4:	b6 01       	movw	r22, r12
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	18 d3       	rcall	.+1584   	; 0x151a <fputc>
     eea:	e8 cf       	rjmp	.-48     	; 0xebc <vfprintf+0x4c>
     eec:	91 2c       	mov	r9, r1
     eee:	21 2c       	mov	r2, r1
     ef0:	31 2c       	mov	r3, r1
     ef2:	ff e1       	ldi	r31, 0x1F	; 31
     ef4:	f3 15       	cp	r31, r3
     ef6:	d8 f0       	brcs	.+54     	; 0xf2e <vfprintf+0xbe>
     ef8:	8b 32       	cpi	r24, 0x2B	; 43
     efa:	79 f0       	breq	.+30     	; 0xf1a <vfprintf+0xaa>
     efc:	38 f4       	brcc	.+14     	; 0xf0c <vfprintf+0x9c>
     efe:	80 32       	cpi	r24, 0x20	; 32
     f00:	79 f0       	breq	.+30     	; 0xf20 <vfprintf+0xb0>
     f02:	83 32       	cpi	r24, 0x23	; 35
     f04:	a1 f4       	brne	.+40     	; 0xf2e <vfprintf+0xbe>
     f06:	23 2d       	mov	r18, r3
     f08:	20 61       	ori	r18, 0x10	; 16
     f0a:	1d c0       	rjmp	.+58     	; 0xf46 <vfprintf+0xd6>
     f0c:	8d 32       	cpi	r24, 0x2D	; 45
     f0e:	61 f0       	breq	.+24     	; 0xf28 <vfprintf+0xb8>
     f10:	80 33       	cpi	r24, 0x30	; 48
     f12:	69 f4       	brne	.+26     	; 0xf2e <vfprintf+0xbe>
     f14:	23 2d       	mov	r18, r3
     f16:	21 60       	ori	r18, 0x01	; 1
     f18:	16 c0       	rjmp	.+44     	; 0xf46 <vfprintf+0xd6>
     f1a:	83 2d       	mov	r24, r3
     f1c:	82 60       	ori	r24, 0x02	; 2
     f1e:	38 2e       	mov	r3, r24
     f20:	e3 2d       	mov	r30, r3
     f22:	e4 60       	ori	r30, 0x04	; 4
     f24:	3e 2e       	mov	r3, r30
     f26:	2a c0       	rjmp	.+84     	; 0xf7c <vfprintf+0x10c>
     f28:	f3 2d       	mov	r31, r3
     f2a:	f8 60       	ori	r31, 0x08	; 8
     f2c:	1d c0       	rjmp	.+58     	; 0xf68 <vfprintf+0xf8>
     f2e:	37 fc       	sbrc	r3, 7
     f30:	2d c0       	rjmp	.+90     	; 0xf8c <vfprintf+0x11c>
     f32:	20 ed       	ldi	r18, 0xD0	; 208
     f34:	28 0f       	add	r18, r24
     f36:	2a 30       	cpi	r18, 0x0A	; 10
     f38:	40 f0       	brcs	.+16     	; 0xf4a <vfprintf+0xda>
     f3a:	8e 32       	cpi	r24, 0x2E	; 46
     f3c:	b9 f4       	brne	.+46     	; 0xf6c <vfprintf+0xfc>
     f3e:	36 fc       	sbrc	r3, 6
     f40:	75 c1       	rjmp	.+746    	; 0x122c <vfprintf+0x3bc>
     f42:	23 2d       	mov	r18, r3
     f44:	20 64       	ori	r18, 0x40	; 64
     f46:	32 2e       	mov	r3, r18
     f48:	19 c0       	rjmp	.+50     	; 0xf7c <vfprintf+0x10c>
     f4a:	36 fe       	sbrs	r3, 6
     f4c:	06 c0       	rjmp	.+12     	; 0xf5a <vfprintf+0xea>
     f4e:	8a e0       	ldi	r24, 0x0A	; 10
     f50:	98 9e       	mul	r9, r24
     f52:	20 0d       	add	r18, r0
     f54:	11 24       	eor	r1, r1
     f56:	92 2e       	mov	r9, r18
     f58:	11 c0       	rjmp	.+34     	; 0xf7c <vfprintf+0x10c>
     f5a:	ea e0       	ldi	r30, 0x0A	; 10
     f5c:	2e 9e       	mul	r2, r30
     f5e:	20 0d       	add	r18, r0
     f60:	11 24       	eor	r1, r1
     f62:	22 2e       	mov	r2, r18
     f64:	f3 2d       	mov	r31, r3
     f66:	f0 62       	ori	r31, 0x20	; 32
     f68:	3f 2e       	mov	r3, r31
     f6a:	08 c0       	rjmp	.+16     	; 0xf7c <vfprintf+0x10c>
     f6c:	8c 36       	cpi	r24, 0x6C	; 108
     f6e:	21 f4       	brne	.+8      	; 0xf78 <vfprintf+0x108>
     f70:	83 2d       	mov	r24, r3
     f72:	80 68       	ori	r24, 0x80	; 128
     f74:	38 2e       	mov	r3, r24
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <vfprintf+0x10c>
     f78:	88 36       	cpi	r24, 0x68	; 104
     f7a:	41 f4       	brne	.+16     	; 0xf8c <vfprintf+0x11c>
     f7c:	f7 01       	movw	r30, r14
     f7e:	93 fd       	sbrc	r25, 3
     f80:	85 91       	lpm	r24, Z+
     f82:	93 ff       	sbrs	r25, 3
     f84:	81 91       	ld	r24, Z+
     f86:	7f 01       	movw	r14, r30
     f88:	81 11       	cpse	r24, r1
     f8a:	b3 cf       	rjmp	.-154    	; 0xef2 <vfprintf+0x82>
     f8c:	98 2f       	mov	r25, r24
     f8e:	9f 7d       	andi	r25, 0xDF	; 223
     f90:	95 54       	subi	r25, 0x45	; 69
     f92:	93 30       	cpi	r25, 0x03	; 3
     f94:	28 f4       	brcc	.+10     	; 0xfa0 <vfprintf+0x130>
     f96:	0c 5f       	subi	r16, 0xFC	; 252
     f98:	1f 4f       	sbci	r17, 0xFF	; 255
     f9a:	9f e3       	ldi	r25, 0x3F	; 63
     f9c:	99 83       	std	Y+1, r25	; 0x01
     f9e:	0d c0       	rjmp	.+26     	; 0xfba <vfprintf+0x14a>
     fa0:	83 36       	cpi	r24, 0x63	; 99
     fa2:	31 f0       	breq	.+12     	; 0xfb0 <vfprintf+0x140>
     fa4:	83 37       	cpi	r24, 0x73	; 115
     fa6:	71 f0       	breq	.+28     	; 0xfc4 <vfprintf+0x154>
     fa8:	83 35       	cpi	r24, 0x53	; 83
     faa:	09 f0       	breq	.+2      	; 0xfae <vfprintf+0x13e>
     fac:	55 c0       	rjmp	.+170    	; 0x1058 <vfprintf+0x1e8>
     fae:	20 c0       	rjmp	.+64     	; 0xff0 <vfprintf+0x180>
     fb0:	f8 01       	movw	r30, r16
     fb2:	80 81       	ld	r24, Z
     fb4:	89 83       	std	Y+1, r24	; 0x01
     fb6:	0e 5f       	subi	r16, 0xFE	; 254
     fb8:	1f 4f       	sbci	r17, 0xFF	; 255
     fba:	88 24       	eor	r8, r8
     fbc:	83 94       	inc	r8
     fbe:	91 2c       	mov	r9, r1
     fc0:	53 01       	movw	r10, r6
     fc2:	12 c0       	rjmp	.+36     	; 0xfe8 <vfprintf+0x178>
     fc4:	28 01       	movw	r4, r16
     fc6:	f2 e0       	ldi	r31, 0x02	; 2
     fc8:	4f 0e       	add	r4, r31
     fca:	51 1c       	adc	r5, r1
     fcc:	f8 01       	movw	r30, r16
     fce:	a0 80       	ld	r10, Z
     fd0:	b1 80       	ldd	r11, Z+1	; 0x01
     fd2:	36 fe       	sbrs	r3, 6
     fd4:	03 c0       	rjmp	.+6      	; 0xfdc <vfprintf+0x16c>
     fd6:	69 2d       	mov	r22, r9
     fd8:	70 e0       	ldi	r23, 0x00	; 0
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <vfprintf+0x170>
     fdc:	6f ef       	ldi	r22, 0xFF	; 255
     fde:	7f ef       	ldi	r23, 0xFF	; 255
     fe0:	c5 01       	movw	r24, r10
     fe2:	90 d2       	rcall	.+1312   	; 0x1504 <strnlen>
     fe4:	4c 01       	movw	r8, r24
     fe6:	82 01       	movw	r16, r4
     fe8:	f3 2d       	mov	r31, r3
     fea:	ff 77       	andi	r31, 0x7F	; 127
     fec:	3f 2e       	mov	r3, r31
     fee:	15 c0       	rjmp	.+42     	; 0x101a <vfprintf+0x1aa>
     ff0:	28 01       	movw	r4, r16
     ff2:	22 e0       	ldi	r18, 0x02	; 2
     ff4:	42 0e       	add	r4, r18
     ff6:	51 1c       	adc	r5, r1
     ff8:	f8 01       	movw	r30, r16
     ffa:	a0 80       	ld	r10, Z
     ffc:	b1 80       	ldd	r11, Z+1	; 0x01
     ffe:	36 fe       	sbrs	r3, 6
    1000:	03 c0       	rjmp	.+6      	; 0x1008 <vfprintf+0x198>
    1002:	69 2d       	mov	r22, r9
    1004:	70 e0       	ldi	r23, 0x00	; 0
    1006:	02 c0       	rjmp	.+4      	; 0x100c <vfprintf+0x19c>
    1008:	6f ef       	ldi	r22, 0xFF	; 255
    100a:	7f ef       	ldi	r23, 0xFF	; 255
    100c:	c5 01       	movw	r24, r10
    100e:	68 d2       	rcall	.+1232   	; 0x14e0 <strnlen_P>
    1010:	4c 01       	movw	r8, r24
    1012:	f3 2d       	mov	r31, r3
    1014:	f0 68       	ori	r31, 0x80	; 128
    1016:	3f 2e       	mov	r3, r31
    1018:	82 01       	movw	r16, r4
    101a:	33 fc       	sbrc	r3, 3
    101c:	19 c0       	rjmp	.+50     	; 0x1050 <vfprintf+0x1e0>
    101e:	82 2d       	mov	r24, r2
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	88 16       	cp	r8, r24
    1024:	99 06       	cpc	r9, r25
    1026:	a0 f4       	brcc	.+40     	; 0x1050 <vfprintf+0x1e0>
    1028:	b6 01       	movw	r22, r12
    102a:	80 e2       	ldi	r24, 0x20	; 32
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	75 d2       	rcall	.+1258   	; 0x151a <fputc>
    1030:	2a 94       	dec	r2
    1032:	f5 cf       	rjmp	.-22     	; 0x101e <vfprintf+0x1ae>
    1034:	f5 01       	movw	r30, r10
    1036:	37 fc       	sbrc	r3, 7
    1038:	85 91       	lpm	r24, Z+
    103a:	37 fe       	sbrs	r3, 7
    103c:	81 91       	ld	r24, Z+
    103e:	5f 01       	movw	r10, r30
    1040:	b6 01       	movw	r22, r12
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	6a d2       	rcall	.+1236   	; 0x151a <fputc>
    1046:	21 10       	cpse	r2, r1
    1048:	2a 94       	dec	r2
    104a:	21 e0       	ldi	r18, 0x01	; 1
    104c:	82 1a       	sub	r8, r18
    104e:	91 08       	sbc	r9, r1
    1050:	81 14       	cp	r8, r1
    1052:	91 04       	cpc	r9, r1
    1054:	79 f7       	brne	.-34     	; 0x1034 <vfprintf+0x1c4>
    1056:	e1 c0       	rjmp	.+450    	; 0x121a <vfprintf+0x3aa>
    1058:	84 36       	cpi	r24, 0x64	; 100
    105a:	11 f0       	breq	.+4      	; 0x1060 <vfprintf+0x1f0>
    105c:	89 36       	cpi	r24, 0x69	; 105
    105e:	39 f5       	brne	.+78     	; 0x10ae <vfprintf+0x23e>
    1060:	f8 01       	movw	r30, r16
    1062:	37 fe       	sbrs	r3, 7
    1064:	07 c0       	rjmp	.+14     	; 0x1074 <vfprintf+0x204>
    1066:	60 81       	ld	r22, Z
    1068:	71 81       	ldd	r23, Z+1	; 0x01
    106a:	82 81       	ldd	r24, Z+2	; 0x02
    106c:	93 81       	ldd	r25, Z+3	; 0x03
    106e:	0c 5f       	subi	r16, 0xFC	; 252
    1070:	1f 4f       	sbci	r17, 0xFF	; 255
    1072:	08 c0       	rjmp	.+16     	; 0x1084 <vfprintf+0x214>
    1074:	60 81       	ld	r22, Z
    1076:	71 81       	ldd	r23, Z+1	; 0x01
    1078:	07 2e       	mov	r0, r23
    107a:	00 0c       	add	r0, r0
    107c:	88 0b       	sbc	r24, r24
    107e:	99 0b       	sbc	r25, r25
    1080:	0e 5f       	subi	r16, 0xFE	; 254
    1082:	1f 4f       	sbci	r17, 0xFF	; 255
    1084:	f3 2d       	mov	r31, r3
    1086:	ff 76       	andi	r31, 0x6F	; 111
    1088:	3f 2e       	mov	r3, r31
    108a:	97 ff       	sbrs	r25, 7
    108c:	09 c0       	rjmp	.+18     	; 0x10a0 <vfprintf+0x230>
    108e:	90 95       	com	r25
    1090:	80 95       	com	r24
    1092:	70 95       	com	r23
    1094:	61 95       	neg	r22
    1096:	7f 4f       	sbci	r23, 0xFF	; 255
    1098:	8f 4f       	sbci	r24, 0xFF	; 255
    109a:	9f 4f       	sbci	r25, 0xFF	; 255
    109c:	f0 68       	ori	r31, 0x80	; 128
    109e:	3f 2e       	mov	r3, r31
    10a0:	2a e0       	ldi	r18, 0x0A	; 10
    10a2:	30 e0       	ldi	r19, 0x00	; 0
    10a4:	a3 01       	movw	r20, r6
    10a6:	75 d2       	rcall	.+1258   	; 0x1592 <__ultoa_invert>
    10a8:	88 2e       	mov	r8, r24
    10aa:	86 18       	sub	r8, r6
    10ac:	44 c0       	rjmp	.+136    	; 0x1136 <vfprintf+0x2c6>
    10ae:	85 37       	cpi	r24, 0x75	; 117
    10b0:	31 f4       	brne	.+12     	; 0x10be <vfprintf+0x24e>
    10b2:	23 2d       	mov	r18, r3
    10b4:	2f 7e       	andi	r18, 0xEF	; 239
    10b6:	b2 2e       	mov	r11, r18
    10b8:	2a e0       	ldi	r18, 0x0A	; 10
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	25 c0       	rjmp	.+74     	; 0x1108 <vfprintf+0x298>
    10be:	93 2d       	mov	r25, r3
    10c0:	99 7f       	andi	r25, 0xF9	; 249
    10c2:	b9 2e       	mov	r11, r25
    10c4:	8f 36       	cpi	r24, 0x6F	; 111
    10c6:	c1 f0       	breq	.+48     	; 0x10f8 <vfprintf+0x288>
    10c8:	18 f4       	brcc	.+6      	; 0x10d0 <vfprintf+0x260>
    10ca:	88 35       	cpi	r24, 0x58	; 88
    10cc:	79 f0       	breq	.+30     	; 0x10ec <vfprintf+0x27c>
    10ce:	ae c0       	rjmp	.+348    	; 0x122c <vfprintf+0x3bc>
    10d0:	80 37       	cpi	r24, 0x70	; 112
    10d2:	19 f0       	breq	.+6      	; 0x10da <vfprintf+0x26a>
    10d4:	88 37       	cpi	r24, 0x78	; 120
    10d6:	21 f0       	breq	.+8      	; 0x10e0 <vfprintf+0x270>
    10d8:	a9 c0       	rjmp	.+338    	; 0x122c <vfprintf+0x3bc>
    10da:	e9 2f       	mov	r30, r25
    10dc:	e0 61       	ori	r30, 0x10	; 16
    10de:	be 2e       	mov	r11, r30
    10e0:	b4 fe       	sbrs	r11, 4
    10e2:	0d c0       	rjmp	.+26     	; 0x10fe <vfprintf+0x28e>
    10e4:	fb 2d       	mov	r31, r11
    10e6:	f4 60       	ori	r31, 0x04	; 4
    10e8:	bf 2e       	mov	r11, r31
    10ea:	09 c0       	rjmp	.+18     	; 0x10fe <vfprintf+0x28e>
    10ec:	34 fe       	sbrs	r3, 4
    10ee:	0a c0       	rjmp	.+20     	; 0x1104 <vfprintf+0x294>
    10f0:	29 2f       	mov	r18, r25
    10f2:	26 60       	ori	r18, 0x06	; 6
    10f4:	b2 2e       	mov	r11, r18
    10f6:	06 c0       	rjmp	.+12     	; 0x1104 <vfprintf+0x294>
    10f8:	28 e0       	ldi	r18, 0x08	; 8
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	05 c0       	rjmp	.+10     	; 0x1108 <vfprintf+0x298>
    10fe:	20 e1       	ldi	r18, 0x10	; 16
    1100:	30 e0       	ldi	r19, 0x00	; 0
    1102:	02 c0       	rjmp	.+4      	; 0x1108 <vfprintf+0x298>
    1104:	20 e1       	ldi	r18, 0x10	; 16
    1106:	32 e0       	ldi	r19, 0x02	; 2
    1108:	f8 01       	movw	r30, r16
    110a:	b7 fe       	sbrs	r11, 7
    110c:	07 c0       	rjmp	.+14     	; 0x111c <vfprintf+0x2ac>
    110e:	60 81       	ld	r22, Z
    1110:	71 81       	ldd	r23, Z+1	; 0x01
    1112:	82 81       	ldd	r24, Z+2	; 0x02
    1114:	93 81       	ldd	r25, Z+3	; 0x03
    1116:	0c 5f       	subi	r16, 0xFC	; 252
    1118:	1f 4f       	sbci	r17, 0xFF	; 255
    111a:	06 c0       	rjmp	.+12     	; 0x1128 <vfprintf+0x2b8>
    111c:	60 81       	ld	r22, Z
    111e:	71 81       	ldd	r23, Z+1	; 0x01
    1120:	80 e0       	ldi	r24, 0x00	; 0
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	0e 5f       	subi	r16, 0xFE	; 254
    1126:	1f 4f       	sbci	r17, 0xFF	; 255
    1128:	a3 01       	movw	r20, r6
    112a:	33 d2       	rcall	.+1126   	; 0x1592 <__ultoa_invert>
    112c:	88 2e       	mov	r8, r24
    112e:	86 18       	sub	r8, r6
    1130:	fb 2d       	mov	r31, r11
    1132:	ff 77       	andi	r31, 0x7F	; 127
    1134:	3f 2e       	mov	r3, r31
    1136:	36 fe       	sbrs	r3, 6
    1138:	0d c0       	rjmp	.+26     	; 0x1154 <vfprintf+0x2e4>
    113a:	23 2d       	mov	r18, r3
    113c:	2e 7f       	andi	r18, 0xFE	; 254
    113e:	a2 2e       	mov	r10, r18
    1140:	89 14       	cp	r8, r9
    1142:	58 f4       	brcc	.+22     	; 0x115a <vfprintf+0x2ea>
    1144:	34 fe       	sbrs	r3, 4
    1146:	0b c0       	rjmp	.+22     	; 0x115e <vfprintf+0x2ee>
    1148:	32 fc       	sbrc	r3, 2
    114a:	09 c0       	rjmp	.+18     	; 0x115e <vfprintf+0x2ee>
    114c:	83 2d       	mov	r24, r3
    114e:	8e 7e       	andi	r24, 0xEE	; 238
    1150:	a8 2e       	mov	r10, r24
    1152:	05 c0       	rjmp	.+10     	; 0x115e <vfprintf+0x2ee>
    1154:	b8 2c       	mov	r11, r8
    1156:	a3 2c       	mov	r10, r3
    1158:	03 c0       	rjmp	.+6      	; 0x1160 <vfprintf+0x2f0>
    115a:	b8 2c       	mov	r11, r8
    115c:	01 c0       	rjmp	.+2      	; 0x1160 <vfprintf+0x2f0>
    115e:	b9 2c       	mov	r11, r9
    1160:	a4 fe       	sbrs	r10, 4
    1162:	0f c0       	rjmp	.+30     	; 0x1182 <vfprintf+0x312>
    1164:	fe 01       	movw	r30, r28
    1166:	e8 0d       	add	r30, r8
    1168:	f1 1d       	adc	r31, r1
    116a:	80 81       	ld	r24, Z
    116c:	80 33       	cpi	r24, 0x30	; 48
    116e:	21 f4       	brne	.+8      	; 0x1178 <vfprintf+0x308>
    1170:	9a 2d       	mov	r25, r10
    1172:	99 7e       	andi	r25, 0xE9	; 233
    1174:	a9 2e       	mov	r10, r25
    1176:	09 c0       	rjmp	.+18     	; 0x118a <vfprintf+0x31a>
    1178:	a2 fe       	sbrs	r10, 2
    117a:	06 c0       	rjmp	.+12     	; 0x1188 <vfprintf+0x318>
    117c:	b3 94       	inc	r11
    117e:	b3 94       	inc	r11
    1180:	04 c0       	rjmp	.+8      	; 0x118a <vfprintf+0x31a>
    1182:	8a 2d       	mov	r24, r10
    1184:	86 78       	andi	r24, 0x86	; 134
    1186:	09 f0       	breq	.+2      	; 0x118a <vfprintf+0x31a>
    1188:	b3 94       	inc	r11
    118a:	a3 fc       	sbrc	r10, 3
    118c:	10 c0       	rjmp	.+32     	; 0x11ae <vfprintf+0x33e>
    118e:	a0 fe       	sbrs	r10, 0
    1190:	06 c0       	rjmp	.+12     	; 0x119e <vfprintf+0x32e>
    1192:	b2 14       	cp	r11, r2
    1194:	80 f4       	brcc	.+32     	; 0x11b6 <vfprintf+0x346>
    1196:	28 0c       	add	r2, r8
    1198:	92 2c       	mov	r9, r2
    119a:	9b 18       	sub	r9, r11
    119c:	0d c0       	rjmp	.+26     	; 0x11b8 <vfprintf+0x348>
    119e:	b2 14       	cp	r11, r2
    11a0:	58 f4       	brcc	.+22     	; 0x11b8 <vfprintf+0x348>
    11a2:	b6 01       	movw	r22, r12
    11a4:	80 e2       	ldi	r24, 0x20	; 32
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	b8 d1       	rcall	.+880    	; 0x151a <fputc>
    11aa:	b3 94       	inc	r11
    11ac:	f8 cf       	rjmp	.-16     	; 0x119e <vfprintf+0x32e>
    11ae:	b2 14       	cp	r11, r2
    11b0:	18 f4       	brcc	.+6      	; 0x11b8 <vfprintf+0x348>
    11b2:	2b 18       	sub	r2, r11
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <vfprintf+0x34a>
    11b6:	98 2c       	mov	r9, r8
    11b8:	21 2c       	mov	r2, r1
    11ba:	a4 fe       	sbrs	r10, 4
    11bc:	0f c0       	rjmp	.+30     	; 0x11dc <vfprintf+0x36c>
    11be:	b6 01       	movw	r22, r12
    11c0:	80 e3       	ldi	r24, 0x30	; 48
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	aa d1       	rcall	.+852    	; 0x151a <fputc>
    11c6:	a2 fe       	sbrs	r10, 2
    11c8:	16 c0       	rjmp	.+44     	; 0x11f6 <vfprintf+0x386>
    11ca:	a1 fc       	sbrc	r10, 1
    11cc:	03 c0       	rjmp	.+6      	; 0x11d4 <vfprintf+0x364>
    11ce:	88 e7       	ldi	r24, 0x78	; 120
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	02 c0       	rjmp	.+4      	; 0x11d8 <vfprintf+0x368>
    11d4:	88 e5       	ldi	r24, 0x58	; 88
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	b6 01       	movw	r22, r12
    11da:	0c c0       	rjmp	.+24     	; 0x11f4 <vfprintf+0x384>
    11dc:	8a 2d       	mov	r24, r10
    11de:	86 78       	andi	r24, 0x86	; 134
    11e0:	51 f0       	breq	.+20     	; 0x11f6 <vfprintf+0x386>
    11e2:	a1 fe       	sbrs	r10, 1
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <vfprintf+0x37a>
    11e6:	8b e2       	ldi	r24, 0x2B	; 43
    11e8:	01 c0       	rjmp	.+2      	; 0x11ec <vfprintf+0x37c>
    11ea:	80 e2       	ldi	r24, 0x20	; 32
    11ec:	a7 fc       	sbrc	r10, 7
    11ee:	8d e2       	ldi	r24, 0x2D	; 45
    11f0:	b6 01       	movw	r22, r12
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	92 d1       	rcall	.+804    	; 0x151a <fputc>
    11f6:	89 14       	cp	r8, r9
    11f8:	30 f4       	brcc	.+12     	; 0x1206 <vfprintf+0x396>
    11fa:	b6 01       	movw	r22, r12
    11fc:	80 e3       	ldi	r24, 0x30	; 48
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	8c d1       	rcall	.+792    	; 0x151a <fputc>
    1202:	9a 94       	dec	r9
    1204:	f8 cf       	rjmp	.-16     	; 0x11f6 <vfprintf+0x386>
    1206:	8a 94       	dec	r8
    1208:	f3 01       	movw	r30, r6
    120a:	e8 0d       	add	r30, r8
    120c:	f1 1d       	adc	r31, r1
    120e:	80 81       	ld	r24, Z
    1210:	b6 01       	movw	r22, r12
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	82 d1       	rcall	.+772    	; 0x151a <fputc>
    1216:	81 10       	cpse	r8, r1
    1218:	f6 cf       	rjmp	.-20     	; 0x1206 <vfprintf+0x396>
    121a:	22 20       	and	r2, r2
    121c:	09 f4       	brne	.+2      	; 0x1220 <vfprintf+0x3b0>
    121e:	4e ce       	rjmp	.-868    	; 0xebc <vfprintf+0x4c>
    1220:	b6 01       	movw	r22, r12
    1222:	80 e2       	ldi	r24, 0x20	; 32
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	79 d1       	rcall	.+754    	; 0x151a <fputc>
    1228:	2a 94       	dec	r2
    122a:	f7 cf       	rjmp	.-18     	; 0x121a <vfprintf+0x3aa>
    122c:	f6 01       	movw	r30, r12
    122e:	86 81       	ldd	r24, Z+6	; 0x06
    1230:	97 81       	ldd	r25, Z+7	; 0x07
    1232:	02 c0       	rjmp	.+4      	; 0x1238 <vfprintf+0x3c8>
    1234:	8f ef       	ldi	r24, 0xFF	; 255
    1236:	9f ef       	ldi	r25, 0xFF	; 255
    1238:	2b 96       	adiw	r28, 0x0b	; 11
    123a:	0f b6       	in	r0, 0x3f	; 63
    123c:	f8 94       	cli
    123e:	de bf       	out	0x3e, r29	; 62
    1240:	0f be       	out	0x3f, r0	; 63
    1242:	cd bf       	out	0x3d, r28	; 61
    1244:	df 91       	pop	r29
    1246:	cf 91       	pop	r28
    1248:	1f 91       	pop	r17
    124a:	0f 91       	pop	r16
    124c:	ff 90       	pop	r15
    124e:	ef 90       	pop	r14
    1250:	df 90       	pop	r13
    1252:	cf 90       	pop	r12
    1254:	bf 90       	pop	r11
    1256:	af 90       	pop	r10
    1258:	9f 90       	pop	r9
    125a:	8f 90       	pop	r8
    125c:	7f 90       	pop	r7
    125e:	6f 90       	pop	r6
    1260:	5f 90       	pop	r5
    1262:	4f 90       	pop	r4
    1264:	3f 90       	pop	r3
    1266:	2f 90       	pop	r2
    1268:	08 95       	ret

0000126a <calloc>:
    126a:	0f 93       	push	r16
    126c:	1f 93       	push	r17
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
    1272:	86 9f       	mul	r24, r22
    1274:	80 01       	movw	r16, r0
    1276:	87 9f       	mul	r24, r23
    1278:	10 0d       	add	r17, r0
    127a:	96 9f       	mul	r25, r22
    127c:	10 0d       	add	r17, r0
    127e:	11 24       	eor	r1, r1
    1280:	c8 01       	movw	r24, r16
    1282:	0d d0       	rcall	.+26     	; 0x129e <malloc>
    1284:	ec 01       	movw	r28, r24
    1286:	00 97       	sbiw	r24, 0x00	; 0
    1288:	21 f0       	breq	.+8      	; 0x1292 <calloc+0x28>
    128a:	a8 01       	movw	r20, r16
    128c:	60 e0       	ldi	r22, 0x00	; 0
    128e:	70 e0       	ldi	r23, 0x00	; 0
    1290:	32 d1       	rcall	.+612    	; 0x14f6 <memset>
    1292:	ce 01       	movw	r24, r28
    1294:	df 91       	pop	r29
    1296:	cf 91       	pop	r28
    1298:	1f 91       	pop	r17
    129a:	0f 91       	pop	r16
    129c:	08 95       	ret

0000129e <malloc>:
    129e:	0f 93       	push	r16
    12a0:	1f 93       	push	r17
    12a2:	cf 93       	push	r28
    12a4:	df 93       	push	r29
    12a6:	82 30       	cpi	r24, 0x02	; 2
    12a8:	91 05       	cpc	r25, r1
    12aa:	10 f4       	brcc	.+4      	; 0x12b0 <malloc+0x12>
    12ac:	82 e0       	ldi	r24, 0x02	; 2
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	e0 91 e8 02 	lds	r30, 0x02E8	; 0x8002e8 <__flp>
    12b4:	f0 91 e9 02 	lds	r31, 0x02E9	; 0x8002e9 <__flp+0x1>
    12b8:	20 e0       	ldi	r18, 0x00	; 0
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	a0 e0       	ldi	r26, 0x00	; 0
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	30 97       	sbiw	r30, 0x00	; 0
    12c2:	19 f1       	breq	.+70     	; 0x130a <malloc+0x6c>
    12c4:	40 81       	ld	r20, Z
    12c6:	51 81       	ldd	r21, Z+1	; 0x01
    12c8:	02 81       	ldd	r16, Z+2	; 0x02
    12ca:	13 81       	ldd	r17, Z+3	; 0x03
    12cc:	48 17       	cp	r20, r24
    12ce:	59 07       	cpc	r21, r25
    12d0:	c8 f0       	brcs	.+50     	; 0x1304 <malloc+0x66>
    12d2:	84 17       	cp	r24, r20
    12d4:	95 07       	cpc	r25, r21
    12d6:	69 f4       	brne	.+26     	; 0x12f2 <malloc+0x54>
    12d8:	10 97       	sbiw	r26, 0x00	; 0
    12da:	31 f0       	breq	.+12     	; 0x12e8 <malloc+0x4a>
    12dc:	12 96       	adiw	r26, 0x02	; 2
    12de:	0c 93       	st	X, r16
    12e0:	12 97       	sbiw	r26, 0x02	; 2
    12e2:	13 96       	adiw	r26, 0x03	; 3
    12e4:	1c 93       	st	X, r17
    12e6:	27 c0       	rjmp	.+78     	; 0x1336 <malloc+0x98>
    12e8:	00 93 e8 02 	sts	0x02E8, r16	; 0x8002e8 <__flp>
    12ec:	10 93 e9 02 	sts	0x02E9, r17	; 0x8002e9 <__flp+0x1>
    12f0:	22 c0       	rjmp	.+68     	; 0x1336 <malloc+0x98>
    12f2:	21 15       	cp	r18, r1
    12f4:	31 05       	cpc	r19, r1
    12f6:	19 f0       	breq	.+6      	; 0x12fe <malloc+0x60>
    12f8:	42 17       	cp	r20, r18
    12fa:	53 07       	cpc	r21, r19
    12fc:	18 f4       	brcc	.+6      	; 0x1304 <malloc+0x66>
    12fe:	9a 01       	movw	r18, r20
    1300:	bd 01       	movw	r22, r26
    1302:	ef 01       	movw	r28, r30
    1304:	df 01       	movw	r26, r30
    1306:	f8 01       	movw	r30, r16
    1308:	db cf       	rjmp	.-74     	; 0x12c0 <malloc+0x22>
    130a:	21 15       	cp	r18, r1
    130c:	31 05       	cpc	r19, r1
    130e:	f9 f0       	breq	.+62     	; 0x134e <malloc+0xb0>
    1310:	28 1b       	sub	r18, r24
    1312:	39 0b       	sbc	r19, r25
    1314:	24 30       	cpi	r18, 0x04	; 4
    1316:	31 05       	cpc	r19, r1
    1318:	80 f4       	brcc	.+32     	; 0x133a <malloc+0x9c>
    131a:	8a 81       	ldd	r24, Y+2	; 0x02
    131c:	9b 81       	ldd	r25, Y+3	; 0x03
    131e:	61 15       	cp	r22, r1
    1320:	71 05       	cpc	r23, r1
    1322:	21 f0       	breq	.+8      	; 0x132c <malloc+0x8e>
    1324:	fb 01       	movw	r30, r22
    1326:	93 83       	std	Z+3, r25	; 0x03
    1328:	82 83       	std	Z+2, r24	; 0x02
    132a:	04 c0       	rjmp	.+8      	; 0x1334 <malloc+0x96>
    132c:	90 93 e9 02 	sts	0x02E9, r25	; 0x8002e9 <__flp+0x1>
    1330:	80 93 e8 02 	sts	0x02E8, r24	; 0x8002e8 <__flp>
    1334:	fe 01       	movw	r30, r28
    1336:	32 96       	adiw	r30, 0x02	; 2
    1338:	44 c0       	rjmp	.+136    	; 0x13c2 <malloc+0x124>
    133a:	fe 01       	movw	r30, r28
    133c:	e2 0f       	add	r30, r18
    133e:	f3 1f       	adc	r31, r19
    1340:	81 93       	st	Z+, r24
    1342:	91 93       	st	Z+, r25
    1344:	22 50       	subi	r18, 0x02	; 2
    1346:	31 09       	sbc	r19, r1
    1348:	39 83       	std	Y+1, r19	; 0x01
    134a:	28 83       	st	Y, r18
    134c:	3a c0       	rjmp	.+116    	; 0x13c2 <malloc+0x124>
    134e:	20 91 e6 02 	lds	r18, 0x02E6	; 0x8002e6 <__brkval>
    1352:	30 91 e7 02 	lds	r19, 0x02E7	; 0x8002e7 <__brkval+0x1>
    1356:	23 2b       	or	r18, r19
    1358:	41 f4       	brne	.+16     	; 0x136a <malloc+0xcc>
    135a:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    135e:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1362:	30 93 e7 02 	sts	0x02E7, r19	; 0x8002e7 <__brkval+0x1>
    1366:	20 93 e6 02 	sts	0x02E6, r18	; 0x8002e6 <__brkval>
    136a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    136e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1372:	21 15       	cp	r18, r1
    1374:	31 05       	cpc	r19, r1
    1376:	41 f4       	brne	.+16     	; 0x1388 <malloc+0xea>
    1378:	2d b7       	in	r18, 0x3d	; 61
    137a:	3e b7       	in	r19, 0x3e	; 62
    137c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1380:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1384:	24 1b       	sub	r18, r20
    1386:	35 0b       	sbc	r19, r21
    1388:	e0 91 e6 02 	lds	r30, 0x02E6	; 0x8002e6 <__brkval>
    138c:	f0 91 e7 02 	lds	r31, 0x02E7	; 0x8002e7 <__brkval+0x1>
    1390:	e2 17       	cp	r30, r18
    1392:	f3 07       	cpc	r31, r19
    1394:	a0 f4       	brcc	.+40     	; 0x13be <malloc+0x120>
    1396:	2e 1b       	sub	r18, r30
    1398:	3f 0b       	sbc	r19, r31
    139a:	28 17       	cp	r18, r24
    139c:	39 07       	cpc	r19, r25
    139e:	78 f0       	brcs	.+30     	; 0x13be <malloc+0x120>
    13a0:	ac 01       	movw	r20, r24
    13a2:	4e 5f       	subi	r20, 0xFE	; 254
    13a4:	5f 4f       	sbci	r21, 0xFF	; 255
    13a6:	24 17       	cp	r18, r20
    13a8:	35 07       	cpc	r19, r21
    13aa:	48 f0       	brcs	.+18     	; 0x13be <malloc+0x120>
    13ac:	4e 0f       	add	r20, r30
    13ae:	5f 1f       	adc	r21, r31
    13b0:	50 93 e7 02 	sts	0x02E7, r21	; 0x8002e7 <__brkval+0x1>
    13b4:	40 93 e6 02 	sts	0x02E6, r20	; 0x8002e6 <__brkval>
    13b8:	81 93       	st	Z+, r24
    13ba:	91 93       	st	Z+, r25
    13bc:	02 c0       	rjmp	.+4      	; 0x13c2 <malloc+0x124>
    13be:	e0 e0       	ldi	r30, 0x00	; 0
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	cf 01       	movw	r24, r30
    13c4:	df 91       	pop	r29
    13c6:	cf 91       	pop	r28
    13c8:	1f 91       	pop	r17
    13ca:	0f 91       	pop	r16
    13cc:	08 95       	ret

000013ce <free>:
    13ce:	cf 93       	push	r28
    13d0:	df 93       	push	r29
    13d2:	00 97       	sbiw	r24, 0x00	; 0
    13d4:	09 f4       	brne	.+2      	; 0x13d8 <free+0xa>
    13d6:	81 c0       	rjmp	.+258    	; 0x14da <free+0x10c>
    13d8:	fc 01       	movw	r30, r24
    13da:	32 97       	sbiw	r30, 0x02	; 2
    13dc:	13 82       	std	Z+3, r1	; 0x03
    13de:	12 82       	std	Z+2, r1	; 0x02
    13e0:	a0 91 e8 02 	lds	r26, 0x02E8	; 0x8002e8 <__flp>
    13e4:	b0 91 e9 02 	lds	r27, 0x02E9	; 0x8002e9 <__flp+0x1>
    13e8:	10 97       	sbiw	r26, 0x00	; 0
    13ea:	81 f4       	brne	.+32     	; 0x140c <free+0x3e>
    13ec:	20 81       	ld	r18, Z
    13ee:	31 81       	ldd	r19, Z+1	; 0x01
    13f0:	82 0f       	add	r24, r18
    13f2:	93 1f       	adc	r25, r19
    13f4:	20 91 e6 02 	lds	r18, 0x02E6	; 0x8002e6 <__brkval>
    13f8:	30 91 e7 02 	lds	r19, 0x02E7	; 0x8002e7 <__brkval+0x1>
    13fc:	28 17       	cp	r18, r24
    13fe:	39 07       	cpc	r19, r25
    1400:	51 f5       	brne	.+84     	; 0x1456 <free+0x88>
    1402:	f0 93 e7 02 	sts	0x02E7, r31	; 0x8002e7 <__brkval+0x1>
    1406:	e0 93 e6 02 	sts	0x02E6, r30	; 0x8002e6 <__brkval>
    140a:	67 c0       	rjmp	.+206    	; 0x14da <free+0x10c>
    140c:	ed 01       	movw	r28, r26
    140e:	20 e0       	ldi	r18, 0x00	; 0
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	ce 17       	cp	r28, r30
    1414:	df 07       	cpc	r29, r31
    1416:	40 f4       	brcc	.+16     	; 0x1428 <free+0x5a>
    1418:	4a 81       	ldd	r20, Y+2	; 0x02
    141a:	5b 81       	ldd	r21, Y+3	; 0x03
    141c:	9e 01       	movw	r18, r28
    141e:	41 15       	cp	r20, r1
    1420:	51 05       	cpc	r21, r1
    1422:	f1 f0       	breq	.+60     	; 0x1460 <free+0x92>
    1424:	ea 01       	movw	r28, r20
    1426:	f5 cf       	rjmp	.-22     	; 0x1412 <free+0x44>
    1428:	d3 83       	std	Z+3, r29	; 0x03
    142a:	c2 83       	std	Z+2, r28	; 0x02
    142c:	40 81       	ld	r20, Z
    142e:	51 81       	ldd	r21, Z+1	; 0x01
    1430:	84 0f       	add	r24, r20
    1432:	95 1f       	adc	r25, r21
    1434:	c8 17       	cp	r28, r24
    1436:	d9 07       	cpc	r29, r25
    1438:	59 f4       	brne	.+22     	; 0x1450 <free+0x82>
    143a:	88 81       	ld	r24, Y
    143c:	99 81       	ldd	r25, Y+1	; 0x01
    143e:	84 0f       	add	r24, r20
    1440:	95 1f       	adc	r25, r21
    1442:	02 96       	adiw	r24, 0x02	; 2
    1444:	91 83       	std	Z+1, r25	; 0x01
    1446:	80 83       	st	Z, r24
    1448:	8a 81       	ldd	r24, Y+2	; 0x02
    144a:	9b 81       	ldd	r25, Y+3	; 0x03
    144c:	93 83       	std	Z+3, r25	; 0x03
    144e:	82 83       	std	Z+2, r24	; 0x02
    1450:	21 15       	cp	r18, r1
    1452:	31 05       	cpc	r19, r1
    1454:	29 f4       	brne	.+10     	; 0x1460 <free+0x92>
    1456:	f0 93 e9 02 	sts	0x02E9, r31	; 0x8002e9 <__flp+0x1>
    145a:	e0 93 e8 02 	sts	0x02E8, r30	; 0x8002e8 <__flp>
    145e:	3d c0       	rjmp	.+122    	; 0x14da <free+0x10c>
    1460:	e9 01       	movw	r28, r18
    1462:	fb 83       	std	Y+3, r31	; 0x03
    1464:	ea 83       	std	Y+2, r30	; 0x02
    1466:	49 91       	ld	r20, Y+
    1468:	59 91       	ld	r21, Y+
    146a:	c4 0f       	add	r28, r20
    146c:	d5 1f       	adc	r29, r21
    146e:	ec 17       	cp	r30, r28
    1470:	fd 07       	cpc	r31, r29
    1472:	61 f4       	brne	.+24     	; 0x148c <free+0xbe>
    1474:	80 81       	ld	r24, Z
    1476:	91 81       	ldd	r25, Z+1	; 0x01
    1478:	84 0f       	add	r24, r20
    147a:	95 1f       	adc	r25, r21
    147c:	02 96       	adiw	r24, 0x02	; 2
    147e:	e9 01       	movw	r28, r18
    1480:	99 83       	std	Y+1, r25	; 0x01
    1482:	88 83       	st	Y, r24
    1484:	82 81       	ldd	r24, Z+2	; 0x02
    1486:	93 81       	ldd	r25, Z+3	; 0x03
    1488:	9b 83       	std	Y+3, r25	; 0x03
    148a:	8a 83       	std	Y+2, r24	; 0x02
    148c:	e0 e0       	ldi	r30, 0x00	; 0
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	12 96       	adiw	r26, 0x02	; 2
    1492:	8d 91       	ld	r24, X+
    1494:	9c 91       	ld	r25, X
    1496:	13 97       	sbiw	r26, 0x03	; 3
    1498:	00 97       	sbiw	r24, 0x00	; 0
    149a:	19 f0       	breq	.+6      	; 0x14a2 <free+0xd4>
    149c:	fd 01       	movw	r30, r26
    149e:	dc 01       	movw	r26, r24
    14a0:	f7 cf       	rjmp	.-18     	; 0x1490 <free+0xc2>
    14a2:	8d 91       	ld	r24, X+
    14a4:	9c 91       	ld	r25, X
    14a6:	11 97       	sbiw	r26, 0x01	; 1
    14a8:	9d 01       	movw	r18, r26
    14aa:	2e 5f       	subi	r18, 0xFE	; 254
    14ac:	3f 4f       	sbci	r19, 0xFF	; 255
    14ae:	82 0f       	add	r24, r18
    14b0:	93 1f       	adc	r25, r19
    14b2:	20 91 e6 02 	lds	r18, 0x02E6	; 0x8002e6 <__brkval>
    14b6:	30 91 e7 02 	lds	r19, 0x02E7	; 0x8002e7 <__brkval+0x1>
    14ba:	28 17       	cp	r18, r24
    14bc:	39 07       	cpc	r19, r25
    14be:	69 f4       	brne	.+26     	; 0x14da <free+0x10c>
    14c0:	30 97       	sbiw	r30, 0x00	; 0
    14c2:	29 f4       	brne	.+10     	; 0x14ce <free+0x100>
    14c4:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <__flp+0x1>
    14c8:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <__flp>
    14cc:	02 c0       	rjmp	.+4      	; 0x14d2 <free+0x104>
    14ce:	13 82       	std	Z+3, r1	; 0x03
    14d0:	12 82       	std	Z+2, r1	; 0x02
    14d2:	b0 93 e7 02 	sts	0x02E7, r27	; 0x8002e7 <__brkval+0x1>
    14d6:	a0 93 e6 02 	sts	0x02E6, r26	; 0x8002e6 <__brkval>
    14da:	df 91       	pop	r29
    14dc:	cf 91       	pop	r28
    14de:	08 95       	ret

000014e0 <strnlen_P>:
    14e0:	fc 01       	movw	r30, r24
    14e2:	05 90       	lpm	r0, Z+
    14e4:	61 50       	subi	r22, 0x01	; 1
    14e6:	70 40       	sbci	r23, 0x00	; 0
    14e8:	01 10       	cpse	r0, r1
    14ea:	d8 f7       	brcc	.-10     	; 0x14e2 <strnlen_P+0x2>
    14ec:	80 95       	com	r24
    14ee:	90 95       	com	r25
    14f0:	8e 0f       	add	r24, r30
    14f2:	9f 1f       	adc	r25, r31
    14f4:	08 95       	ret

000014f6 <memset>:
    14f6:	dc 01       	movw	r26, r24
    14f8:	01 c0       	rjmp	.+2      	; 0x14fc <memset+0x6>
    14fa:	6d 93       	st	X+, r22
    14fc:	41 50       	subi	r20, 0x01	; 1
    14fe:	50 40       	sbci	r21, 0x00	; 0
    1500:	e0 f7       	brcc	.-8      	; 0x14fa <memset+0x4>
    1502:	08 95       	ret

00001504 <strnlen>:
    1504:	fc 01       	movw	r30, r24
    1506:	61 50       	subi	r22, 0x01	; 1
    1508:	70 40       	sbci	r23, 0x00	; 0
    150a:	01 90       	ld	r0, Z+
    150c:	01 10       	cpse	r0, r1
    150e:	d8 f7       	brcc	.-10     	; 0x1506 <strnlen+0x2>
    1510:	80 95       	com	r24
    1512:	90 95       	com	r25
    1514:	8e 0f       	add	r24, r30
    1516:	9f 1f       	adc	r25, r31
    1518:	08 95       	ret

0000151a <fputc>:
    151a:	0f 93       	push	r16
    151c:	1f 93       	push	r17
    151e:	cf 93       	push	r28
    1520:	df 93       	push	r29
    1522:	fb 01       	movw	r30, r22
    1524:	23 81       	ldd	r18, Z+3	; 0x03
    1526:	21 fd       	sbrc	r18, 1
    1528:	03 c0       	rjmp	.+6      	; 0x1530 <fputc+0x16>
    152a:	8f ef       	ldi	r24, 0xFF	; 255
    152c:	9f ef       	ldi	r25, 0xFF	; 255
    152e:	2c c0       	rjmp	.+88     	; 0x1588 <fputc+0x6e>
    1530:	22 ff       	sbrs	r18, 2
    1532:	16 c0       	rjmp	.+44     	; 0x1560 <fputc+0x46>
    1534:	46 81       	ldd	r20, Z+6	; 0x06
    1536:	57 81       	ldd	r21, Z+7	; 0x07
    1538:	24 81       	ldd	r18, Z+4	; 0x04
    153a:	35 81       	ldd	r19, Z+5	; 0x05
    153c:	42 17       	cp	r20, r18
    153e:	53 07       	cpc	r21, r19
    1540:	44 f4       	brge	.+16     	; 0x1552 <fputc+0x38>
    1542:	a0 81       	ld	r26, Z
    1544:	b1 81       	ldd	r27, Z+1	; 0x01
    1546:	9d 01       	movw	r18, r26
    1548:	2f 5f       	subi	r18, 0xFF	; 255
    154a:	3f 4f       	sbci	r19, 0xFF	; 255
    154c:	31 83       	std	Z+1, r19	; 0x01
    154e:	20 83       	st	Z, r18
    1550:	8c 93       	st	X, r24
    1552:	26 81       	ldd	r18, Z+6	; 0x06
    1554:	37 81       	ldd	r19, Z+7	; 0x07
    1556:	2f 5f       	subi	r18, 0xFF	; 255
    1558:	3f 4f       	sbci	r19, 0xFF	; 255
    155a:	37 83       	std	Z+7, r19	; 0x07
    155c:	26 83       	std	Z+6, r18	; 0x06
    155e:	14 c0       	rjmp	.+40     	; 0x1588 <fputc+0x6e>
    1560:	8b 01       	movw	r16, r22
    1562:	ec 01       	movw	r28, r24
    1564:	fb 01       	movw	r30, r22
    1566:	00 84       	ldd	r0, Z+8	; 0x08
    1568:	f1 85       	ldd	r31, Z+9	; 0x09
    156a:	e0 2d       	mov	r30, r0
    156c:	19 95       	eicall
    156e:	89 2b       	or	r24, r25
    1570:	e1 f6       	brne	.-72     	; 0x152a <fputc+0x10>
    1572:	d8 01       	movw	r26, r16
    1574:	16 96       	adiw	r26, 0x06	; 6
    1576:	8d 91       	ld	r24, X+
    1578:	9c 91       	ld	r25, X
    157a:	17 97       	sbiw	r26, 0x07	; 7
    157c:	01 96       	adiw	r24, 0x01	; 1
    157e:	17 96       	adiw	r26, 0x07	; 7
    1580:	9c 93       	st	X, r25
    1582:	8e 93       	st	-X, r24
    1584:	16 97       	sbiw	r26, 0x06	; 6
    1586:	ce 01       	movw	r24, r28
    1588:	df 91       	pop	r29
    158a:	cf 91       	pop	r28
    158c:	1f 91       	pop	r17
    158e:	0f 91       	pop	r16
    1590:	08 95       	ret

00001592 <__ultoa_invert>:
    1592:	fa 01       	movw	r30, r20
    1594:	aa 27       	eor	r26, r26
    1596:	28 30       	cpi	r18, 0x08	; 8
    1598:	51 f1       	breq	.+84     	; 0x15ee <__ultoa_invert+0x5c>
    159a:	20 31       	cpi	r18, 0x10	; 16
    159c:	81 f1       	breq	.+96     	; 0x15fe <__ultoa_invert+0x6c>
    159e:	e8 94       	clt
    15a0:	6f 93       	push	r22
    15a2:	6e 7f       	andi	r22, 0xFE	; 254
    15a4:	6e 5f       	subi	r22, 0xFE	; 254
    15a6:	7f 4f       	sbci	r23, 0xFF	; 255
    15a8:	8f 4f       	sbci	r24, 0xFF	; 255
    15aa:	9f 4f       	sbci	r25, 0xFF	; 255
    15ac:	af 4f       	sbci	r26, 0xFF	; 255
    15ae:	b1 e0       	ldi	r27, 0x01	; 1
    15b0:	3e d0       	rcall	.+124    	; 0x162e <__ultoa_invert+0x9c>
    15b2:	b4 e0       	ldi	r27, 0x04	; 4
    15b4:	3c d0       	rcall	.+120    	; 0x162e <__ultoa_invert+0x9c>
    15b6:	67 0f       	add	r22, r23
    15b8:	78 1f       	adc	r23, r24
    15ba:	89 1f       	adc	r24, r25
    15bc:	9a 1f       	adc	r25, r26
    15be:	a1 1d       	adc	r26, r1
    15c0:	68 0f       	add	r22, r24
    15c2:	79 1f       	adc	r23, r25
    15c4:	8a 1f       	adc	r24, r26
    15c6:	91 1d       	adc	r25, r1
    15c8:	a1 1d       	adc	r26, r1
    15ca:	6a 0f       	add	r22, r26
    15cc:	71 1d       	adc	r23, r1
    15ce:	81 1d       	adc	r24, r1
    15d0:	91 1d       	adc	r25, r1
    15d2:	a1 1d       	adc	r26, r1
    15d4:	20 d0       	rcall	.+64     	; 0x1616 <__ultoa_invert+0x84>
    15d6:	09 f4       	brne	.+2      	; 0x15da <__ultoa_invert+0x48>
    15d8:	68 94       	set
    15da:	3f 91       	pop	r19
    15dc:	2a e0       	ldi	r18, 0x0A	; 10
    15de:	26 9f       	mul	r18, r22
    15e0:	11 24       	eor	r1, r1
    15e2:	30 19       	sub	r19, r0
    15e4:	30 5d       	subi	r19, 0xD0	; 208
    15e6:	31 93       	st	Z+, r19
    15e8:	de f6       	brtc	.-74     	; 0x15a0 <__ultoa_invert+0xe>
    15ea:	cf 01       	movw	r24, r30
    15ec:	08 95       	ret
    15ee:	46 2f       	mov	r20, r22
    15f0:	47 70       	andi	r20, 0x07	; 7
    15f2:	40 5d       	subi	r20, 0xD0	; 208
    15f4:	41 93       	st	Z+, r20
    15f6:	b3 e0       	ldi	r27, 0x03	; 3
    15f8:	0f d0       	rcall	.+30     	; 0x1618 <__ultoa_invert+0x86>
    15fa:	c9 f7       	brne	.-14     	; 0x15ee <__ultoa_invert+0x5c>
    15fc:	f6 cf       	rjmp	.-20     	; 0x15ea <__ultoa_invert+0x58>
    15fe:	46 2f       	mov	r20, r22
    1600:	4f 70       	andi	r20, 0x0F	; 15
    1602:	40 5d       	subi	r20, 0xD0	; 208
    1604:	4a 33       	cpi	r20, 0x3A	; 58
    1606:	18 f0       	brcs	.+6      	; 0x160e <__ultoa_invert+0x7c>
    1608:	49 5d       	subi	r20, 0xD9	; 217
    160a:	31 fd       	sbrc	r19, 1
    160c:	40 52       	subi	r20, 0x20	; 32
    160e:	41 93       	st	Z+, r20
    1610:	02 d0       	rcall	.+4      	; 0x1616 <__ultoa_invert+0x84>
    1612:	a9 f7       	brne	.-22     	; 0x15fe <__ultoa_invert+0x6c>
    1614:	ea cf       	rjmp	.-44     	; 0x15ea <__ultoa_invert+0x58>
    1616:	b4 e0       	ldi	r27, 0x04	; 4
    1618:	a6 95       	lsr	r26
    161a:	97 95       	ror	r25
    161c:	87 95       	ror	r24
    161e:	77 95       	ror	r23
    1620:	67 95       	ror	r22
    1622:	ba 95       	dec	r27
    1624:	c9 f7       	brne	.-14     	; 0x1618 <__ultoa_invert+0x86>
    1626:	00 97       	sbiw	r24, 0x00	; 0
    1628:	61 05       	cpc	r22, r1
    162a:	71 05       	cpc	r23, r1
    162c:	08 95       	ret
    162e:	9b 01       	movw	r18, r22
    1630:	ac 01       	movw	r20, r24
    1632:	0a 2e       	mov	r0, r26
    1634:	06 94       	lsr	r0
    1636:	57 95       	ror	r21
    1638:	47 95       	ror	r20
    163a:	37 95       	ror	r19
    163c:	27 95       	ror	r18
    163e:	ba 95       	dec	r27
    1640:	c9 f7       	brne	.-14     	; 0x1634 <__ultoa_invert+0xa2>
    1642:	62 0f       	add	r22, r18
    1644:	73 1f       	adc	r23, r19
    1646:	84 1f       	adc	r24, r20
    1648:	95 1f       	adc	r25, r21
    164a:	a0 1d       	adc	r26, r0
    164c:	08 95       	ret

0000164e <_exit>:
    164e:	f8 94       	cli

00001650 <__stop_program>:
    1650:	ff cf       	rjmp	.-2      	; 0x1650 <__stop_program>
