#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 18 20:09:02 2021
# Process ID: 15368
# Current directory: G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_MemOrIO_0_0_synth_1
# Command line: vivado.exe -log link_MemOrIO_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source link_MemOrIO_0_0.tcl
# Log file: G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_MemOrIO_0_0_synth_1/link_MemOrIO_0_0.vds
# Journal file: G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_MemOrIO_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source link_MemOrIO_0_0.tcl -notrace
Command: synth_design -top link_MemOrIO_0_0 -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 338.426 ; gain = 101.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'link_MemOrIO_0_0' [g:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/bd/link/ip/link_MemOrIO_0_0/synth/link_MemOrIO_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/MemOrIO.v:23]
WARNING: [Synth 8-3848] Net r_wdata in module/entity MemOrIO does not have driver. [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/MemOrIO.v:35]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (1#1) [G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'link_MemOrIO_0_0' (2#1) [g:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.srcs/sources_1/bd/link/ip/link_MemOrIO_0_0/synth/link_MemOrIO_0_0.v:57]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[31]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[30]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[29]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[28]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[27]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[26]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[25]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[24]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[23]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[22]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[21]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[20]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[19]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[18]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[17]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[16]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[15]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[14]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[13]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[12]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[11]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[10]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[9]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[8]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[7]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[6]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[5]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[4]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[3]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[2]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[1]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port m_rdata[0]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[15]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[14]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[13]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[12]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[11]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[10]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[9]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[8]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[7]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[6]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[5]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[4]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[3]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[2]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[1]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port io_rdata[0]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[31]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[30]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[29]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[28]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[27]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[26]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[25]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[24]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[23]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[22]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[21]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[20]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[19]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[18]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[17]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[16]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[15]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[14]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[13]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[12]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[11]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[10]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[9]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[8]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[7]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[6]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[5]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[4]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[3]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[2]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[1]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port r_rdata[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 389.672 ; gain = 152.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 389.672 ; gain = 152.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 389.672 ; gain = 152.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 389.672 ; gain = 152.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[31]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[30]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[29]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[28]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[27]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[26]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[25]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[24]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[23]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[22]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[21]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[20]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[19]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[18]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[17]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[16]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[15]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[14]
WARNING: [Synth 8-3331] design link_MemOrIO_0_0 has unconnected port r_wdata[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 535.414 ; gain = 298.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 535.414 ; gain = 298.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_19' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_20' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_21' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_22' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_23' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_24' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_25' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_26' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_27' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_28' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_29' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_30' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_31' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT6 |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 195 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 535.418 ; gain = 298.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 101 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 647.363 ; gain = 419.570
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_MemOrIO_0_0_synth_1/link_MemOrIO_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1130.090 ; gain = 482.727
INFO: [Common 17-1381] The checkpoint 'G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/top_test/top/top.runs/link_MemOrIO_0_0_synth_1/link_MemOrIO_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file link_MemOrIO_0_0_utilization_synth.rpt -pb link_MemOrIO_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1130.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 18 20:10:04 2021...
