AArch64 LB+posq0w0+posq0w4+SIMPLE
"PosRWq0w0 Rfew0q0 PosRWq0w4 Rfew4q0"
Generator=diyone7 (version 7.50+1(dev))
Prefetch=
Com=Rf Rf
Orig=PosRWq0w0 Rfew0q0 PosRWq0w4 Rfew4q0
{
uint64_t x; uint64_t 1:X0; uint64_t 0:X0;

0:X1=x; 0:X2=0x1010101;
1:X1=x; 1:X2=0x2020202;
}
 P0          | P1             ;
 LDR X0,[X1] | LDR X0,[X1]    ;
 STR W2,[X1] | STR W2,[X1,#4] ;
exists
  0:X0=0x202020200000000 /\ 1:X0=0x1010101 /\ x=0x202020201010101;
