
*** Running vivado
    with args -log multi_cycle_cpu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multi_cycle_cpu_display.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source multi_cycle_cpu_display.tcl -notrace
Command: synth_design -top multi_cycle_cpu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1201.164 ; gain = 84.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multi_cycle_cpu_display' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'multi_cycle_cpu' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter FETCH bound to: 3'b001 
	Parameter DECODE bound to: 3'b010 
	Parameter EXE bound to: 3'b011 
	Parameter MEM bound to: 3'b100 
	Parameter WB bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'fetch' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/fetch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (2#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/fetch.v:3]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/decode.v:2]
INFO: [Synth 8-6155] done synthesizing module 'decode' (3#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'exe' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/exe.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/alu.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/alu.v:7]
INFO: [Synth 8-6155] done synthesizing module 'exe' (6#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/exe.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/mem.v:2]
INFO: [Synth 8-226] default block is never used [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/mem.v:52]
INFO: [Synth 8-226] default block is never used [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/mem.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mem' (7#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'wb' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wb' (8#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/wb.v:2]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/.Xil/Vivado-5112-1002-042/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (9#1) [D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/.Xil/Vivado-5112-1002-042/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/regfile.v:6]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/regfile.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/.Xil/Vivado-5112-1002-042/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (11#1) [D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/.Xil/Vivado-5112-1002-042/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multi_cycle_cpu' (12#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/.Xil/Vivado-5112-1002-042/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (13#1) [D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/.Xil/Vivado-5112-1002-042/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multi_cycle_cpu_display' (14#1) [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu_display.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.035 ; gain = 146.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1263.035 ; gain = 146.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1263.035 ; gain = 146.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1263.035 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cpu_clk_cg' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cpu_clk_cg' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Finished Parsing XDC File [d:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Parsing XDC File [d:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Finished Parsing XDC File [d:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Parsing XDC File [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/constrs_1/new/multi_cycle_cpu.xdc]
Finished Parsing XDC File [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/constrs_1/new/multi_cycle_cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/constrs_1/new/multi_cycle_cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multi_cycle_cpu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multi_cycle_cpu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1374.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1374.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu/data_ram_module. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/inst_rom_module. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multi_cycle_cpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                   FETCH |                           000100 |                              001
                  DECODE |                           100000 |                              010
                     EXE |                           010000 |                              011
                     MEM |                           001000 |                              100
                      WB |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'multi_cycle_cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              150 Bit    Registers := 1     
	              106 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
	   4 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1374.742 ; gain = 257.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.109 ; gain = 303.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver cpu_clk_cg:O [D:/multi_cycle_cpu/multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu_display.v:42]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
|2     |inst_rom      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |data_ram   |     1|
|2     |inst_rom   |     1|
|3     |lcd_module |     1|
|4     |BUFG       |     1|
|5     |BUFGCE     |     1|
|6     |CARRY4     |    28|
|7     |LUT1       |     2|
|8     |LUT2       |    52|
|9     |LUT3       |   101|
|10    |LUT4       |    69|
|11    |LUT5       |   248|
|12    |LUT6       |  1321|
|13    |MUXF7      |   259|
|14    |FDRE       |  1505|
|15    |FDSE       |    11|
|16    |IBUF       |     3|
|17    |OBUF       |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1434.941 ; gain = 206.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.941 ; gain = 317.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1434.941 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cpu_clk_cg' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'cpu_clk_cg' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1445.613 ; gain = 328.621
INFO: [Common 17-1381] The checkpoint 'D:/multi_cycle_cpu/multi_cycle_cpu.runs/synth_1/multi_cycle_cpu_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multi_cycle_cpu_display_utilization_synth.rpt -pb multi_cycle_cpu_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 11:02:57 2025...
