Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 01:01:33 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/pool/comb_pool/design.rpt
| Design       : pool
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------+
|      Characteristics      |      Path #1      |
+---------------------------+-------------------+
| Requirement               |            10.000 |
| Path Delay                |             2.534 |
| Logic Delay               | 2.099(83%)        |
| Net Delay                 | 0.434(17%)        |
| Clock Skew                |            -1.657 |
| Slack                     |            -0.226 |
| Clock Relationship        | Safely Timed      |
| Logic Levels              |                 1 |
| Routes                    |                 0 |
| Logical Path              | FDCE OBUF         |
| Start Point Clock         | clk               |
| End Point Clock           | clk               |
| DSP Block                 | None              |
| BRAM                      | None              |
| IO Crossings              |                 0 |
| Config Crossings          |                 0 |
| SLR Crossings             |                 0 |
| PBlocks                   |                 0 |
| High Fanout               |                 1 |
| Dont Touch                |                 0 |
| Mark Debug                |                 0 |
| Start Point Pin Primitive | FDCE/C            |
| End Point Pin Primitive   | pool_out[0]       |
| Start Point Pin           | pool_out_reg[0]/C |
| End Point Pin             | pool_out[0]       |
+---------------------------+-------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+
| End Point Clock | Requirement |  1 | 11 | 12 | 13 |
+-----------------+-------------+----+----+----+----+
| clk             | 10.000ns    | 10 |  1 |  5 |  4 |
+-----------------+-------------+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 20 paths


