<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>verify_cpu.S source code [linux-4.14.y/arch/x86/kernel/verify_cpu.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/kernel/verify_cpu.S'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>kernel</a>/<a href='verify_cpu.S.html'>verify_cpu.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> *	verify_cpu.S - Code for cpu long mode and SSE verification. This</i></td></tr>
<tr><th id="4">4</th><td><i> *	code has been borrowed from boot/setup.S and was introduced by</i></td></tr>
<tr><th id="5">5</th><td><i> * 	Andi Kleen.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *	Copyright (c) 2007  Andi Kleen (ak@suse.de)</i></td></tr>
<tr><th id="8">8</th><td><i> *	Copyright (c) 2007  Eric Biederman (ebiederm@xmission.com)</i></td></tr>
<tr><th id="9">9</th><td><i> *	Copyright (c) 2007  Vivek Goyal (vgoyal@in.ibm.com)</i></td></tr>
<tr><th id="10">10</th><td><i> *	Copyright (c) 2010  Kees Cook (kees.cook@canonical.com)</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * 	This source code is licensed under the GNU General Public License,</i></td></tr>
<tr><th id="13">13</th><td><i> * 	Version 2.  See the file COPYING for more details.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> *	This is a common code for verification whether CPU supports</i></td></tr>
<tr><th id="16">16</th><td><i> * 	long mode and SSE or not. It is not called directly instead this</i></td></tr>
<tr><th id="17">17</th><td><i> *	file is included at various places and compiled in that context.</i></td></tr>
<tr><th id="18">18</th><td><i> *	This file is expected to run in 32bit code.  Currently:</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> *	arch/x86/boot/compressed/head_64.S: Boot cpu verification</i></td></tr>
<tr><th id="21">21</th><td><i> *	arch/x86/kernel/trampoline_64.S: secondary processor verification</i></td></tr>
<tr><th id="22">22</th><td><i> *	arch/x86/kernel/head_32.S: processor startup</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> *	verify_cpu, returns the status of longmode and SSE in register %eax.</i></td></tr>
<tr><th id="25">25</th><td><i> *		0: Success    1: Failure</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> *	On Intel, the XD_DISABLE flag will be cleared as a side-effect.</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> * 	The caller needs to check for the error code and take the action</i></td></tr>
<tr><th id="30">30</th><td><i> * 	appropriately. Either display a message or halt.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../include/asm/cpufeatures.h.html">&lt;asm/cpufeatures.h&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../include/asm/msr-index.h.html">&lt;asm/msr-index.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><a class="macro" href="../../../include/linux/linkage.h.html#83" title=".globl verify_cpu ; .p2align 4, 0x90 ; verify_cpu:" data-ref="_M/ENTRY">ENTRY</a>(<span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><dfn class="decl def" id="verify_cpu" title='verify_cpu' data-ref="verify_cpu">verify_cpu</dfn></span>)</td></tr>
<tr><th id="37">37</th><td>	<span class='error' title="unknown type name &apos;pushf&apos;">pushf</span>				<span class='error' title="expected identifier or &apos;(&apos;">#</span> Save caller passed flags</td></tr>
<tr><th id="38">38</th><td>	push	$<var>0</var>			# Kill any dangerous flags</td></tr>
<tr><th id="39">39</th><td>	popf</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifndef</span> <span class="macro" data-ref="_M/__x86_64__">__x86_64__</span></u></td></tr>
<tr><th id="42">42</th><td>	pushfl				# standard way to check <b>for</b> cpuid</td></tr>
<tr><th id="43">43</th><td>	popl	%eax</td></tr>
<tr><th id="44">44</th><td>	movl	%eax,%ebx</td></tr>
<tr><th id="45">45</th><td>	xorl	$<var>0x200000</var>,%eax</td></tr>
<tr><th id="46">46</th><td>	pushl	%eax</td></tr>
<tr><th id="47">47</th><td>	popfl</td></tr>
<tr><th id="48">48</th><td>	pushfl</td></tr>
<tr><th id="49">49</th><td>	popl	%eax</td></tr>
<tr><th id="50">50</th><td>	cmpl	%eax,%ebx</td></tr>
<tr><th id="51">51</th><td>	jz	.Lverify_cpu_no_longmode	# cpu has no cpuid</td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="41">endif</span></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>	movl	$<var>0x0</var>,%eax		# See <b>if</b> cpuid <var>1</var> is implemented</td></tr>
<tr><th id="55">55</th><td>	cpuid</td></tr>
<tr><th id="56">56</th><td>	cmpl	$<var>0x1</var>,%eax</td></tr>
<tr><th id="57">57</th><td>	jb	.Lverify_cpu_no_longmode	# no cpuid <var>1</var></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>	xor	%di,%di</td></tr>
<tr><th id="60">60</th><td>	cmpl	$<var>0x68747541</var>,%ebx	# AuthenticAMD</td></tr>
<tr><th id="61">61</th><td>	jnz	.Lverify_cpu_noamd</td></tr>
<tr><th id="62">62</th><td>	cmpl	$<var>0x69746e65</var>,%edx</td></tr>
<tr><th id="63">63</th><td>	jnz	.Lverify_cpu_noamd</td></tr>
<tr><th id="64">64</th><td>	cmpl	$<var>0x444d4163</var>,%ecx</td></tr>
<tr><th id="65">65</th><td>	jnz	.Lverify_cpu_noamd</td></tr>
<tr><th id="66">66</th><td>	mov	$<var>1</var>,%di			# cpu is from AMD</td></tr>
<tr><th id="67">67</th><td>	jmp	.Lverify_cpu_check</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>.Lverify_cpu_noamd:</td></tr>
<tr><th id="70">70</th><td>	cmpl	$<var>0x756e6547</var>,%ebx        # GenuineIntel?</td></tr>
<tr><th id="71">71</th><td>	jnz	.Lverify_cpu_check</td></tr>
<tr><th id="72">72</th><td>	cmpl	$<var>0x49656e69</var>,%edx</td></tr>
<tr><th id="73">73</th><td>	jnz	.Lverify_cpu_check</td></tr>
<tr><th id="74">74</th><td>	cmpl	$<var>0x6c65746e</var>,%ecx</td></tr>
<tr><th id="75">75</th><td>	jnz	.Lverify_cpu_check</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>	<u># only call IA32_MISC_ENABLE when:</u></td></tr>
<tr><th id="78">78</th><td>	<u># family &gt; 6 || (family == 6 &amp;&amp; model &gt;= 0xd)</u></td></tr>
<tr><th id="79">79</th><td>	movl	$<var>0x1</var>, %eax		# check CPU family and model</td></tr>
<tr><th id="80">80</th><td>	cpuid</td></tr>
<tr><th id="81">81</th><td>	movl	%eax, %ecx</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>	andl	$<var>0x0ff00f00</var>, %eax	# mask family and extended family</td></tr>
<tr><th id="84">84</th><td>	shrl	$<var>8</var>, %eax</td></tr>
<tr><th id="85">85</th><td>	cmpl	$<var>6</var>, %eax</td></tr>
<tr><th id="86">86</th><td>	ja	.Lverify_cpu_clear_xd	# family &gt; <var>6</var>, ok</td></tr>
<tr><th id="87">87</th><td>	jb	.Lverify_cpu_check	# family &lt; <var>6</var>, skip</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	andl	$<var>0x000f00f0</var>, %ecx	# mask model and extended model</td></tr>
<tr><th id="90">90</th><td>	shrl	$<var>4</var>, %ecx</td></tr>
<tr><th id="91">91</th><td>	cmpl	$<var>0xd</var>, %ecx</td></tr>
<tr><th id="92">92</th><td>	jb	.Lverify_cpu_check	# family == <var>6</var>, model &lt; <var>0xd</var>, skip</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>.Lverify_cpu_clear_xd:</td></tr>
<tr><th id="95">95</th><td>	movl	$<a class="macro" href="../include/asm/msr-index.h.html#504" title="0x000001a0" data-ref="_M/MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</a>, %ecx</td></tr>
<tr><th id="96">96</th><td>	rdmsr</td></tr>
<tr><th id="97">97</th><td>	btrl	$<var>2</var>, %edx		# clear <a class="macro" href="../include/asm/msr-index.h.html#561" title="(1ULL &lt;&lt; 34)" data-ref="_M/MSR_IA32_MISC_ENABLE_XD_DISABLE">MSR_IA32_MISC_ENABLE_XD_DISABLE</a></td></tr>
<tr><th id="98">98</th><td>	jnc	.Lverify_cpu_check	# only write MSR <b>if</b> bit was changed</td></tr>
<tr><th id="99">99</th><td>	wrmsr</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>.Lverify_cpu_check:</td></tr>
<tr><th id="102">102</th><td>	movl    $<var>0x1</var>,%eax		# Does the cpu have what it takes</td></tr>
<tr><th id="103">103</th><td>	cpuid</td></tr>
<tr><th id="104">104</th><td>	andl	$<a class="macro" href="../include/asm/required-features.h.html#86" title="((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31)))" data-ref="_M/REQUIRED_MASK0">REQUIRED_MASK0</a>,%edx</td></tr>
<tr><th id="105">105</th><td>	xorl	$<a class="macro" href="../include/asm/required-features.h.html#86" title="((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31)))" data-ref="_M/REQUIRED_MASK0">REQUIRED_MASK0</a>,%edx</td></tr>
<tr><th id="106">106</th><td>	jnz	.Lverify_cpu_no_longmode</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	movl    $<var>0x80000000</var>,%eax	# See <b>if</b> extended cpuid is implemented</td></tr>
<tr><th id="109">109</th><td>	cpuid</td></tr>
<tr><th id="110">110</th><td>	cmpl    $<var>0x80000001</var>,%eax</td></tr>
<tr><th id="111">111</th><td>	jb      .Lverify_cpu_no_longmode	# no extended cpuid</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>	movl    $<var>0x80000001</var>,%eax	# Does the cpu have what it takes</td></tr>
<tr><th id="114">114</th><td>	cpuid</td></tr>
<tr><th id="115">115</th><td>	andl    $<a class="macro" href="../include/asm/required-features.h.html#91" title="((1&lt;&lt;(( 1*32+29) &amp; 31))|0)" data-ref="_M/REQUIRED_MASK1">REQUIRED_MASK1</a>,%edx</td></tr>
<tr><th id="116">116</th><td>	xorl    $<a class="macro" href="../include/asm/required-features.h.html#91" title="((1&lt;&lt;(( 1*32+29) &amp; 31))|0)" data-ref="_M/REQUIRED_MASK1">REQUIRED_MASK1</a>,%edx</td></tr>
<tr><th id="117">117</th><td>	jnz     .Lverify_cpu_no_longmode</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>.Lverify_cpu_sse_test:</td></tr>
<tr><th id="120">120</th><td>	movl	$<var>1</var>,%eax</td></tr>
<tr><th id="121">121</th><td>	cpuid</td></tr>
<tr><th id="122">122</th><td>	andl	$<a class="macro" href="../include/asm/required-features.h.html#89" title="((1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31)))" data-ref="_M/SSE_MASK">SSE_MASK</a>,%edx</td></tr>
<tr><th id="123">123</th><td>	cmpl	$<a class="macro" href="../include/asm/required-features.h.html#89" title="((1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31)))" data-ref="_M/SSE_MASK">SSE_MASK</a>,%edx</td></tr>
<tr><th id="124">124</th><td>	je	.Lverify_cpu_sse_ok</td></tr>
<tr><th id="125">125</th><td>	test	%di,%di</td></tr>
<tr><th id="126">126</th><td>	jz	.Lverify_cpu_no_longmode	# only try to force SSE on AMD</td></tr>
<tr><th id="127">127</th><td>	movl	$<a class="macro" href="../include/asm/msr-index.h.html#405" title="0xc0010015" data-ref="_M/MSR_K7_HWCR">MSR_K7_HWCR</a>,%ecx</td></tr>
<tr><th id="128">128</th><td>	rdmsr</td></tr>
<tr><th id="129">129</th><td>	btr	$<var>15</var>,%eax		# enable SSE</td></tr>
<tr><th id="130">130</th><td>	wrmsr</td></tr>
<tr><th id="131">131</th><td>	xor	%di,%di			# don't loop</td></tr>
<tr><th id="132">132</th><td>	jmp	.Lverify_cpu_sse_test	# try again</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>.Lverify_cpu_no_longmode:</td></tr>
<tr><th id="135">135</th><td>	popf				# Restore caller passed flags</td></tr>
<tr><th id="136">136</th><td>	movl $<var>1</var>,%eax</td></tr>
<tr><th id="137">137</th><td>	ret</td></tr>
<tr><th id="138">138</th><td>.Lverify_cpu_sse_ok:</td></tr>
<tr><th id="139">139</th><td>	popf				# Restore caller passed flags</td></tr>
<tr><th id="140">140</th><td>	xorl %eax, %eax</td></tr>
<tr><th id="141">141</th><td>	ret</td></tr>
<tr><th id="142">142</th><td><a class="macro" href="../../../include/linux/linkage.h.html#106" title=".type verify_cpu, @function ; .size verify_cpu, .-verify_cpu" data-ref="_M/ENDPROC">ENDPROC</a>(verify_cpu)</td></tr>
<tr><th id="143">143</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../boot/compressed/head_64.S.html'>linux-4.14.y/arch/x86/boot/compressed/head_64.S</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
