# ğŸ§  Single-Cycle RV32I Processor

This project implements a **32-bit single-cycle RISC-V (RV32I) processor** using Verilog HDL. The design follows the Harvard architecture and executes **one instruction per clock cycle**.

Built during the Digital Design Workshop (2024/2025), this project helped me understand the core concepts of processor design, datapath integration, and hardware simulation.

---

## ğŸ—ï¸ Features

- Harvard Architecture (separate instruction/data memory)
- Fully modular Verilog design
- Supports basic RISC-V instructions (ADD, SUB, LW, SW, BEQ, etc.)
- ALU with support for: ADD, SUB, AND, OR, XOR, SHL, SHR
- Simulation with Fibonacci sequence in ModelSim

---

## ğŸ“ Project Structure

```
/rtl         â†’ All Verilog modules
/programs    â†’ Machine code (fibonacci)
/docs        â†’ Report & diagrams
```

---

## ğŸ’¡ Modules

## ğŸ’¡ Modules

- `ALU.v` â€“ Arithmetic and logic operations (ADD, SUB, AND, OR, XOR, SHL, SHR)
- `ControlUnit.v` â€“ Main control logic and ALU decoder based on instruction fields
- `data_mem.v` â€“ Data memory (64-entry RAM), supports lw/sw
- `instruction_mem.v` â€“ Instruction memory (ROM), loads program from file
- `MUX.v` â€“ Reusable 2x1 multiplexer used for PCSrc, ALUSrc, ResultSrc
- `PC_reg.v` â€“ Program counter register with reset and load control
- `PCNext_logic.v` â€“ Calculates next PC based on PC+4 or branch target
- `register_file.v` â€“ 32x32-bit register file with dual-read and single-write
- `SignExtender.v` â€“ Extracts and sign-extends immediates (I, S, B types)
- `TopModule.v` â€“ Integrates all components into one single-cycle datapath

---

## ğŸ§ª Simulation

Tested on a **Fibonacci program**, demonstrating:
- Arithmetic calculations
- Conditional branching
- Memory write

### ğŸ“ Sample C code:
```c
int x = 0, y = 1;
for (int i = 0; i < 10; i++) {
  if (sel == 1) { x = x + y; sel = 2; }
  else         { y = x + y; sel = 1; }
}
```

### ğŸ§¾ Sample machine code:
```
00004033
00000093
00100113
00100193
00100213
00000293
00a00313
00000393
00418c63
00110133
404181b3
00229393
0023a023
00420a63
002080b3
004181b3
00229393
0013a023
00128293
fc62cae3
00000000

```

---

## ğŸ“¸ Waveform

<img width="1600" height="971" alt="image" src="https://github.com/user-attachments/assets/9ebae06b-0769-4458-b8f3-97e26de06e6c" />


---

## ğŸ™‹â€â™‚ Authors

Ali Mohamed  
GitHub: [@Ali_Said](https://github.com/Ali-M-Said)

Abdelrahman Mohamed Misbah  
GitHub: [@Abdelrahman-Misbah]([https://github.com/Abdelrahman-Misbah])
