2023/9/22
[[Amber: A 16-nm System-on-Chip With a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra]]
[[Kathleen Feng]], [[Taeyoung Kong]], [[Kalhan Koul]], [[Jackson Melchert]], [[Alex Carsello]], [[Qiaoyi Liu]], [[Gedeon Nyengele]], [[Maxwell Strange]], [[Keyi Zhang]], [[Ankita Nayak]], [[Jeff Setter]], [[James Thomas]], [[Kavya Sreedhar]], [[Po-Han Chen]], [[Nikhil Bhagdikar]], [[Zach A Myers]], [[Brandon D‚ÄôAgostino]], [[Pranil Joshi]], [[Stephen Richardson]], [[Christopher Torng]], [[Mark Horowitz]], [[Priyanka Raina]]
IEEE Journal of Solid-State Circuits
-------------------------------------------------------------------------------------------------------------------------
2023/9/11
[[EMBER: A 100 MHz, 0.86 mm2, Multiple-Bits-per-Cell RRAM Macro in 40 nm CMOS with Compact Peripherals and 1.0 pJ/bit Read Circuitry]]
[[Luke R Upton]], [[Akash Levy]], [[Michael D Scott]], [[Dennis Rich]], [[Win-San Khwa]], [[Yu-Der Chih]], [[Meng-Fan Chang]], [[Subhasish Mitra]], [[Priyanka Raina]], [[Boris Murmann]]
ESSCIRC 2023-IEEE 49th European Solid State Circuits Conference (ESSCIRC)
-------------------------------------------------------------------------------------------------------------------------
2023/8/24
[[PEak: A Single Source of Truth for Hardware Design and Verification]]
[[Caleb Donovick]], [[Ross Daly]], [[Jackson Melchert]], [[Lenny Truong]], [[Priyanka Raina]], [[Pat Hanrahan]], [[Clark Barrett]]
arXiv preprint arXiv:2308.13106
-------------------------------------------------------------------------------------------------------------------------
2023/5/21
[[An Open-Source Coarse-Grained Reconfigurable Array Using SkyWater 130 nm Technology and Agile Hardware Design Flow]]
[[Po-Han Chen]], [[Charles Tsao]], [[Priyanka Raina]]
2023 IEEE International Symposium on Circuits and Systems (ISCAS)
-------------------------------------------------------------------------------------------------------------------------
2023/4/19
[[Canal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays]]
[[Jackson Melchert]], [[Keyi Zhang]], [[Yuchen Mei]], [[Mark Horowitz]], [[Christopher Torng]], [[Priyanka Raina]]
IEEE Computer Architecture Letters
-------------------------------------------------------------------------------------------------------------------------
2023/4/17
[[Ultra-Dense 3D Physical Design Unlocks New Architectural Design Points with Large Benefits]]
[[Tathagata Srimani]], [[Robert M Radway]], [[Jinwoo Kim]], [[Kartik Prabhu]], [[Dennis Rich]], [[Carlo Gilardi]], [[Priyanka Raina]], [[Max Shulaker]], [[Sung Kyu Lim]], [[Subhasish Mitra]]
2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)
-------------------------------------------------------------------------------------------------------------------------
2023/4/3
[[Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains]]
[[Ankita Nayak]], [[Keyi Zhang]], [[Rajsekhar Setaluri]], [[Alex Carsello]], [[Makai Mann]], [[Christopher Torng]], [[Stephen Richardson]], [[Rick Bahr]], [[Pat Hanrahan]], [[Mark Horowitz]], [[Priyanka Raina]]
ACM Transactions on Reconfigurable Technology and Systems
-------------------------------------------------------------------------------------------------------------------------
2023/3/25
[[APEX: A Framework for Automated Processing Element Design Space Exploration using Frequent Subgraph Analysis]]
[[Jackson Melchert]], [[Kathleen Feng]], [[Caleb Donovick]], [[Ross Daly]], [[Ritvik Sharma]], [[Clark Barrett]], [[Mark A Horowitz]], [[Pat Hanrahan]], [[Priyanka Raina]]
Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3
-------------------------------------------------------------------------------------------------------------------------
2023/3/1
[[Unified Buffer: Compiling Image Processing and Machine Learning Applications to Push-Memory Accelerators]]
[[Qiaoyi Liu]], [[Jeff Setter]], [[Dillon Huff]], [[Maxwell Strange]], [[Kathleen Feng]], [[Mark Horowitz]], [[Priyanka Raina]], [[Fredrik Kjolstad]]
ACM Transactions on Architecture and Code Optimization
-------------------------------------------------------------------------------------------------------------------------
2023/1/24
[[Aha: An agile approach to the design of coarse-grained reconfigurable accelerators and compilers]]
[[Kalhan Koul]], [[Jackson Melchert]], [[Kavya Sreedhar]], [[Leonard Truong]], [[Gedeon Nyengele]], [[Keyi Zhang]], [[Qiaoyi Liu]], [[Jeff Setter]], [[Po-Han Chen]], [[Yuchen Mei]], [[Maxwell Strange]], [[Ross Daly]], [[Caleb Donovick]], [[Alex Carsello]], [[Taeyoung Kong]], [[Kathleen Feng]], [[Dillon Huff]], [[Ankita Nayak]], [[Rajsekhar Setaluri]], [[James Thomas]], [[Nikhil Bhagdikar]], [[David Durst]], [[Zachary Myers]], [[Nestan Tsiskaridze]], [[Stephen Richardson]], [[Rick Bahr]], [[Kayvon Fatahalian]], [[Pat Hanrahan]], [[Clark Barrett]], [[Mark Horowitz]], [[Christopher Torng]], [[Fredrik Kjolstad]], [[Priyanka Raina]]
ACM Transactions on Embedded Computing Systems
-------------------------------------------------------------------------------------------------------------------------
2023/1/2
[[Hardware abstractions and hardware mechanisms to support multi-task execution on coarse-grained reconfigurable arrays]]
[[Taeyoung Kong]], [[Kalhan Koul]], [[Priyanka Raina]], [[Mark Horowitz]], [[Christopher Torng]]
arXiv preprint arXiv:2301.00861
-------------------------------------------------------------------------------------------------------------------------
2023
[[AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers]]
[[PRIYANKA RAINA]]
As technology scaling slows, domain-specific hardware accelerators will play an increasingly important role in improving the performance and energy efficiency of computing systems. With advances in machine learning, applications such as image classification, speech recognition, language modeling, recommendation systems, and scientific computing are changing at a rapid pace. Maintaining high end-to-end performance and efficiency requires that hardware accelerators, compilers, and applications evolve together in lockstep. Unfortunately, existing methodologies to achieve this involve significant manual effort. Large engineering teams study the accelerator architecture in detail and modify the compiler in an ad hoc manner, leveraging low-level libraries to target specific hardware features. Because of the large overhead in maintaining the software stack, it remains challenging to accelerate new domains or to accelerate existing domains as they evolve. In this work, we propose automating the co-design of accelerators and compilers. We showcase this accelerator-compiler co-design by targeting a coarse-grained reconfigurable array (CGRA)[2]. CGRAs are a spatial-style architecture [15, 35, 42, 53] analogous to field-programmable gate arrays (FPGAs) but with coarser-grained processing and memory units along with a word-level interconnect, as shown in Figure 1. By tuning the amount of specialization in these units and the interconnect, we can span the space between application-specific integrated circuits (ASICs; less flexible, but more efficient) and FPGAs (more flexible, but much less efficient). For example, a CGRA specialized for ‚Ä¶
-------------------------------------------------------------------------------------------------------------------------
2023/1/1
[[3-D coarse-grained reconfigurable array using multi-pole NEM relays for programmable routing]]
[[Akash Levy]], [[Michael Oduoza]], [[Akhilesh Balasingam]], [[Roger T Howe]], [[Priyanka Raina]]
Integration
-------------------------------------------------------------------------------------------------------------------------
2022/12/16
[[High-density analog image storage in an analog-valued non-volatile memory array]]
[[Xin Zheng]], [[Ryan V Zarcone]], [[Akash Levy]], [[Win-San Khwa]], [[Priyanka Raina]], [[Bruno A Olshausen]], [[HS Philip Wong]]
Neuromorphic Computing and Engineering
-------------------------------------------------------------------------------------------------------------------------
2022/11/23
[[Cascade: An Application Pipelining Toolkit for Coarse-Grained Reconfigurable Arrays]]
[[Jackson Melchert]], [[Yuchen Mei]], [[Kalhan Koul]], [[Qiaoyi Liu]], [[Mark Horowitz]], [[Priyanka Raina]]
arXiv preprint arXiv:2211.13182
-------------------------------------------------------------------------------------------------------------------------
2022/10/12
[[Synthesizing instruction selection rewrite rules from RTL using SMT]]
[[Ross Daly]], [[Caleb Donovick]], [[Jackson Melchert]], [[Rajsekhar Setaluri]], [[Nestan Tsiskaridze Bullock]], [[Priyanka Raina]], [[Clark Barrett]], [[Pat Hanrahan]]
CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN‚ÄìFMCAD 2022
-------------------------------------------------------------------------------------------------------------------------
2022/8/18
[[A compute-in-memory chip based on resistive random-access memory]]
[[Weier Wan]], [[Rajkumar Kubendran]], [[Clemens Schaefer]], [[Sukru Burc Eryilmaz]], [[Wenqiang Zhang]], [[Dabin Wu]], [[Stephen Deiss]], [[Priyanka Raina]], [[He Qian]], [[Bin Gao]], [[Siddharth Joshi]], [[Huaqiang Wu]], [[H-S Philip Wong]], [[Gert Cauwenberghs]]
Nature
-------------------------------------------------------------------------------------------------------------------------
2022/8/1
[[Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense Linear Algebra Acceleration]]
[[Kathleen Feng]], [[Alex Carsello]], [[Taeyoung Kong]], [[Kalhan Koul]], [[Qiaoyi Liu]], [[Jackson Melchert]], [[Gedeon Nyengele]], [[Maxwell Strange]], [[Keyi Zhang]], [[Ankita Nayak]], [[Jeff Setter]], [[James Thomas]], [[Kavya Sreedhar]], [[Po-Han Chen]], [[Nikhil Bhagdikar]], [[Zachary Myers]], [[Brandon D'Agostino]], [[Pranil Joshi]], [[Stephen Richardson]], [[Rick Bahr]], [[Christopher Torng]], [[Mark Horowitz]], [[Priyanka Raina]]
2022 IEEE Hot Chips 34 Symposium (HCS)
-------------------------------------------------------------------------------------------------------------------------
2022/7/10
[[mflowgen: A modular flow generator and ecosystem for community-driven physical design]]
[[Alex Carsello]], [[James Thomas]], [[Ankita Nayak]], [[Po-Han Chen]], [[Mark Horowitz]], [[Priyanka Raina]], [[Christopher Torng]]
Proceedings of the 59th ACM/IEEE Design Automation Conference
-------------------------------------------------------------------------------------------------------------------------
2022/6/12
[[Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a coarse-grained reconfigurable array for flexible acceleration of dense linear algebra]]
[[Alex Carsello]], [[Kathleen Feng]], [[Taeyoung Kong]], [[Kalhan Koul]], [[Qiaoyi Liu]], [[Jackson Melchert]], [[Gedeon Nyengele]], [[Maxwell Strange]], [[Keyi Zhang]], [[Ankita Nayak]], [[Jeff Setter]], [[James Thomas]], [[Kavya Sreedhar]], [[Po-Han Chen]], [[Nikhil Bhagdikar]], [[Zachary Myers]], [[Brandon D‚ÄôAgostino]], [[Pranil Joshi]], [[Stephen Richardson]], [[Rick Bahr]], [[Christopher Torng]], [[Mark Horowitz]], [[Priyanka Raina]]
2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
-------------------------------------------------------------------------------------------------------------------------
2022/1/25
[[CHIMERA: A 0.92-TOPS, 2.2-TOPS/W edge AI accelerator with 2-MByte on-chip foundry resistive RAM for efficient training and inference]]
[[Kartik Prabhu]], [[Albert Gural]], [[Zainab F Khan]], [[Robert M Radway]], [[Massimo Giordano]], [[Kalhan Koul]], [[Rohan Doshi]], [[John W Kustin]], [[Timothy Liu]], [[Gregorio B Lopes]], [[Victor Turbiner]], [[Win-San Khwa]], [[Yu-Der Chih]], [[Meng-Fan Chang]], [[Gu√©nol√© Lallement]], [[Boris Murmann]], [[Subhasish Mitra]], [[Priyanka Raina]]
IEEE Journal of Solid-State Circuits
-------------------------------------------------------------------------------------------------------------------------
2022/1/17
[[Efficient routing in coarse-grained reconfigurable arrays using multi-pole NEM relays]]
[[Akash Levy]], [[Michael Oduoza]], [[Akhilesh Balasingam]], [[Roger T Howe]], [[Priyanka Raina]]
2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)
-------------------------------------------------------------------------------------------------------------------------
2022
[[to Support Open Source Ecosystem Ramp-Up]]
[[North America]], [[Boris Murmann]], [[Chiraag Juvekar]], [[Mehdi Saligane]], [[Priyanka Raina]], [[South America]], [[Francisco Brito Filho]], [[Asia J Durga Devi]], [[Jaeduk Han]], [[Europe Thomas Brandtner]], [[Harald Pretl]], [[Mirjana Videnovic-Misic]]
IEEE Solid-State Circuits Magazine
-------------------------------------------------------------------------------------------------------------------------
2022
[[The 2020 IEEE Journal of Solid-State Circuits Best Paper Award authors.]]
[[Brian Zimmer Rangharajan]], [[Yakun Sophia]], [[Jason Clemons]], [[Matthew Fojtik]], [[Nan Jiang]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Stephen G Tell]], [[Yanqing Zhang]], [[William J Dally]], [[Joel S Emer]], [[Stephen W Keckler]], [[Brucek Khailany]], [[Thomas Gray]]
IEEE Solid-State Circuits Magazine
-------------------------------------------------------------------------------------------------------------------------
2021/11/29
[[Enabling Reusable Physical Design Flows with Modular Flow Generators]]
[[Alex Carsello]], [[James Thomas]], [[Ankita Nayak]], [[Po-Han Chen]], [[Mark Horowitz]], [[Priyanka Raina]], [[Christopher Torng]]
arXiv preprint arXiv:2111.14535
-------------------------------------------------------------------------------------------------------------------------
2021/9/10
[[SAPIENS: A 64-kb RRAM-based non-volatile associative memory for one-shot learning and inference at the edge]]
[[Haitong Li]], [[Wei-Chen Chen]], [[Akash Levy]], [[Ching-Hua Wang]], [[Hongjie Wang]], [[Po-Han Chen]], [[Weier Wan]], [[Win-San Khwa]], [[Harry Chuang]], [[Y-D Chih]], [[Meng-Fan Chang]], [[H-S Philip Wong]], [[Priyanka Raina]]
IEEE Transactions on Electron Devices
-------------------------------------------------------------------------------------------------------------------------
2021/8/17
[[Edge AI without compromise: efficient, versatile and accurate neurocomputing in resistive random-access memory]]
[[Weier Wan]], [[Rajkumar Kubendran]], [[Clemens Schaefer]], [[S Burc Eryilmaz]], [[Wenqiang Zhang]], [[Dabin Wu]], [[Stephen Deiss]], [[Priyanka Raina]], [[He Qian]], [[Bin Gao]], [[Siddharth Joshi]], [[Huaqiang Wu]], [[H-S Philip Wong]], [[Gert Cauwenberghs]]
arXiv preprint arXiv:2108.07879
-------------------------------------------------------------------------------------------------------------------------
2021/7/27
[[RADAR: A fast and energy-efficient programming technique for multiple bits-per-cell RRAM arrays]]
[[Binh Q Le]], [[Akash Levy]], [[Tony F Wu]], [[Robert M Radway]], [[E Ray Hsieh]], [[Xin Zheng]], [[Mark Nelson]], [[Priyanka Raina]], [[H-S Philip Wong]], [[Simon Wong]], [[Subhasish Mitra]]
IEEE Transactions on Electron Devices
-------------------------------------------------------------------------------------------------------------------------
2021/6/13
[[One-shot learning with memory-augmented neural networks using a 64-kbit, 118 GOPS/W RRAM-based non-volatile associative memory]]
[[Haitong Li]], [[Wei-Chen Chen]], [[Akash Levy]], [[Ching-Hua Wang]], [[Hongjie Wang]], [[Po-Han Chen]], [[Weier Wan]], [[H-S Philip Wong]], [[Priyanka Raina]]
2021 Symposium on VLSI Technology
-------------------------------------------------------------------------------------------------------------------------
2021/6/13
[[CHIMERA: A 0.92 TOPS, 2.2 TOPS/W edge AI accelerator with 2 MByte on-chip foundry resistive RAM for efficient training and inference]]
[[Massimo Giordano]], [[Kartik Prabhu]], [[Kalhan Koul]], [[Robert M Radway]], [[Albert Gural]], [[Rohan Doshi]], [[Zainab F Khan]], [[John W Kustin]], [[Timothy Liu]], [[Gregorio B Lopes]], [[Victor Turbiner]], [[Win-San Khwa]], [[Yu-Der Chih]], [[Meng-Fan Chang]], [[Gu√©nol√© Lallement]], [[Boris Murmann]], [[Subhasish Mitra]], [[Priyanka Raina]]
2021 symposium on VLSI circuits
-------------------------------------------------------------------------------------------------------------------------
2021/5/26
[[Compiling halide programs to push-memory accelerators]]
[[Qiaoyi Liu]], [[Dillon Huff]], [[Jeff Setter]], [[Maxwell Strange]], [[Kathleen Feng]], [[Kavya Sreedhar]], [[Ziheng Wang]], [[Keyi Zhang]], [[Mark Horowitz]], [[Priyanka Raina]], [[Fredrik Kjolstad]]
arXiv preprint arXiv:2105.12858
-------------------------------------------------------------------------------------------------------------------------
2021/5/24
[[Simba: Scaling Deep-Learning Inference with Chiplet-Based Architecture]]
[[Yakun Sophia Shao]], [[Jason Cemons]], [[Rangharajan Venkatesan]], [[Brian Zimmer]], [[Matthew Fojtik]], [[Nan Jiang]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Stephen G Tell]], [[Yanqing Zhang]], [[William J Dally]], [[Joel Emer]], [[C Thomas Gray]], [[Brucek Khailany]], [[Stephen W Keckler]]
Communications of the ACM
-------------------------------------------------------------------------------------------------------------------------
2021/4/29
[[Automated design space exploration of cgra processing element architectures using frequent subgraph analysis]]
[[Jackson Melchert]], [[Kathleen Feng]], [[Caleb Donovick]], [[Ross Daly]], [[Clark Barrett]], [[Mark Horowitz]], [[Pat Hanrahan]], [[Priyanka Raina]]
arXiv preprint arXiv:2104.14155
-------------------------------------------------------------------------------------------------------------------------
2021/3/1
[[Best Papers from Hot Chips 32]]
[[Priyanka Raina]], [[Cliff Young]]
IEEE Micro
-------------------------------------------------------------------------------------------------------------------------
2020/9
[[Monte Carlo Simulation of a Three-Terminal RRAM with Applications to Neuromorphic Computing]]
[[Akhilesh Balasingam]], [[Akash Levy]], [[Haitong Li]], [[Priyanka Raina]]
2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)
-------------------------------------------------------------------------------------------------------------------------
2020/7/20
[[Creating an Agile Hardware Design Flow]]
[[Rick Bahr]], [[Clark Barrett]], [[Nikhil Bhagdikar]], [[Alex Carsello]], [[Ross Daly]], [[Caleb Donovick]], [[David Durst]], [[Kayvon Fatahalian]], [[Kathleen Feng]], [[Pat Hanrahan]], [[Teguh Hofstee]], [[Mark Horowitz]], [[Dillon Huff]], [[Fredrik Kjolstad]], [[Taeyoung Kong]], [[Qiaoyi Liu]], [[Makai Mann]], [[Jackson Melchert]], [[Ankita Nayak]], [[Aina Niemetz]], [[Gedeon Nyengele]], [[Priyanka Raina]], [[Stephen Richardson]], [[Raj Setaluri]], [[Jeff Setter]], [[Kavya Sreedhar]], [[Maxwell Strange]], [[James Thomas]], [[Christopher Torng]], [[Leonard Truong]], [[Nestan Tsiskaridze]], [[Keyi Zhang]]
2020 57th ACM/IEEE Design Automation Conference (DAC)
-------------------------------------------------------------------------------------------------------------------------
2020/7/20
[[A-QED Verification of Hardware Accelerators]]
[[Eshan Singh]], [[Florian Lonsing]], [[Saranyu Chattopadhyay]], [[Maxwell Strange]], [[Peng Wei]], [[Xiaofan Zhang]], [[Yuan Zhou]], [[Deming Chen]], [[Jason Cong]], [[Priyanka Raina]], [[Zhiru Zhang]], [[Clark Barrett]], [[Subhasish Mitra]]
2020 57th ACM/IEEE Design Automation Conference (DAC)
-------------------------------------------------------------------------------------------------------------------------
2020/6/16
[[A Voltage-Mode Sensing Scheme with Differential-Row Weight Mapping for Energy-Efficient RRAM-Based In-Memory Computing]]
[[Weier Wan]], [[Rajkumar Kubendran]], [[Bin Gao]], [[Siddharth Josbi]], [[Priyanka Raina]], [[Huaqiang Wu]], [[Gert Cauwenberghs]], [[H-S Philip Wong]]
2020 IEEE Symposium on VLSI Technology
-------------------------------------------------------------------------------------------------------------------------
2020/4/3
[[Automating vitiligo skin lesion segmentation using convolutional neural networks]]
[[Makena Low]], [[Victor Huang]], [[Priyanka Raina]]
2020 IEEE 17th International Symposium on Biomedical Imaging (ISBI)
-------------------------------------------------------------------------------------------------------------------------
2020/3/9
[[Interstellar]]
[[Xuan Yang]], [[Mingyu Gao]], [[Qiaoyi Liu]], [[Jeff Setter]], [[Jing Pu]], [[Ankita Nayak]], [[Steven Bell]], [[Kaidi Cao]], [[Heonjae Ha]], [[Priyanka Raina]], [[Christos Kozyrakis]], [[Mark Horowitz]]
Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems
-------------------------------------------------------------------------------------------------------------------------
2020/3/9
[[A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs]]
[[Ankita Nayak]], [[Keyi Zhang]], [[Raj Setaluri]], [[Alex Carsello]], [[Makai Mann]], [[Stephen Richardson]], [[Rick Bahr]], [[Pat Hanrahan]], [[Mark Horowitz]], [[Priyanka Raina]]
2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)
-------------------------------------------------------------------------------------------------------------------------
2020/3/9
[[Interstellar: Using Halide's Scheduling Language to Analyze DNN Accelerators]]
[[Xuan Yang]], [[Mingyu Gao]], [[Qiaoyi Liu]], [[Jeff Setter]], [[Jing Pu]], [[Ankita Nayak]], [[Steven Bell]], [[Kaidi Cao]], [[Heonjae Ha]], [[Priyanka Raina]], [[Christos Kozyrakis]], [[Mark Horowitz]]
Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
-------------------------------------------------------------------------------------------------------------------------
2020/2/16
[[A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models]]
[[Weier Wan]], [[Rajkumar Kubendran]], [[S Burc Eryilmaz]], [[Wenqiang Zhang]], [[Yan Liao]], [[Dabin Wu]], [[Stephen Deiss]], [[Bin Gao]], [[Priyanka Raina]], [[Siddharth Joshi]], [[Huaqiang Wu]], [[Gert Cauwenberghs]], [[H-S Philip Wong]]
2020 IEEE International Solid-State Circuits Conference (ISSCC)
-------------------------------------------------------------------------------------------------------------------------
2020/1/14
[[A 0.32‚Äì128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm]]
[[Brian Zimmer]], [[Rangharajan Venkatesan]], [[Yakun Sophia Shao]], [[Jason Clemons]], [[Matthew Fojtik]], [[Nan Jiang]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Stephen G Tell]], [[Yanqing Zhang]], [[William J Dally]], [[Joel S Emer]], [[C Thomas Gray]], [[Stephen W Keckler]], [[Brucek Khailany]]
IEEE Journal of Solid-State Circuits (JSSC)
-------------------------------------------------------------------------------------------------------------------------
2019/11/4
[[MAGNet: A Modular Accelerator Generator for Neural Networks]]
[[Rangharajan Venkatesan]], [[Yakun Sophia Shao]], [[Miaorong Wang]], [[Jason Clemons]], [[Steve Dai]], [[Matthew Fojtik]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Yanqing Zhang]], [[Brian Zimmer]], [[William J Dally]], [[Joel Emer]], [[Stephen W Keckler]], [[Brucek Khailany]]
2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
-------------------------------------------------------------------------------------------------------------------------
2019/10/12
[[Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture]]
[[Yakun Sophia Shao]], [[Jason Clemons]], [[Rangharajan Venkatesan]], [[Brian Zimmer]], [[Matthew Fojtik]], [[Nan Jiang]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Stephen G Tell]], [[Yanqing Zhang]], [[William J Dally]], [[Joel Emer]], [[C Thomas Gray]], [[Brucek Khailany]], [[Stephen W Keckler]]
Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
-------------------------------------------------------------------------------------------------------------------------
2019/9/16
[[Neuro-Inspired Computing with Emerging Memories: Where Device Physics Meets Learning Algorithms]]
[[Haitong Li]], [[Priyanka Raina]], [[H-S Philip Wong]]
Spintronics XII
-------------------------------------------------------------------------------------------------------------------------
2019/8/1
[[A 0.11 pj/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with a High-Productivity VLSI Methodology]]
[[Rangharajan Venkatesan]], [[Yakun Sophia Shao]], [[Brian Zimmer]], [[Jason Clemons]], [[Matthew Fojtik]], [[Nan Jiang]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Stephen G Tell]], [[Yanqing Zhang]], [[William J Dally]], [[Joel S Emer]], [[C Thomas Gray]], [[Stephen W Keckler]], [[Brucek Khailany]]
2019 IEEE Hot Chips 31 Symposium (HCS)
-------------------------------------------------------------------------------------------------------------------------
2019/6/9
[[A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm]]
[[Brian Zimmer]], [[Rangharajan Venkatesan]], [[Yakun Sophia Shao]], [[Jason Clemons]], [[Matthew Fojtik]], [[Nan Jiang]], [[Ben Keller]], [[Alicia Klinefelter]], [[Nathaniel Pinckney]], [[Priyanka Raina]], [[Stephen G Tell]], [[Yanqing Zhang]], [[William J Dally]], [[Joel S Emer]], [[C Thomas Gray]], [[Stephen W Keckler]], [[Brucek Khailany]]
2019 Symposium on VLSI Circuits
-------------------------------------------------------------------------------------------------------------------------
2019/3/24
[[Timeloop: A Systematic Approach to DNN Accelerator Evaluation]]
[[Angshuman Parashar]], [[Priyanka Raina]], [[Yakun Sophia Shao]], [[Yu-Hsin Chen]], [[Victor A Ying]], [[Anurag Mukkara]], [[Rangharajan Venkatesan]], [[Brucek Khailany]], [[Stephen W Keckler]], [[Joel Emer]]
2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)
-------------------------------------------------------------------------------------------------------------------------
2018
[[Energy-Efficient Circuits and Systems for Computational Imaging and Vision on Mobile Devices]]
[[Priyanka Raina]]
Massachusetts Institute of Technology
-------------------------------------------------------------------------------------------------------------------------
2017/4/4
[[An Energy-Scalable Accelerator for Blind Image Deblurring]]
[[Priyanka Raina]], [[Mehul Tikekar]], [[Anantha P Chandrakasan]]
IEEE Journal of Solid-State Circuits (JSSC)
-------------------------------------------------------------------------------------------------------------------------
2016/1/31
[[A 0.6V 8mW 3D Vision Processor for a Navigation Device for the Visually Impaired]]
[[Dongsuk Jeon]], [[Nathan Ickes]], [[Priyanka Raina]], [[Hsueh-Cheng Wang]], [[Daniela Rus]], [[Anantha Chandrakasan]]
2016 IEEE International Solid-State Circuits Conference (ISSCC)
-------------------------------------------------------------------------------------------------------------------------
2013/10/7
[[Reconfigurable Processor for Energy-Efficient Computational Photography]]
[[Rahul Rithe]], [[Priyanka Raina]], [[Nathan Ickes]], [[Srikanth V Tenneti]], [[Anantha P Chandrakasan]]
IEEE Journal of Solid-State Circuits (JSSC)
-------------------------------------------------------------------------------------------------------------------------
2013/2/17
[[Reconfigurable Processor for Energy-Scalable Computational Photography]]
[[Rahul Rithe]], [[Priyanka Raina]], [[Nathan Ickes]], [[Srikanth V Tenneti]], [[Anantha P Chandrakasan]]
2013 IEEE International Solid-State Circuits Conference (ISSCC)
-------------------------------------------------------------------------------------------------------------------------
2013
[[Architectures for Computational Photography]]
[[Priyanka Raina]]
Massachusetts Institute of Technology
-------------------------------------------------------------------------------------------------------------------------
Input‚Ä¢ Highpassfiltered ùë•axis signal from an analog accelerometer. Analog FrontEnd‚Ä¢ Process the frequency and amplitude of the accelerometerdetected platform vibration and digitize the results via separate SAR ADCs.‚Ä¢ External frequencydetect circuitry to bypass a nonfunctional PLL. DSP BackEnd‚Ä¢ Formulate+ store in memory the estimated deconvolution kernel.‚Ä¢ Transfer function coefficient lookup+ an optimized frequency response evaluation pipeline yield time and energyefficient kernel estimation. Output‚Ä¢ Digital deconvolution kernel frequency response (phase+ magnitude). CHIP ARCHITECTUREMEASUREMENT RESULTSSYSTEM IMPLEMENTATIONAn OpenSource 130nm FusionEnabled Deconvolution Kernel Generator IC ForRealTime mmWave Radar Platform Motion CompensationElectrical EngineeringNikhil Poole, Priyanka Raina, and Amin ArbabianStanford University, Department of Electrical ‚Ä¶
[[An Open-Source 130-nm Fusion-Enabled Deconvolution Kernel Generator IC For Real-Time mmWave Radar Platform Motion Compensation]]
[[Nikhil Poole]], [[Priyanka Raina]], [[Amin Arbabian]]
An Open-Source 130-nm Fusion-Enabled Deconvolution Kernel Generator IC For Real-Time mmWave Radar Platform Motion Compensation
N Poole, P Raina, A Arbabian
All 2 versions
-------------------------------------------------------------------------------------------------------------------------
AI-powered edge devices such as smart wearables, smart home appliances, and smart Internet-of-things (IoT) sensors are already pervasive in our lives. Yet, most of these devices are only smart when they are connected to the internet. Under limited battery capacity and cost budget, local chipsets inside these devices are only capable of relatively simple data processing, while the more computationally demanding AI tasks are offloaded to the remote cloud.
The dependency of internet in such cloud-based solutions is not even the only issue. The long latency, risk in data privacy, and high cost associated with cloud services are all major pain points.
[[NeuRRAM: RRAM Compute-In-Memory Chip for Efficient, Versatile, and Accurate AI Inference]]
[[Weier Wan]], [[Rajkumar Kubendran]], [[Clemens Schaefer]], [[S Burc Eryilmaz]], [[Wenqiang Zhang]], [[Dabin Wu]], [[Stephen Deiss]], [[Priyanka Raina]], [[He Qian]], [[Bin Gao]], [[Siddharth Joshi]], [[Huaqiang Wu]], [[H-S Philip Wong]], [[Gert Cauwenberghs]]
NeuRRAM: RRAM Compute-In-Memory Chip for Efficient, Versatile, and Accurate AI Inference
W Wan, R Kubendran, C Schaefer, SB Eryilmaz‚Ä¶
Related articles
-------------------------------------------------------------------------------------------------------------------------
