Analysis & Synthesis report for Procesador_monociclo_segmentado
Thu May 23 12:35:20 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 23 12:35:20 2024      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; Procesador_monociclo_segmentado            ;
; Top-level Entity Name           ; Procesador_monociclo_segmentado            ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 1                                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                       ;
+---------------------------------------------------------------------------------+---------------------------------+---------------------------------+
; Option                                                                          ; Setting                         ; Default Value                   ;
+---------------------------------------------------------------------------------+---------------------------------+---------------------------------+
; Device                                                                          ; 5CGXFC7C7F23C8                  ;                                 ;
; Top-level entity name                                                           ; Procesador_monociclo_segmentado ; Procesador_monociclo_segmentado ;
; Family name                                                                     ; Cyclone V                       ; Cyclone IV GX                   ;
; Use smart compilation                                                           ; Off                             ; Off                             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                              ; On                              ;
; Enable compact report table                                                     ; Off                             ; Off                             ;
; Restructure Multiplexers                                                        ; Auto                            ; Auto                            ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                             ; Off                             ;
; Create Debugging Nodes for IP Cores                                             ; Off                             ; Off                             ;
; Preserve fewer node names                                                       ; On                              ; On                              ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                             ; Off                             ;
; Verilog Version                                                                 ; Verilog_2001                    ; Verilog_2001                    ;
; VHDL Version                                                                    ; VHDL_1993                       ; VHDL_1993                       ;
; State Machine Processing                                                        ; Auto                            ; Auto                            ;
; Safe State Machine                                                              ; Off                             ; Off                             ;
; Extract Verilog State Machines                                                  ; On                              ; On                              ;
; Extract VHDL State Machines                                                     ; On                              ; On                              ;
; Ignore Verilog initial constructs                                               ; Off                             ; Off                             ;
; Iteration limit for constant Verilog loops                                      ; 5000                            ; 5000                            ;
; Iteration limit for non-constant Verilog loops                                  ; 250                             ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                              ; On                              ;
; Infer RAMs from Raw Logic                                                       ; On                              ; On                              ;
; Parallel Synthesis                                                              ; On                              ; On                              ;
; DSP Block Balancing                                                             ; Auto                            ; Auto                            ;
; NOT Gate Push-Back                                                              ; On                              ; On                              ;
; Power-Up Don't Care                                                             ; On                              ; On                              ;
; Remove Redundant Logic Cells                                                    ; Off                             ; Off                             ;
; Remove Duplicate Registers                                                      ; On                              ; On                              ;
; Ignore CARRY Buffers                                                            ; Off                             ; Off                             ;
; Ignore CASCADE Buffers                                                          ; Off                             ; Off                             ;
; Ignore GLOBAL Buffers                                                           ; Off                             ; Off                             ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                             ; Off                             ;
; Ignore LCELL Buffers                                                            ; Off                             ; Off                             ;
; Ignore SOFT Buffers                                                             ; On                              ; On                              ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                             ; Off                             ;
; Optimization Technique                                                          ; Balanced                        ; Balanced                        ;
; Carry Chain Length                                                              ; 70                              ; 70                              ;
; Auto Carry Chains                                                               ; On                              ; On                              ;
; Auto Open-Drain Pins                                                            ; On                              ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                             ; Off                             ;
; Auto ROM Replacement                                                            ; On                              ; On                              ;
; Auto RAM Replacement                                                            ; On                              ; On                              ;
; Auto DSP Block Replacement                                                      ; On                              ; On                              ;
; Auto Shift Register Replacement                                                 ; Auto                            ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                            ; Auto                            ;
; Auto Clock Enable Replacement                                                   ; On                              ; On                              ;
; Strict RAM Replacement                                                          ; Off                             ; Off                             ;
; Allow Synchronous Control Signals                                               ; On                              ; On                              ;
; Force Use of Synchronous Clear Signals                                          ; Off                             ; Off                             ;
; Auto Resource Sharing                                                           ; Off                             ; Off                             ;
; Allow Any RAM Size For Recognition                                              ; Off                             ; Off                             ;
; Allow Any ROM Size For Recognition                                              ; Off                             ; Off                             ;
; Allow Any Shift Register Size For Recognition                                   ; Off                             ; Off                             ;
; Use LogicLock Constraints during Resource Balancing                             ; On                              ; On                              ;
; Ignore translate_off and synthesis_off directives                               ; Off                             ; Off                             ;
; Timing-Driven Synthesis                                                         ; On                              ; On                              ;
; Report Parameter Settings                                                       ; On                              ; On                              ;
; Report Source Assignments                                                       ; On                              ; On                              ;
; Report Connectivity Checks                                                      ; On                              ; On                              ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                             ; Off                             ;
; Synchronization Register Chain Length                                           ; 3                               ; 3                               ;
; PowerPlay Power Optimization                                                    ; Normal compilation              ; Normal compilation              ;
; HDL message level                                                               ; Level2                          ; Level2                          ;
; Suppress Register Optimization Related Messages                                 ; Off                             ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                            ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                            ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                             ; 100                             ;
; Clock MUX Protection                                                            ; On                              ; On                              ;
; Auto Gated Clock Conversion                                                     ; Off                             ; Off                             ;
; Block Design Naming                                                             ; Auto                            ; Auto                            ;
; SDC constraint protection                                                       ; Off                             ; Off                             ;
; Synthesis Effort                                                                ; Auto                            ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                              ; On                              ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                             ; Off                             ;
; Analysis & Synthesis Message Level                                              ; Medium                          ; Medium                          ;
; Disable Register Merging Across Hierarchies                                     ; Auto                            ; Auto                            ;
; Resource Aware Inference For Block RAM                                          ; On                              ; On                              ;
; Synthesis Seed                                                                  ; 1                               ; 1                               ;
; Automatic Parallel Synthesis                                                    ; On                              ; On                              ;
+---------------------------------------------------------------------------------+---------------------------------+---------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                   ; Library ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Procesador_monociclo_segmentado.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Procesador_monociclo_segmentado.sv ;         ;
; ALU.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ALU.sv                             ;         ;
; Branch_unit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Branch_unit.sv                     ;         ;
; Control_unit.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Control_unit.sv                    ;         ;
; Data_memory.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Data_memory.sv                     ;         ;
; Imm_unit.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Imm_unit.sv                        ;         ;
; Instruction_memory.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_memory.sv              ;         ;
; Register_unit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Register_unit.sv                   ;         ;
; Hazard_detection_unit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Hazard_detection_unit.sv           ;         ;
; Forwarding_unit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Forwarding_unit.sv                 ;         ;
; PC_En.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/PC_En.sv                           ;         ;
; Instruction_de.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Instruction_de.sv                  ;         ;
; Registro5bits.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Registro5bits.sv                   ;         ;
; Registro32bits.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/Registro32bits.sv                  ;         ;
; ControlUnit_ex.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ControlUnit_ex.sv                  ;         ;
; ControlUnit_me.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ControlUnit_me.sv                  ;         ;
; ControlUnit_wb.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/ControlUnit_wb.sv                  ;         ;
; instruction_memory.txt             ; yes             ; Auto-Found File              ; C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/instruction_memory.txt             ;         ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out node                        ; Clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                          ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name              ; Library Name ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------+--------------+
; |Procesador_monociclo_segmentado ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 1    ; 0            ; |Procesador_monociclo_segmentado ; work         ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu May 23 12:35:15 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Procesador_monociclo_segmentado -c Procesador_monociclo_segmentado
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file procesador_monociclo_segmentado.sv
    Info (12023): Found entity 1: Procesador_monociclo_segmentado
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file branch_unit.sv
    Info (12023): Found entity 1: Branch_unit
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_unit
Warning (10263): Verilog HDL Event Control warning at Data_memory.sv(14): event expression contains "|" or "||"
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: Data_memory
Info (12021): Found 1 design units, including 1 entities, in source file imm_unit.sv
    Info (12023): Found entity 1: Imm_unit
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: Instruction_memory
Info (12021): Found 1 design units, including 1 entities, in source file register_unit.sv
    Info (12023): Found entity 1: Register_unit
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv
    Info (12023): Found entity 1: Hazard_detection_unit
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: Forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file pc_en.sv
    Info (12023): Found entity 1: PC_En
Info (12021): Found 1 design units, including 1 entities, in source file instruction_de.sv
    Info (12023): Found entity 1: Instruction_de
Info (12021): Found 1 design units, including 1 entities, in source file registro5bits.sv
    Info (12023): Found entity 1: Registro5bits
Info (12021): Found 1 design units, including 1 entities, in source file registro32bits.sv
    Info (12023): Found entity 1: Registro32bits
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_ex.sv
    Info (12023): Found entity 1: ControlUnit_ex
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_me.sv
    Info (12023): Found entity 1: ControlUnit_me
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_wb.sv
    Info (12023): Found entity 1: ControlUnit_wb
Info (12127): Elaborating entity "Procesador_monociclo_segmentado" for the top level hierarchy
Info (12128): Elaborating entity "Instruction_memory" for hierarchy "Instruction_memory:im"
Warning (10850): Verilog HDL warning at Instruction_memory.sv(7): number of words (24) in memory file does not match the number of elements in the address range [0:79]
Warning (10030): Net "Memory[255..24]" at Instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "PC_En" for hierarchy "PC_En:PC_fe"
Info (12128): Elaborating entity "Instruction_de" for hierarchy "Instruction_de:Inst_de"
Info (12128): Elaborating entity "Control_unit" for hierarchy "Control_unit:cu"
Info (12128): Elaborating entity "Hazard_detection_unit" for hierarchy "Hazard_detection_unit:HDU"
Info (12128): Elaborating entity "Register_unit" for hierarchy "Register_unit:ru"
Info (12128): Elaborating entity "Imm_unit" for hierarchy "Imm_unit:iu"
Warning (10270): Verilog HDL Case Statement warning at Imm_unit.sv(12): incomplete case statement has no default case item
Info (12128): Elaborating entity "ControlUnit_ex" for hierarchy "ControlUnit_ex:CU_ex"
Info (12128): Elaborating entity "Registro32bits" for hierarchy "Registro32bits:PCInc_ex"
Info (12128): Elaborating entity "Registro5bits" for hierarchy "Registro5bits:rd_ex"
Info (12128): Elaborating entity "Forwarding_unit" for hierarchy "Forwarding_unit:FU"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Info (12128): Elaborating entity "Branch_unit" for hierarchy "Branch_unit:bu"
Info (12128): Elaborating entity "ControlUnit_me" for hierarchy "ControlUnit_me:CU_me"
Info (12128): Elaborating entity "Data_memory" for hierarchy "Data_memory:dm"
Info (10041): Inferred latch for "Memory[31][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[31][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[30][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[29][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[28][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[27][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[26][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[25][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[24][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[23][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[22][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[21][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[20][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[19][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[18][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[17][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[16][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[15][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[14][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[13][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[12][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[11][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[10][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[9][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[8][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[7][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[6][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[5][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[4][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[3][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[2][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[1][7]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][0]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][1]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][2]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][3]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][4]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][5]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][6]" at Data_memory.sv(27)
Info (10041): Inferred latch for "Memory[0][7]" at Data_memory.sv(27)
Info (12128): Elaborating entity "ControlUnit_wb" for hierarchy "ControlUnit_wb:CU_wb"
Info (144001): Generated suppressed messages file C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/output_files/Procesador_monociclo_segmentado.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Clk"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Thu May 23 12:35:20 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sebastian/Desktop/Otros/UTP/Arquitectura_de_Computadores/Procesador_monociclo_segmentado(Quartus2)/output_files/Procesador_monociclo_segmentado.map.smsg.


