// Seed: 1835542826
module module_0 (
    output wand id_0,
    input  tri  id_1
);
  wire id_3;
  module_2();
endmodule
program module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input  uwire id_8
);
  wire id_10;
  module_0(
      id_6, id_5
  );
endprogram
module module_2;
  always @(*) assign id_1 = 1;
  always @(1)
    assume #1  (1)
    else if (1) id_1 = id_1;
endmodule
