<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>A Methodology for Task Based Partitioning and Scheduling of Dynamically Reconfigurable Systems</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">A Methodology for Task Based Partitioning and Scheduling of Dynamically Reconfigurable Systems</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    P. Merino; M. Jacome; J.C. López
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> IEEE Symposium on Field-Programmable Custom Computing Machines</div>
    
              <div><b>Location:</b> Napa, CA (US)</div>
      <div><b>Date:</b> 14/04/1998 - 17/04/1998</div>
    
              <div><b>Pages:</b> 324-325</div>
      <div><b>ISBN:</b> 0-8186-8900-5</div>
      
      
    
                
              <div><a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=707937&abstractAccess=no&userType="
       title="publisher link"> Published link </a></div>
    
            </div>
    </td>

    
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    Taking maximum advantage of dynamic reconfiguration in the implementation of digital systems poses a number of challenging research problems. Specifically, techniques are needed to partition the system behavioral description into segments of computation (or “scheduling units”), and to define a reconfiguration schedule with respect to those units, so as to maximize the performance of the dynamically reconfigurable system, subject to the area constraints of the FPGA. We propose a methodology to: perform a coarse-grained partitioning of the system behavioral description into a set of tasks, determine which sub-set of tasks is to remain resident in the FPGA, and which sub-set is to be non resident, generate a reconfiguration schedule for the non-resident tasks by specifying when such tasks should be loaded on to and erased from the FPGA
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->