# 0 "arch/arm/dts/.mt7629-rfb.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "arch/arm/dts/.mt7629-rfb.dtb.pre.tmp"







/dts-v1/;
# 1 "arch/arm/dts/mt7629.dtsi" 1







# 1 "./arch/arm/dts/include/dt-bindings/clock/mt7629-clk.h" 1
# 9 "arch/arm/dts/mt7629.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/dts/mt7629.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 11 "arch/arm/dts/mt7629.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 12 "arch/arm/dts/mt7629.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/power/mt7629-power.h" 1
# 13 "arch/arm/dts/mt7629.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/reset/mt7629-reset.h" 1
# 14 "arch/arm/dts/mt7629.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/phy/phy.h" 1
# 15 "arch/arm/dts/mt7629.dtsi" 2
# 1 "arch/arm/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 16 "arch/arm/dts/mt7629.dtsi" 2

/ {
 compatible = "mediatek,mt7629";
 interrupt-parent = <&sysirq>;
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "mediatek,mt6589-smp";

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x0>;
   clock-frequency = <1250000000>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x1>;
   clock-frequency = <1250000000>;
  };
 };

 clk20m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <20000000>;
  clock-output-names = "clk20m";
 };

 clk40m: oscillator@1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <40000000>;
  clock-output-names = "clkxtal";
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <20000000>;
  arm,cpu-registers-not-fw-configured;
 };

 infracfg: syscon@10000000 {
  compatible = "mediatek,mt7629-infracfg", "syscon";
  reg = <0x10000000 0x1000>;
  #clock-cells = <1>;
 };

 pericfg: syscon@10002000 {
  compatible = "mediatek,mt7629-pericfg", "syscon";
  reg = <0x10002000 0x1000>;
  #clock-cells = <1>;
 };

 timer0: timer@10004000 {
  compatible = "mediatek,timer";
  reg = <0x10004000 0x80>;
  interrupts = <0 152 8>;
  clocks = <&topckgen 56>,
    <&topckgen 107>;
  clock-names = "mux", "src";
 };

 scpsys: scpsys@10006000 {
  compatible = "mediatek,mt7629-scpsys";
  reg = <0x10006000 0x1000>;
  clocks = <&topckgen 94>;
  clock-names = "hif_sel";
  assigned-clocks = <&topckgen 94>;
  assigned-clock-parents = <&topckgen 40>;
  #power-domain-cells = <1>;
  infracfg = <&infracfg>;
 };

 mcucfg: syscon@10200000 {
  compatible = "mediatek,mt7629-mcucfg", "syscon";
  reg = <0x10200000 0x1000>;
  #clock-cells = <1>;
 };

 sysirq: interrupt-controller@10200a80 {
  compatible = "mediatek,sysirq";
  reg = <0x10200a80 0x20>;
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
 };

 dramc: dramc@10203000 {
  compatible = "mediatek,mt7629-dramc";
  reg = <0x10203000 0x600>,
        <0x10213000 0x1000>,
        <0x10214000 0xd00>;
  clocks = <&topckgen 75>,
    <&topckgen 27>,
    <&topckgen 74>,
    <&topckgen 21>;
  clock-names = "phy", "phy_mux", "mem", "mem_mux";
 };

 apmixedsys: clock-controller@10209000 {
  compatible = "mediatek,mt7629-apmixedsys";
  reg = <0x10209000 0x1000>;
  #clock-cells = <1>;
 };

 topckgen: clock-controller@10210000 {
  compatible = "mediatek,mt7629-topckgen";
  reg = <0x10210000 0x1000>;
  #clock-cells = <1>;
 };

 watchdog: watchdog@10212000 {
  compatible = "mediatek,wdt";
  reg = <0x10212000 0x600>;
  interrupts = <0 128 2>;
  #reset-cells = <1>;
  status = "disabled";
 };

 wdt-reboot {
  compatible = "wdt-reboot";
  wdt = <&watchdog>;
 };

 pinctrl: pinctrl@10217000 {
  compatible = "mediatek,mt7629-pinctrl";
  reg = <0x10217000 0x8000>;

  pinctrl-names = "default";
  pinctrl-0 = <&state_default>;

  state_default: pinmux_conf {
  };

  gpio: gpio-controller {
   gpio-controller;
   #gpio-cells = <2>;
  };
 };

 gic: interrupt-controller@10300000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0x10310000 0x1000>,
        <0x10320000 0x1000>,
        <0x10340000 0x2000>,
        <0x10360000 0x2000>;
 };

 uart0: serial@11002000 {
  compatible = "mediatek,hsuart";
  reg = <0x11002000 0x400>;
  reg-shift = <2>;
  interrupts = <0 91 8>;
  clocks = <&topckgen 81>,
    <&pericfg 11>;
  clock-names = "baud", "bus";
  status = "disabled";
  assigned-clocks = <&topckgen 73>;
  assigned-clock-parents = <&topckgen 25>;
 };

 uart1: serial@11003000 {
  compatible = "mediatek,hsuart";
  reg = <0x11003000 0x400>;
  reg-shift = <2>;
  interrupts = <0 92 8>;
  clocks = <&topckgen 81>,
    <&pericfg 12>;
  clock-names = "baud", "bus";
  assigned-clocks = <&topckgen 73>;
  assigned-clock-parents = <&topckgen 25>;
  status = "disabled";
 };

 uart2: serial@11004000 {
  compatible = "mediatek,hsuart";
  reg = <0x11004000 0x400>;
  reg-shift = <2>;
  interrupts = <0 93 8>;
  clocks = <&topckgen 81>,
    <&pericfg 13>;
  clock-names = "baud", "bus";
  assigned-clocks = <&topckgen 73>;
  assigned-clock-parents = <&topckgen 25>;
  status = "disabled";
 };

 snfi: snfi@1100d000 {
  compatible = "mediatek,mtk-snfi-spi";
  reg = <0x1100d000 0x2000>;
  clocks = <&pericfg 19>,
    <&pericfg 18>;
  clock-names = "nfi_clk", "pad_clk";
  assigned-clocks = <&topckgen 73>,
      <&topckgen 79>;
  assigned-clock-parents = <&topckgen 25>,
      <&topckgen 46>;
  status = "disabled";
  #address-cells = <1>;
  #size-cells = <0>;
 };

 snand: snand@1100d000 {
  compatible = "mediatek,mt7629-snand";
  reg = <0x1100d000 0x1000>,
        <0x1100e000 0x1000>;
  reg-names = "nfi", "ecc";
  clocks = <&pericfg 19>,
    <&pericfg 18>,
    <&pericfg 20>;
  clock-names = "nfi_clk", "pad_clk", "ecc_clk";
  assigned-clocks = <&topckgen 73>,
      <&topckgen 79>;
  assigned-clock-parents = <&topckgen 25>,
      <&topckgen 46>;
  status = "disabled";
 };

 snor: snor@11014000 {
  compatible = "mediatek,mtk-snor";
  reg = <0x11014000 0x1000>;
  clocks = <&pericfg 21>,
    <&topckgen 80>;
  clock-names = "spi", "sf";
  status = "disabled";
  #address-cells = <1>;
  #size-cells = <0>;
 };

 ssusbsys: ssusbsys@1a000000 {
  compatible = "mediatek,mt7629-ssusbsys", "syscon";
  reg = <0x1a000000 0x1000>;
  #clock-cells = <1>;
 };

 xhci: usb@1a0c0000 {
  compatible = "mediatek,mt7629-xhci", "mediatek,mtk-xhci";
  reg = <0x1a0c0000 0x1000>, <0x1a0c3e00 0x0100>;
  reg-names = "mac", "ippc";
  power-domains = <&scpsys 2>;
  clocks = <&ssusbsys 3>,
    <&ssusbsys 2>,
    <&ssusbsys 4>,
    <&ssusbsys 5>;
  clock-names = "sys_ck", "ref_ck", "mcu_ck", "dma_ck";
  phys = <&u2port0 3>, <&u3port0 4>;
  status = "disabled";
 };

 u3phy: usb-phy@1a0c4000 {
  compatible = "mediatek,mt7629-tphy", "mediatek,generic-tphy-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1a0c4000 0x1000>;
  status = "disabled";

  u2port0: usb-phy@0 {
   reg = <0x0 0x0700>;
   #phy-cells = <1>;
   clocks = <&ssusbsys 1>;
   clock-names = "ref";
  };

  u3port0: usb-phy@700 {
   reg = <0x0700 0x0700>;
   #phy-cells = <1>;
  };
 };

 ethsys: syscon@1b000000 {
  compatible = "mediatek,mt7629-ethsys", "syscon";
  reg = <0x1b000000 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 eth: ethernet@1b100000 {
  compatible = "mediatek,mt7629-eth", "syscon";
  reg = <0x1b100000 0x20000>;
  clocks = <&topckgen 76>,
   <&topckgen 78>,
   <&ethsys 4>,
   <&ethsys 3>,
   <&ethsys 2>,
   <&ethsys 1>,
   <&ethsys 0>,
   <&sgmiisys0 0>,
   <&sgmiisys0 1>,
   <&sgmiisys0 2>,
   <&sgmiisys0 3>,
   <&sgmiisys1 0>,
   <&sgmiisys1 1>,
   <&sgmiisys1 2>,
   <&sgmiisys1 3>,
   <&apmixedsys 5>,
   <&apmixedsys 4>;
  clock-names = "ethif", "sgmiitop", "esw", "gp0", "gp1", "gp2",
    "fe", "sgmii_tx250m", "sgmii_rx250m",
    "sgmii_cdr_ref", "sgmii_cdr_fb",
    "sgmii2_tx250m", "sgmii2_rx250m",
    "sgmii2_cdr_ref", "sgmii2_cdr_fb",
    "sgmii_ck", "eth2pll";
  assigned-clocks = <&topckgen 76>,
      <&topckgen 78>;
  assigned-clock-parents = <&topckgen 40>,
      <&topckgen 55>;
  power-domains = <&scpsys 0>;
  resets = <&ethsys 6>;
  reset-names = "fe";
  mediatek,ethsys = <&ethsys>;
  mediatek,sgmiisys = <&sgmiisys0>;
  mediatek,infracfg = <&infracfg>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 sgmiisys0: syscon@1b128000 {
  compatible = "mediatek,mt7629-sgmiisys", "syscon";
  reg = <0x1b128000 0x1000>;
  #clock-cells = <1>;
 };

 sgmiisys1: syscon@1b130000 {
  compatible = "mediatek,mt7629-sgmiisys", "syscon";
  reg = <0x1b130000 0x1000>;
  #clock-cells = <1>;
 };

 pwm: pwm@11006000 {
  compatible = "mediatek,mt7629-pwm";
  reg = <0x11006000 0x1000>;
  #clock-cells = <1>;
  #pwm-cells = <2>;
  interrupts = <0 77 8>;
  clocks = <&topckgen 77>,
    <&pericfg 8>,
    <&pericfg 1>;
  clock-names = "top", "main", "pwm1";
  assigned-clocks = <&topckgen 77>;
  assigned-clock-parents = <&topckgen 45>;
  status = "disabled";
 };

};
# 10 "arch/arm/dts/.mt7629-rfb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/mt7629-rfb-u-boot.dtsi" 1







&infracfg {
 u-boot,dm-pre-reloc;
};

&pericfg {
 u-boot,dm-pre-reloc;
};

&timer0 {
 u-boot,dm-pre-reloc;
};

&mcucfg {
 u-boot,dm-pre-reloc;
};

&dramc {
 u-boot,dm-pre-reloc;
};

&apmixedsys {
 u-boot,dm-pre-reloc;
};

&topckgen {
 u-boot,dm-pre-reloc;
};

&uart0 {
 u-boot,dm-pre-reloc;
};

&snfi {
 u-boot,dm-pre-reloc;
};

&pinctrl {
 u-boot,dm-pre-reloc;
};

&snand {
 u-boot,dm-pre-reloc;
};
# 11 "arch/arm/dts/.mt7629-rfb.dtb.pre.tmp" 2

/ {
 model = "MediaTek MT7629 RFB";
 compatible = "mediatek,mt7629-rfb", "mediatek,mt7629";

 aliases {
  spi0 = &snor;
 };

 chosen {
  stdout-path = &uart0;
 };
};

&eth {
 status = "okay";
 mediatek,gmac-id = <0>;
 phy-mode = "sgmii";
 mediatek,switch = "mt7531";
 reset-gpios = <&gpio 28 0>;

 fixed-link {
  speed = <1000>;
  full-duplex;
 };
};

&pinctrl {
 state_default: pinmux_conf {
  u-boot,dm-pre-reloc;

  mux {
   function = "jtag";
   groups = "ephy_leds_jtag";
   u-boot,dm-pre-reloc;
  };
 };

 snfi_pins: snfi-pins {
  u-boot,dm-pre-reloc;

  mux {
   function = "flash";
   groups = "snfi";
   u-boot,dm-pre-reloc;
  };
 };

 snor_pins: snor-pins {
  mux {
   function = "flash";
   groups = "spi_nor";
  };
 };

 uart0_pins: uart0-default {
  mux {
   function = "uart";
   groups = "uart0_txd_rxd";
  };
 };

 watchdog_pins: watchdog-default {
  mux {
   function = "watchdog";
   groups = "watchdog";
  };
 };
};

&snfi {
 pinctrl-names = "default", "snfi";
 pinctrl-0 = <&snor_pins>;
 pinctrl-1 = <&snfi_pins>;
 status = "disabled";

 spi-flash@0{
  compatible = "jedec,spi-nor";
  reg = <0>;
  u-boot,dm-pre-reloc;
 };
};

&snor {
 pinctrl-names = "default";
 pinctrl-0 = <&snor_pins>;
 status = "okay";

 spi-flash@0{
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  u-boot,dm-pre-reloc;
 };
};

&snand {
 pinctrl-names = "default";
 pinctrl-0 = <&snfi_pins>;
 status = "okay";
 quad-spi;
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins>;
 status = "okay";
};

&xhci {
 status = "okay";
};

&u3phy {
 status = "okay";
};

&watchdog {
 pinctrl-names = "default";
 pinctrl-0 = <&watchdog_pins>;
 status = "okay";
};
# 1 "arch/arm/dts/mt7629-rfb-u-boot.dtsi" 1







&infracfg {
 u-boot,dm-pre-reloc;
};

&pericfg {
 u-boot,dm-pre-reloc;
};

&timer0 {
 u-boot,dm-pre-reloc;
};

&mcucfg {
 u-boot,dm-pre-reloc;
};

&dramc {
 u-boot,dm-pre-reloc;
};

&apmixedsys {
 u-boot,dm-pre-reloc;
};

&topckgen {
 u-boot,dm-pre-reloc;
};

&uart0 {
 u-boot,dm-pre-reloc;
};

&snfi {
 u-boot,dm-pre-reloc;
};

&pinctrl {
 u-boot,dm-pre-reloc;
};

&snand {
 u-boot,dm-pre-reloc;
};
# 135 "arch/arm/dts/.mt7629-rfb.dtb.pre.tmp" 2
