{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431594282359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431594282367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 04:04:42 2015 " "Processing started: Thu May 14 04:04:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431594282367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431594282367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_nes -c FPGA_nes " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_nes -c FPGA_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431594282368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1431594283088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_nes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_nes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_nes " "Found entity 1: FPGA_nes" {  } { { "FPGA_nes.bdf" "" { Schematic "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594306061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nes.v " "Can't analyze file -- file nes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1431594306064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/clock_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594306066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file master_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_clock " "Found entity 1: master_clock" {  } { { "master_clock.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594306069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_clock/master_clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file master_clock/master_clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_clock_0002 " "Found entity 1: master_clock_0002" {  } { { "master_clock/master_clock_0002.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock/master_clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594306072 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu.v " "Can't analyze file -- file alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1431594306077 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cpu.v " "Can't analyze file -- file cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1431594306081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594306085 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(332) " "Verilog HDL warning at cpu.sv(332): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 332 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1431594306088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(377) " "Verilog HDL warning at cpu.sv(377): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1431594306089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(461) " "Verilog HDL warning at cpu.sv(461): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1431594306089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.sv(464) " "Verilog HDL information at cpu.sv(464): always construct contains both blocking and non-blocking assignments" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431594306090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306091 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu " "Found entity 2: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594306091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594306091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_nes " "Elaborating entity \"FPGA_nes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431594307181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:inst " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:inst\"" {  } { { "FPGA_nes.bdf" "inst" { Schematic "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf" { { 408 472 632 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_gen.v(34) " "Verilog HDL assignment warning at clock_gen.v(34): truncated value with size 32 to match size of target (4)" {  } { { "clock_gen.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/clock_gen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594307669 "|FPGA_nes|main:inst|clock_gen:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_clock master_clock:inst9 " "Elaborating entity \"master_clock\" for hierarchy \"master_clock:inst9\"" {  } { { "FPGA_nes.bdf" "inst9" { Schematic "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf" { { 368 280 440 512 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_clock_0002 master_clock:inst9\|master_clock_0002:master_clock_inst " "Elaborating entity \"master_clock_0002\" for hierarchy \"master_clock:inst9\|master_clock_0002:master_clock_inst\"" {  } { { "master_clock.v" "master_clock_inst" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll master_clock:inst9\|master_clock_0002:master_clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"master_clock:inst9\|master_clock_0002:master_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "master_clock/master_clock_0002.v" "altera_pll_i" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock/master_clock_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307810 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1431594307937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_clock:inst9\|master_clock_0002:master_clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"master_clock:inst9\|master_clock_0002:master_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "master_clock/master_clock_0002.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock/master_clock_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431594307937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_clock:inst9\|master_clock_0002:master_clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"master_clock:inst9\|master_clock_0002:master_clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 22.0 MHz " "Parameter \"reference_clock_frequency\" = \"22.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 22.000000 MHz " "Parameter \"output_clock_frequency0\" = \"22.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307961 ""}  } { { "master_clock/master_clock_0002.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/master_clock/master_clock_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431594307961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:inst1 " "Elaborating entity \"mem\" for hierarchy \"mem:inst1\"" {  } { { "FPGA_nes.bdf" "inst1" { Schematic "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf" { { 376 816 1072 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594307977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431594309574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.hex " "Parameter \"init_file\" = \"mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309576 ""}  } { { "mem.v" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/mem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431594309576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aov1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aov1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aov1 " "Found entity 1: altsyncram_aov1" {  } { { "db/altsyncram_aov1.tdf" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/altsyncram_aov1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594309955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594309955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aov1 mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated " "Elaborating entity \"altsyncram_aov1\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594309956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594310065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594310065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_aov1.tdf" "decode2" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/altsyncram_aov1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594310065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594310163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594310163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_aov1.tdf" "rden_decode_b" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/altsyncram_aov1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594310164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431594310322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431594310322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\|mux_tfb:mux3 " "Elaborating entity \"mux_tfb\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_aov1:auto_generated\|mux_tfb:mux3\"" {  } { { "db/altsyncram_aov1.tdf" "mux3" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/db/altsyncram_aov1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594310323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst2 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst2\"" {  } { { "FPGA_nes.bdf" "inst2" { Schematic "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf" { { 176 816 1056 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431594310368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_jsr cpu.sv(142) " "Verilog HDL or VHDL warning at cpu.sv(142): object \"i_jsr\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310430 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_rti cpu.sv(143) " "Verilog HDL or VHDL warning at cpu.sv(143): object \"i_rti\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310430 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_rts cpu.sv(144) " "Verilog HDL or VHDL warning at cpu.sv(144): object \"i_rts\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310430 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_nop cpu.sv(211) " "Verilog HDL or VHDL warning at cpu.sv(211): object \"i_nop\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310431 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac cpu.sv(334) " "Verilog HDL or VHDL warning at cpu.sv(334): object \"ac\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310431 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x cpu.sv(335) " "Verilog HDL or VHDL warning at cpu.sv(335): object \"x\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310431 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y cpu.sv(336) " "Verilog HDL or VHDL warning at cpu.sv(336): object \"y\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310431 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignored cpu.sv(430) " "Verilog HDL or VHDL warning at cpu.sv(430): object \"ignored\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310437 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "breakn cpu.sv(431) " "Verilog HDL or VHDL warning at cpu.sv(431): object \"breakn\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310437 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decimal cpu.sv(432) " "Verilog HDL or VHDL warning at cpu.sv(432): object \"decimal\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310437 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interrupt cpu.sv(433) " "Verilog HDL or VHDL warning at cpu.sv(433): object \"interrupt\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310437 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crossed cpu.sv(448) " "Verilog HDL or VHDL warning at cpu.sv(448): object \"crossed\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431594310438 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cpu.sv(248) " "Verilog HDL assignment warning at cpu.sv(248): truncated value with size 32 to match size of target (2)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310489 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.sv(310) " "Verilog HDL assignment warning at cpu.sv(310): truncated value with size 32 to match size of target (5)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310491 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(375) " "Verilog HDL assignment warning at cpu.sv(375): truncated value with size 32 to match size of target (8)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310493 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 cpu.sv(390) " "Verilog HDL assignment warning at cpu.sv(390): truncated value with size 16 to match size of target (8)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310493 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 cpu.sv(393) " "Verilog HDL assignment warning at cpu.sv(393): truncated value with size 24 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310494 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(437) " "Verilog HDL assignment warning at cpu.sv(437): truncated value with size 32 to match size of target (1)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310495 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(450) " "Verilog HDL assignment warning at cpu.sv(450): truncated value with size 32 to match size of target (8)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310495 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(467) " "Verilog HDL assignment warning at cpu.sv(467): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310495 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 cpu.sv(517) " "Verilog HDL assignment warning at cpu.sv(517): truncated value with size 16 to match size of target (8)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310496 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(518) " "Verilog HDL assignment warning at cpu.sv(518): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310496 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(521) " "Verilog HDL assignment warning at cpu.sv(521): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310497 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(536) " "Verilog HDL assignment warning at cpu.sv(536): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310497 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(539) " "Verilog HDL assignment warning at cpu.sv(539): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310497 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(562) " "Verilog HDL assignment warning at cpu.sv(562): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310497 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(574) " "Verilog HDL assignment warning at cpu.sv(574): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310498 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(590) " "Verilog HDL assignment warning at cpu.sv(590): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310498 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(595) " "Verilog HDL assignment warning at cpu.sv(595): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310499 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(616) " "Verilog HDL assignment warning at cpu.sv(616): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310500 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(626) " "Verilog HDL assignment warning at cpu.sv(626): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310500 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(631) " "Verilog HDL assignment warning at cpu.sv(631): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310501 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(662) " "Verilog HDL assignment warning at cpu.sv(662): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310501 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(665) " "Verilog HDL assignment warning at cpu.sv(665): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310501 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(672) " "Verilog HDL assignment warning at cpu.sv(672): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310501 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(681) " "Verilog HDL assignment warning at cpu.sv(681): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310502 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(691) " "Verilog HDL assignment warning at cpu.sv(691): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310502 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(734) " "Verilog HDL assignment warning at cpu.sv(734): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310503 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(742) " "Verilog HDL assignment warning at cpu.sv(742): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310503 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(744) " "Verilog HDL assignment warning at cpu.sv(744): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431594310504 "|FPGA_nes|cpu:inst2"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cpu.sv(754) " "Verilog HDL warning at cpu.sv(754): ignoring unsupported system task" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 754 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1431594310504 "|FPGA_nes|cpu:inst2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[7\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[7\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cpu.sv(265) " "Constant driver at cpu.sv(265)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 265 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[6\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[6\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[5\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[5\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[4\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[4\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[3\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[3\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[2\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[2\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310557 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[1\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[1\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[3\]\[0\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[3\]\[0\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[7\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[7\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[6\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[6\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[5\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[5\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[4\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[4\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[3\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[3\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[2\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[2\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[1\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[1\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[2\]\[0\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[2\]\[0\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[1\]\[7\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[1\]\[7\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "registers\[1\]\[6\] cpu.sv(464) " "Can't resolve multiple constant drivers for net \"registers\[1\]\[6\]\" at cpu.sv(464)" {  } { { "cpu.sv" "" { Text "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/cpu.sv" 464 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431594310558 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:inst2 " "Can't elaborate user hierarchy \"cpu:inst2\"" {  } { { "FPGA_nes.bdf" "inst2" { Schematic "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/FPGA_nes.bdf" { { 176 816 1056 288 "inst2" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431594310563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/output_files/FPGA_nes.map.smsg " "Generated suppressed messages file C:/Users/Andrew/Documents/GitHub/NESProject/FPGA_nes/output_files/FPGA_nes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431594310732 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 46 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431594310891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 14 04:05:10 2015 " "Processing ended: Thu May 14 04:05:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431594310891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431594310891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431594310891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431594310891 ""}
