{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726710169638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726710169638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 21:42:49 2024 " "Processing started: Wed Sep 18 21:42:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726710169638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710169638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcomputer -c microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcomputer -c microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710169638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726710170057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726710170057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem_128b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem_128b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_memory_128B-rtl " "Found design unit 1: inst_memory_128B-rtl" {  } { { "inst_mem_128B.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/inst_mem_128B.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_memory_128B " "Found entity 1: inst_memory_128B" {  } { { "inst_mem_128B.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/inst_mem_128B.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_64b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem_64b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory_64B-rtl " "Found design unit 1: data_memory_64B-rtl" {  } { { "data_mem_64B.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/data_mem_64B.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory_64B " "Found entity 1: data_memory_64B" {  } { { "data_mem_64B.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/data_mem_64B.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32-behavioural " "Found design unit 1: ALU_32-behavioural" {  } { { "alu_32.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/alu_32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32 " "Found entity 1: ALU_32" {  } { { "alu_32.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/alu_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcomputer-rtl " "Found design unit 1: microcomputer-rtl" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcomputer " "Found entity 1: microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioural " "Found design unit 1: hex-behavioural" {  } { { "hex.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-rtl " "Found design unit 1: mips-rtl" {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182857 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726710182857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microcomputer " "Elaborating entity \"microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726710182903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow microcomputer.vhd(87) " "Verilog HDL or VHDL warning at microcomputer.vhd(87): object \"overflow\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "invalid microcomputer.vhd(88) " "Verilog HDL or VHDL warning at microcomputer.vhd(88): object \"invalid\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone6 microcomputer.vhd(96) " "Verilog HDL or VHDL warning at microcomputer.vhd(96): object \"plusone6\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plusone7 microcomputer.vhd(97) " "Verilog HDL or VHDL warning at microcomputer.vhd(97): object \"plusone7\" assigned a value but never read" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "aluout microcomputer.vhd(232) " "VHDL warning at microcomputer.vhd(232): sensitivity list already contains aluout" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(266) " "VHDL Process Statement warning at microcomputer.vhd(266): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(267) " "VHDL Process Statement warning at microcomputer.vhd(267): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(268) " "VHDL Process Statement warning at microcomputer.vhd(268): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(269) " "VHDL Process Statement warning at microcomputer.vhd(269): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(270) " "VHDL Process Statement warning at microcomputer.vhd(270): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(271) " "VHDL Process Statement warning at microcomputer.vhd(271): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(272) " "VHDL Process Statement warning at microcomputer.vhd(272): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc4 microcomputer.vhd(273) " "VHDL Process Statement warning at microcomputer.vhd(273): signal \"pc4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt microcomputer.vhd(277) " "VHDL Process Statement warning at microcomputer.vhd(277): signal \"rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt microcomputer.vhd(278) " "VHDL Process Statement warning at microcomputer.vhd(278): signal \"rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd microcomputer.vhd(281) " "VHDL Process Statement warning at microcomputer.vhd(281): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd microcomputer.vhd(282) " "VHDL Process Statement warning at microcomputer.vhd(282): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(285) " "VHDL Process Statement warning at microcomputer.vhd(285): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(294) " "VHDL Process Statement warning at microcomputer.vhd(294): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(303) " "VHDL Process Statement warning at microcomputer.vhd(303): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(313) " "VHDL Process Statement warning at microcomputer.vhd(313): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regrd microcomputer.vhd(316) " "VHDL Process Statement warning at microcomputer.vhd(316): signal \"regrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regrd microcomputer.vhd(317) " "VHDL Process Statement warning at microcomputer.vhd(317): signal \"regrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(323) " "VHDL Process Statement warning at microcomputer.vhd(323): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(327) " "VHDL Process Statement warning at microcomputer.vhd(327): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(328) " "VHDL Process Statement warning at microcomputer.vhd(328): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(329) " "VHDL Process Statement warning at microcomputer.vhd(329): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(330) " "VHDL Process Statement warning at microcomputer.vhd(330): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(331) " "VHDL Process Statement warning at microcomputer.vhd(331): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memout microcomputer.vhd(332) " "VHDL Process Statement warning at microcomputer.vhd(332): signal \"memout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control microcomputer.vhd(333) " "VHDL Process Statement warning at microcomputer.vhd(333): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR microcomputer.vhd(232) " "VHDL Process Statement warning at microcomputer.vhd(232): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[0\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[1\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[2\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[3\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[4\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[5\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[6\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[7\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[8\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] microcomputer.vhd(232) " "Inferred latch for \"LEDR\[9\]\" at microcomputer.vhd(232)" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:CPU_1 " "Elaborating entity \"mips\" for hierarchy \"mips:CPU_1\"" {  } { { "microcomputer.vhd" "CPU_1" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memory_address_mips mips.vhd(18) " "VHDL Signal Declaration warning at mips.vhd(18): used implicit default value for signal \"memory_address_mips\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memory_write_mips mips.vhd(23) " "VHDL Signal Declaration warning at mips.vhd(23): used implicit default value for signal \"memory_write_mips\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "invalid mips.vhd(41) " "VHDL Signal Declaration warning at mips.vhd(41): used implicit default value for signal \"invalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zero mips.vhd(42) " "Verilog HDL or VHDL warning at mips.vhd(42): object \"Zero\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcsrc mips.vhd(43) " "VHDL Signal Declaration warning at mips.vhd(43): used implicit default value for signal \"pcsrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDst mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrc mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemtoReg mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Branch mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Jump mips.vhd(44) " "VHDL Signal Declaration warning at mips.vhd(44): used implicit default value for signal \"Jump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUOp mips.vhd(45) " "VHDL Signal Declaration warning at mips.vhd(45): used implicit default value for signal \"ALUOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regrd mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"regrd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wn mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"wn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rt mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"rt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd mips.vhd(46) " "VHDL Signal Declaration warning at mips.vhd(46): used implicit default value for signal \"rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wd mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"wd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd1 mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"rd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd2 mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"rd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jumpaddress mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"jumpaddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btgt mips.vhd(47) " "VHDL Signal Declaration warning at mips.vhd(47): used implicit default value for signal \"btgt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Registers mips.vhd(51) " "Verilog HDL or VHDL warning at mips.vhd(51): object \"Registers\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_next mips.vhd(170) " "VHDL Process Statement warning at mips.vhd(170): signal \"pc_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 "|microcomputer|mips:CPU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32 mips:CPU_1\|ALU_32:ALU_32_1 " "Elaborating entity \"ALU_32\" for hierarchy \"mips:CPU_1\|ALU_32:ALU_32_1\"" {  } { { "mips.vhd" "ALU_32_1" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/mips.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710182919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU mips:CPU_1\|ALU_32:ALU_32_1\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"mips:CPU_1\|ALU_32:ALU_32_1\|ALU:ALU_0\"" {  } { { "alu_32.vhd" "ALU_0" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/alu_32.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710182935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory_128B inst_memory_128B:MEMORY_1 " "Elaborating entity \"inst_memory_128B\" for hierarchy \"inst_memory_128B:MEMORY_1\"" {  } { { "microcomputer.vhd" "MEMORY_1" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710182935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_64B data_memory_64B:MEMORY_2 " "Elaborating entity \"data_memory_64B\" for hierarchy \"data_memory_64B:MEMORY_2\"" {  } { { "microcomputer.vhd" "MEMORY_2" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710182935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM data_mem_64B.vhd(73) " "VHDL Process Statement warning at data_mem_64B.vhd(73): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem_64B.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/data_mem_64B.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726710182935 "|microcomputer|data_memory_64B:MEMORY_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "microcomputer.vhd" "h0" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710182935 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "48 64 0 2 2 " "48 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 31 " "Addresses ranging from 0 to 31 are not initialized" {  } { { "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/db/microcomputer.ram0_data_memory_64B_a9866444.hdl.mif" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/db/microcomputer.ram0_data_memory_64B_a9866444.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1726710183295 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "48 63 " "Addresses ranging from 48 to 63 are not initialized" {  } { { "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/db/microcomputer.ram0_data_memory_64B_a9866444.hdl.mif" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/db/microcomputer.ram0_data_memory_64B_a9866444.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1726710183295 ""}  } { { "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/db/microcomputer.ram0_data_memory_64B_a9866444.hdl.mif" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/db/microcomputer.ram0_data_memory_64B_a9866444.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1726710183295 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "data_memory_64B:MEMORY_2\|RAM " "RAM logic \"data_memory_64B:MEMORY_2\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "data_mem_64B.vhd" "RAM" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/data_mem_64B.vhd" 43 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1726710183326 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726710183326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726710183759 "|microcomputer|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726710183759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726710183828 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2032 " "2032 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726710184234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726710184789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726710184789 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "microcomputer.vhd" "" { Text "C:/Users/vramy/Downloads/sep16_Assignment/sep16_Assignment/microcomputer.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726710184910 "|microcomputer|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726710184910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726710184920 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726710184920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726710184920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726710184920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726710184974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 21:43:04 2024 " "Processing ended: Wed Sep 18 21:43:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726710184974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726710184974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726710184974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726710184974 ""}
