Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'MainModule'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a200t-fbg484-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o MainModule_map.ncd MainModule.ngd MainModule.pcf 
Target Device  : xc7a200t
Target Package : fbg484
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Mon May 16 21:13:20 2022
