(pcb "C:\msys64\home\meesokim\msx-cartridge\rpemv1\rpmcv4.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  124460 -121285  124239 -121266  124026 -121208  123825 -121115
            123644 -120988  123487 -120831  123360 -120650  123267 -120449
            123209 -120236  123190 -120015  123190 -60960  123209 -60739.5
            123267 -60525.6  123360 -60325  123487 -60143.7  123644 -59987.1
            123825 -59860.1  124026 -59766.6  124239 -59709.3  124460 -59690
            175260 -59690  175481 -59709.3  175694 -59766.6  175895 -59860.1
            176076 -59987.1  176233 -60143.7  176360 -60325  176453 -60525.6
            176511 -60739.5  176530 -60960  176530 -120015  176511 -120236
            176453 -120449  176360 -120650  176233 -120831  176076 -120988
            175895 -121115  175694 -121208  175481 -121266  175260 -121285
            124460 -121285  124460 -121285)
    )
    (plane GND (polygon F.Cu 0  176530 -121920  123190 -121920  123190 -59690  176530 -59690))
    (plane GND (polygon B.Cu 0  176530 -121920  123190 -121920  123190 -59690  176530 -59690))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_0603_HandSoldering
      (place C1 161290 -69850 front 180 (PN 0.33uF))
      (place C3 138430 -69850 front 0 (PN 0.33uF))
    )
    (component Capacitors_SMD:CP_Elec_4x4.5
      (place C2 168910 -69850 front 0 (PN 10uF))
      (place C4 130810 -69850 front 180 (PN 10uF))
    )
    (component Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.54mm
      (place J1 125730 -109474 front 90 (PN RPi_GPIO))
      (place J4 125730 -119380 back 90 (PN RPi_GPIO))
    )
    (component Pin_Headers:Pin_Header_Straight_2x02_Pitch2.54mm
      (place J2 173990 -106934 front 180 (PN Conn_02x02_Odd_Even))
    )
    (component Pin_Headers:Pin_Header_Angled_1x05_Pitch2.54mm
      (place J3 144780 -73660 front 90 (PN Conn_01x05_Male))
    )
    (component Resistors_SMD:R_0603_HandSoldering
      (place R1 161290 -72390 front 180 (PN 270R))
      (place R2 161290 -67310 front 180 (PN 150R))
      (place R3 138430 -72390 front 0 (PN 270R))
      (place R4 138430 -67310 front 0 (PN 150R))
    )
    (component "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm"
      (place U1 132080 -90170 front 0 (PN 74LS373))
      (place U2 149860 -90170 front 0 (PN 74LS373))
      (place U4 166370 -90170 front 0 (PN 74LS373))
      (place U6 139700 -90170 back 0 (PN 74HC244))
    )
    (component "Housings_DIP:DIP-40_W15.24mm_Socket"
      (place U3 125730 -77470 front 90 (PN Z80CPU))
    )
    (component "Housings_SOIC:SOIC-24W_7.5x15.4mm_Pitch1.27mm"
      (place U5 161290 -90170 back 90 (PN LVC4245))
    )
    (component MSX:srxg
      (place G*** 150495 -68580 back 0 (PN LOGO))
    )
  )
  (library
    (image Capacitors_SMD:C_0603_HandSoldering
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 120  350 -600  -350 -600))
      (outline (path signal 50  -1800 650  1800 650))
      (outline (path signal 50  -1800 650  -1800 -650))
      (outline (path signal 50  1800 -650  1800 650))
      (outline (path signal 50  1800 -650  -1800 -650))
      (pin Rect[T]Pad_1200x750_um 1 -950 0)
      (pin Rect[T]Pad_1200x750_um 2 950 0)
    )
    (image Capacitors_SMD:CP_Elec_4x4.5
      (outline (path signal 100  2102.38 0  1999.48 -649.671  1700.86 -1235.75  1235.75 -1700.86
            649.671 -1999.48  0 -2102.38  -649.671 -1999.48  -1235.75 -1700.86
            -1700.86 -1235.75  -1999.48 -649.671  -2102.38 0  -1999.48 649.671
            -1700.86 1235.75  -1235.75 1700.86  -649.671 1999.48  0 2102.38
            649.671 1999.48  1235.75 1700.86  1700.86 1235.75  1999.48 649.671))
      (outline (path signal 100  2130 -2120  2130 2150))
      (outline (path signal 100  -1460 -2120  2130 -2120))
      (outline (path signal 100  -2130 -1450  -1460 -2120))
      (outline (path signal 100  -2130 1470  -2130 -1450))
      (outline (path signal 100  -1460 2150  -2130 1470))
      (outline (path signal 100  2130 2150  -1460 2150))
      (outline (path signal 120  2290 2300  2290 1130))
      (outline (path signal 120  2290 -2270  2290 -1100))
      (outline (path signal 120  -2290 -1510  -2290 -1100))
      (outline (path signal 120  -2290 1540  -2290 1130))
      (outline (path signal 120  -1520 2300  2290 2300))
      (outline (path signal 120  -1520 2300  -2290 1540))
      (outline (path signal 120  -1520 -2270  2290 -2270))
      (outline (path signal 120  -1520 -2270  -2290 -1510))
      (outline (path signal 50  -3350 2400  3350 2400))
      (outline (path signal 50  -3350 2400  -3350 -2370))
      (outline (path signal 50  3350 -2370  3350 2400))
      (outline (path signal 50  3350 -2370  -3350 -2370))
      (pin Rect[T]Pad_2600x1600_um (rotate 180) 1 -1800 0)
      (pin Rect[T]Pad_2600x1600_um (rotate 180) 2 1800 0)
    )
    (image Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  -3810 1270  -3810 -49530))
      (outline (path signal 100  -3810 -49530  1270 -49530))
      (outline (path signal 100  1270 -49530  1270 1270))
      (outline (path signal 100  1270 1270  -3810 1270))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  1330 -49590  -3870 -49590))
      (outline (path signal 120  -3870 -49590  -3870 1330))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 0  1330 1330))
      (outline (path signal 120  1330 1330  60 1330))
      (outline (path signal 50  -4350 1800  -4350 -50050))
      (outline (path signal 50  -4350 -50050  1800 -50050))
      (outline (path signal 50  1800 -50050  1800 1800))
      (outline (path signal 50  1800 1800  -4350 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 -2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 -2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 -2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 -2540 -48260)
    )
    (image Pin_Headers:Pin_Header_Straight_2x02_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -3870  3870 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  3870 1330  3870 -3870))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  4350 -4350))
      (outline (path signal 50  4350 -4350  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
    )
    (image Pin_Headers:Pin_Header_Angled_1x05_Pitch2.54mm
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -11430))
      (outline (path signal 100  4040 -11430  1500 -11430))
      (outline (path signal 100  1500 -11430  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 120  1440 1330  1440 -11490))
      (outline (path signal 120  1440 -11490  4100 -11490))
      (outline (path signal 120  4100 -11490  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  10550 -11950))
      (outline (path signal 50  10550 -11950  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image Resistors_SMD:R_0603_HandSoldering
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  500 -680  -500 -680))
      (outline (path signal 120  -500 680  500 680))
      (outline (path signal 50  -1960 700  1950 700))
      (outline (path signal 50  -1960 700  -1960 -700))
      (outline (path signal 50  1950 -700  1950 700))
      (outline (path signal 50  1950 -700  -1960 -700))
      (pin Rect[T]Pad_1200x900_um 1 -1100 0)
      (pin Rect[T]Pad_1200x900_um 2 1100 0)
    )
    (image "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm"
      (outline (path signal 150  -2750 6400  3750 6400))
      (outline (path signal 150  3750 6400  3750 -6400))
      (outline (path signal 150  3750 -6400  -3750 -6400))
      (outline (path signal 150  -3750 -6400  -3750 5400))
      (outline (path signal 150  -3750 5400  -2750 6400))
      (outline (path signal 50  -5950 6750  -5950 -6750))
      (outline (path signal 50  5950 6750  5950 -6750))
      (outline (path signal 50  -5950 6750  5950 6750))
      (outline (path signal 50  -5950 -6750  5950 -6750))
      (outline (path signal 150  -3875 6575  -3875 6325))
      (outline (path signal 150  3875 6575  3875 6240))
      (outline (path signal 150  3875 -6575  3875 -6240))
      (outline (path signal 150  -3875 -6575  -3875 -6240))
      (outline (path signal 150  -3875 6575  3875 6575))
      (outline (path signal 150  -3875 -6575  3875 -6575))
      (outline (path signal 150  -3875 6325  -5675 6325))
      (pin Rect[T]Pad_1950x600_um 1 -4700 5715)
      (pin Rect[T]Pad_1950x600_um 2 -4700 4445)
      (pin Rect[T]Pad_1950x600_um 3 -4700 3175)
      (pin Rect[T]Pad_1950x600_um 4 -4700 1905)
      (pin Rect[T]Pad_1950x600_um 5 -4700 635)
      (pin Rect[T]Pad_1950x600_um 6 -4700 -635)
      (pin Rect[T]Pad_1950x600_um 7 -4700 -1905)
      (pin Rect[T]Pad_1950x600_um 8 -4700 -3175)
      (pin Rect[T]Pad_1950x600_um 9 -4700 -4445)
      (pin Rect[T]Pad_1950x600_um 10 -4700 -5715)
      (pin Rect[T]Pad_1950x600_um 11 4700 -5715)
      (pin Rect[T]Pad_1950x600_um 12 4700 -4445)
      (pin Rect[T]Pad_1950x600_um 13 4700 -3175)
      (pin Rect[T]Pad_1950x600_um 14 4700 -1905)
      (pin Rect[T]Pad_1950x600_um 15 4700 -635)
      (pin Rect[T]Pad_1950x600_um 16 4700 635)
      (pin Rect[T]Pad_1950x600_um 17 4700 1905)
      (pin Rect[T]Pad_1950x600_um 18 4700 3175)
      (pin Rect[T]Pad_1950x600_um 19 4700 4445)
      (pin Rect[T]Pad_1950x600_um 20 4700 5715)
    )
    (image "Housings_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_2000x1700_um 1 0 0)
      (pin Oval[A]Pad_2000x1700_um 21 15240 -48260)
      (pin Oval[A]Pad_2000x1700_um 2 0 -2540)
      (pin Oval[A]Pad_2000x1700_um 22 15240 -45720)
      (pin Oval[A]Pad_2000x1700_um 3 0 -5080)
      (pin Oval[A]Pad_2000x1700_um 23 15240 -43180)
      (pin Oval[A]Pad_2000x1700_um 4 0 -7620)
      (pin Oval[A]Pad_2000x1700_um 24 15240 -40640)
      (pin Oval[A]Pad_2000x1700_um 5 0 -10160)
      (pin Oval[A]Pad_2000x1700_um 25 15240 -38100)
      (pin Oval[A]Pad_2000x1700_um 6 0 -12700)
      (pin Oval[A]Pad_2000x1700_um 26 15240 -35560)
      (pin Oval[A]Pad_2000x1700_um 7 0 -15240)
      (pin Oval[A]Pad_2000x1700_um 27 15240 -33020)
      (pin Oval[A]Pad_2000x1700_um 8 0 -17780)
      (pin Oval[A]Pad_2000x1700_um 28 15240 -30480)
      (pin Oval[A]Pad_2000x1700_um 9 0 -20320)
      (pin Oval[A]Pad_2000x1700_um 29 15240 -27940)
      (pin Oval[A]Pad_2000x1700_um 10 0 -22860)
      (pin Oval[A]Pad_2000x1700_um 30 15240 -25400)
      (pin Oval[A]Pad_2000x1700_um 11 0 -25400)
      (pin Oval[A]Pad_2000x1700_um 31 15240 -22860)
      (pin Oval[A]Pad_2000x1700_um 12 0 -27940)
      (pin Oval[A]Pad_2000x1700_um 32 15240 -20320)
      (pin Oval[A]Pad_2000x1700_um 13 0 -30480)
      (pin Oval[A]Pad_2000x1700_um 33 15240 -17780)
      (pin Oval[A]Pad_2000x1700_um 14 0 -33020)
      (pin Oval[A]Pad_2000x1700_um 34 15240 -15240)
      (pin Oval[A]Pad_2000x1700_um 15 0 -35560)
      (pin Oval[A]Pad_2000x1700_um 35 15240 -12700)
      (pin Oval[A]Pad_2000x1700_um 16 0 -38100)
      (pin Oval[A]Pad_2000x1700_um 36 15240 -10160)
      (pin Oval[A]Pad_2000x1700_um 17 0 -40640)
      (pin Oval[A]Pad_2000x1700_um 37 15240 -7620)
      (pin Oval[A]Pad_2000x1700_um 18 0 -43180)
      (pin Oval[A]Pad_2000x1700_um 38 15240 -5080)
      (pin Oval[A]Pad_2000x1700_um 19 0 -45720)
      (pin Oval[A]Pad_2000x1700_um 39 15240 -2540)
      (pin Oval[A]Pad_2000x1700_um 20 0 -48260)
      (pin Oval[A]Pad_2000x1700_um 40 15240 0)
    )
    (image "Housings_SOIC:SOIC-24W_7.5x15.4mm_Pitch1.27mm"
      (outline (path signal 150  -2750 7700  3750 7700))
      (outline (path signal 150  3750 7700  3750 -7700))
      (outline (path signal 150  3750 -7700  -3750 -7700))
      (outline (path signal 150  -3750 -7700  -3750 6700))
      (outline (path signal 150  -3750 6700  -2750 7700))
      (outline (path signal 50  -5950 8050  -5950 -8050))
      (outline (path signal 50  5950 8050  5950 -8050))
      (outline (path signal 50  -5950 8050  5950 8050))
      (outline (path signal 50  -5950 -8050  5950 -8050))
      (outline (path signal 150  -3875 7875  -3875 7600))
      (outline (path signal 150  3875 7875  3875 7510))
      (outline (path signal 150  3875 -7875  3875 -7510))
      (outline (path signal 150  -3875 -7875  -3875 -7510))
      (outline (path signal 150  -3875 7875  3875 7875))
      (outline (path signal 150  -3875 -7875  3875 -7875))
      (outline (path signal 150  -3875 7600  -5700 7600))
      (pin Rect[T]Pad_2000x600_um 1 -4700 6985)
      (pin Rect[T]Pad_2000x600_um 2 -4700 5715)
      (pin Rect[T]Pad_2000x600_um 3 -4700 4445)
      (pin Rect[T]Pad_2000x600_um 4 -4700 3175)
      (pin Rect[T]Pad_2000x600_um 5 -4700 1905)
      (pin Rect[T]Pad_2000x600_um 6 -4700 635)
      (pin Rect[T]Pad_2000x600_um 7 -4700 -635)
      (pin Rect[T]Pad_2000x600_um 8 -4700 -1905)
      (pin Rect[T]Pad_2000x600_um 9 -4700 -3175)
      (pin Rect[T]Pad_2000x600_um 10 -4700 -4445)
      (pin Rect[T]Pad_2000x600_um 11 -4700 -5715)
      (pin Rect[T]Pad_2000x600_um 12 -4700 -6985)
      (pin Rect[T]Pad_2000x600_um 13 4700 -6985)
      (pin Rect[T]Pad_2000x600_um 14 4700 -5715)
      (pin Rect[T]Pad_2000x600_um 15 4700 -4445)
      (pin Rect[T]Pad_2000x600_um 16 4700 -3175)
      (pin Rect[T]Pad_2000x600_um 17 4700 -1905)
      (pin Rect[T]Pad_2000x600_um 18 4700 -635)
      (pin Rect[T]Pad_2000x600_um 19 4700 635)
      (pin Rect[T]Pad_2000x600_um 20 4700 1905)
      (pin Rect[T]Pad_2000x600_um 21 4700 3175)
      (pin Rect[T]Pad_2000x600_um 22 4700 4445)
      (pin Rect[T]Pad_2000x600_um 23 4700 5715)
      (pin Rect[T]Pad_2000x600_um 24 4700 6985)
    )
    (image MSX:srxg
    )
    (padstack Oval[A]Pad_2000x1700_um
      (shape (path F.Cu 1700  -150 0  150 0))
      (shape (path B.Cu 1700  -150 0  150 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x600_um
      (shape (rect F.Cu -1000 -300 1000 300))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (shape (rect B.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[T]Pad_2600x1600_um
      (shape (rect F.Cu -1300 -800 1300 800))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x750_um
      (shape (rect F.Cu -600 -375 600 375))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x900_um
      (shape (rect F.Cu -600 -450 600 450))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1950x600_um
      (shape (rect F.Cu -975 -300 975 300))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C3-2 J1-6 J1-9 J1-14 J1-20 J1-25 J1-30 J1-34 J1-39 J3-2 R2-2 R4-2
        U1-1 U1-10 U2-1 U2-10 U3-29 U4-1 U4-10 U5-11 U5-12 U5-13 U6-1 U6-10 U6-19
        J4-6 J4-9 J4-14 J4-20 J4-25 J4-30 J4-34 J4-39)
    )
    (net +5V
      (pins J1-2 J1-4 U3-11 U5-1 J4-2 J4-4)
    )
    (net /RD3
      (pins J1-5 U2-14 U5-19 J4-5)
    )
    (net /RD4
      (pins J1-7 U2-7 U5-16 J4-7)
    )
    (net /RD6
      (pins J1-31 U2-3 U5-14 J4-31)
    )
    (net /RD7
      (pins J1-26 U2-4 U5-15 J4-26)
    )
    (net /RD0
      (pins J1-27 U2-17 U5-20 J4-27)
    )
    (net /RD1
      (pins J1-28 U2-18 U5-21 J4-28)
    )
    (net /RD2
      (pins J1-3 U2-13 U5-18 J4-3)
    )
    (net /RD5
      (pins J1-29 U2-8 U5-17 J4-29)
    )
    (net /RFSH
      (pins U3-28 U4-6)
    )
    (net /INT
      (pins U3-16 U6-4)
    )
    (net /M1
      (pins U3-27 U4-9)
    )
    (net /IORQ
      (pins U3-20 U4-16)
    )
    (net /MREQ
      (pins U3-19 U4-19)
    )
    (net /WR
      (pins U3-22 U4-15)
    )
    (net /RD
      (pins U3-21 U4-12)
    )
    (net /RESET
      (pins U3-26 U6-2)
    )
    (net /A9
      (pins U1-5 U3-39)
    )
    (net /A15
      (pins U1-19 U3-5)
    )
    (net /A11
      (pins U1-9 U3-1)
    )
    (net /A10
      (pins U1-6 U3-40)
    )
    (net /A7
      (pins U2-5 U3-37)
    )
    (net /A6
      (pins U2-2 U3-36)
    )
    (net /A12
      (pins U1-12 U3-2)
    )
    (net /A8
      (pins U1-2 U3-38)
    )
    (net /A14
      (pins U1-16 U3-4)
    )
    (net /A13
      (pins U1-15 U3-3)
    )
    (net /A1
      (pins U2-19 U3-31)
    )
    (net /A0
      (pins U2-16 U3-30)
    )
    (net /A3
      (pins U2-15 U3-33)
    )
    (net /A2
      (pins U2-12 U3-32)
    )
    (net /A5
      (pins U2-9 U3-35)
    )
    (net /A4
      (pins U2-6 U3-34)
    )
    (net /D1
      (pins U3-15 U5-3)
    )
    (net /D0
      (pins U3-14 U5-4)
    )
    (net /D3
      (pins U3-8 U5-5)
    )
    (net /D2
      (pins U3-12 U5-6)
    )
    (net /D5
      (pins U3-9 U5-7)
    )
    (net /D4
      (pins U3-7 U5-8)
    )
    (net /D7
      (pins U3-13 U5-9)
    )
    (net /D6
      (pins U3-10 U5-10)
    )
    (net /CLK
      (pins U3-6 U6-8)
    )
    (net +3V3
      (pins J1-1 J1-17 U5-23 U5-24 U6-20 J4-1 J4-17)
    )
    (net /RA8
      (pins J1-24 U1-3 U4-3 J4-24)
    )
    (net /RA10
      (pins J1-19 U1-7 U4-7 J4-19)
    )
    (net /RA11
      (pins J1-23 U1-8 U4-8 J4-23)
    )
    (net /RA15
      (pins J1-10 U1-18 U4-18 J4-10)
    )
    (net /RA12
      (pins J1-32 U1-13 U4-13 J4-32)
    )
    (net /RA9
      (pins J1-21 U1-4 U4-4 J4-21)
    )
    (net /RA13
      (pins J1-33 U1-14 U4-14 J4-33)
    )
    (net /RA14
      (pins J1-8 U1-17 U4-17 J4-8)
    )
    (net /RC17
      (pins J1-11 U4-11 J4-11)
    )
    (net /RC18
      (pins J1-12 R3-1 J4-12)
    )
    (net /RC27
      (pins J1-13 U6-12 J4-13)
    )
    (net /RC23
      (pins J1-16 U6-14 J4-16)
    )
    (net /RC25
      (pins J1-22 U6-3 J4-22)
    )
    (net /RC19
      (pins J1-35 R1-1 J4-35)
    )
    (net /RC20
      (pins J1-38 U5-22 J4-38)
    )
    (net /RC16
      (pins J1-36 U1-11 U2-11 J4-36)
    )
    (net /RC26
      (pins J1-37 U6-18 J4-37)
    )
    (net /RC22
      (pins J1-15 U6-5 J4-15)
    )
    (net /RC21
      (pins J1-40 U5-2 J4-40)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-1 R1-2 R2-1)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 J3-3)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 C4-1 R3-2 R4-1)
    )
    (net "Net-(C4-Pad2)"
      (pins C4-2 J3-1)
    )
    (net /RC24
      (pins J1-18 U6-16 J4-18)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 J3-4)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 J3-5)
    )
    (net /BUSACK
      (pins U3-23 U4-2)
    )
    (net /WAIT
      (pins U3-24 U6-17)
    )
    (net /BUSRQ
      (pins U3-25 U6-15)
    )
    (net /NMI
      (pins U3-17 U6-6)
    )
    (net /HALT
      (pins U3-18 U4-5)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9)
    )
    (net "Net-(U6-Pad11)"
      (pins U6-11)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(U2-Pad20)"
      (pins U2-20)
    )
    (net "Net-(U4-Pad20)"
      (pins U4-20)
    )
    (class kicad_default "" +3V3 /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2
      /A3 /A4 /A5 /A6 /A7 /A8 /A9 /BUSACK /BUSRQ /CLK /D0 /D1 /D2 /D3 /D4
      /D5 /D6 /D7 /HALT /INT /IORQ /M1 /MREQ /NMI /RA10 /RA11 /RA12 /RA13
      /RA14 /RA15 /RA8 /RA9 /RC16 /RC17 /RC18 /RC19 /RC20 /RC21 /RC22 /RC23
      /RC24 /RC25 /RC26 /RC27 /RD /RD0 /RD1 /RD2 /RD3 /RD4 /RD5 /RD6 /RD7
      /RESET /RFSH /WAIT /WR GND "Net-(C1-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)"
      "Net-(C4-Pad2)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)"
      "Net-(U1-Pad20)" "Net-(U2-Pad20)" "Net-(U4-Pad20)" "Net-(U6-Pad11)"
      "Net-(U6-Pad13)" "Net-(U6-Pad7)" "Net-(U6-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class 5V +5V
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
