# Tiny Tapeout project information
project:
  title:        "RISC-V PicoRV32 PWM + 7SEG Controller"
  author:       "soujanya cccir"
  discord:      ""
  description:  "RISC-V core drives PWM and 7-seg display using MMIO registers."
  language:     "Verilog"
  clock_hz:     50_000_000
  tiles:        "1x1"

  # Must match your top-level HDL module name
  top_module:   "tt_um_riscv_core_top"

  # All source files inside src/ (one per line)
  source_files:
    - "tt_um_riscv_core_top.v"
    - "gpio_reg.v"
    - "rv_rom.v"
    - "simple_ram.v"
    - "pwm_generator.v"
    - "seg7_animator.v"
    - "counter_to_7seg.v"

# Pinout for TinyTapeout (8 inputs, 8 outputs, 8 bidir)
pinout:
  ui[0]: "BTN0_IN"
  ui[1]: "BTN1_IN"
  ui[2]: "MODE"
  ui[3]: "EXT0"
  ui[4]: "EXT1"
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  uo[0]: "PWM_OUT"
  uo[1]: "SEG_A"
  uo[2]: "SEG_B"
  uo[3]: "SEG_C"
  uo[4]: "SEG_D"
  uo[5]: "SEG_E"
  uo[6]: "SEG_F"
  uo[7]: "SEG_G"

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Required â€” do not change
yaml_version: 6
