Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\_Projetos_NIOSII\SistBasi2_ixtopor\sopc_2.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\_Projetos_NIOSII\SistBasi2_ixtopor\sopc_2 --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SistBasi2_ixtopor/sopc_2.qsys
Progress: Reading input file
Progress: Adding PORTA_A [altera_avalon_pio 17.0]
Progress: Parameterizing module PORTA_A
Progress: Adding PORTA_B [altera_avalon_pio 17.0]
Progress: Parameterizing module PORTA_B
Progress: Adding adc_0 [altera_up_avalon_adc 17.0]
Progress: Parameterizing module adc_0
Progress: Adding botao [altera_avalon_pio 17.0]
Progress: Parameterizing module botao
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding entrada_C [altera_avalon_pio 17.0]
Progress: Parameterizing module entrada_C
Progress: Adding hex_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding memoria [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module memoria
Progress: Adding saida_C [altera_avalon_pio 17.0]
Progress: Parameterizing module saida_C
Progress: Adding spi [altera_avalon_spi 17.0]
Progress: Parameterizing module spi
Progress: Adding sw [altera_avalon_pio 17.0]
Progress: Parameterizing module sw
Progress: Adding sys_clk_timer [altera_avalon_timer 17.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid
Progress: Adding timer_geral [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_geral
Progress: Adding timestamp_timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timestamp_timer
Progress: Adding uart [altera_avalon_uart 17.0]
Progress: Parameterizing module uart
Progress: Adding watchdog_timer [altera_avalon_timer 17.0]
Progress: Parameterizing module watchdog_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc_2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc_2.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\_Projetos_NIOSII\SistBasi2_ixtopor\sopc_2.qsys --synthesis=VHDL --output-directory=C:\intelFPGA_lite\_Projetos_NIOSII\SistBasi2_ixtopor\sopc_2\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SistBasi2_ixtopor/sopc_2.qsys
Progress: Reading input file
Progress: Adding PORTA_A [altera_avalon_pio 17.0]
Progress: Parameterizing module PORTA_A
Progress: Adding PORTA_B [altera_avalon_pio 17.0]
Progress: Parameterizing module PORTA_B
Progress: Adding adc_0 [altera_up_avalon_adc 17.0]
Progress: Parameterizing module adc_0
Progress: Adding botao [altera_avalon_pio 17.0]
Progress: Parameterizing module botao
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding entrada_C [altera_avalon_pio 17.0]
Progress: Parameterizing module entrada_C
Progress: Adding hex_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 17.0]
Progress: Parameterizing module hex_5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding memoria [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module memoria
Progress: Adding saida_C [altera_avalon_pio 17.0]
Progress: Parameterizing module saida_C
Progress: Adding spi [altera_avalon_spi 17.0]
Progress: Parameterizing module spi
Progress: Adding sw [altera_avalon_pio 17.0]
Progress: Parameterizing module sw
Progress: Adding sys_clk_timer [altera_avalon_timer 17.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid
Progress: Adding timer_geral [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_geral
Progress: Adding timestamp_timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timestamp_timer
Progress: Adding uart [altera_avalon_uart 17.0]
Progress: Parameterizing module uart
Progress: Adding watchdog_timer [altera_avalon_timer 17.0]
Progress: Parameterizing module watchdog_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc_2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc_2.sysid: Time stamp will be automatically updated when this component is generated.
Info: sopc_2: Generating sopc_2 "sopc_2" for QUARTUS_SYNTH
Info: PORTA_A: Starting RTL generation for module 'sopc_2_PORTA_A'
Info: PORTA_A:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_PORTA_A --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0001_PORTA_A_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0001_PORTA_A_gen//sopc_2_PORTA_A_component_configuration.pl  --do_build_sim=0  ]
Info: PORTA_A: Done RTL generation for module 'sopc_2_PORTA_A'
Info: PORTA_A: "sopc_2" instantiated altera_avalon_pio "PORTA_A"
Info: PORTA_B: Starting RTL generation for module 'sopc_2_PORTA_B'
Info: PORTA_B:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_PORTA_B --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0002_PORTA_B_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0002_PORTA_B_gen//sopc_2_PORTA_B_component_configuration.pl  --do_build_sim=0  ]
Info: PORTA_B: Done RTL generation for module 'sopc_2_PORTA_B'
Info: PORTA_B: "sopc_2" instantiated altera_avalon_pio "PORTA_B"
Info: adc_0: Starting Generation of ADC Controller for DE-series Board
Warning: adc_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program
Warning: adc_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning: adc_0: add_file on static file C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program
Info: adc_0: C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0003_sopcgen/sopc_2_adc_0.v
Info: adc_0: "sopc_2" instantiated altera_up_avalon_adc "adc_0"
Info: botao: Starting RTL generation for module 'sopc_2_botao'
Info: botao:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_botao --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0006_botao_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0006_botao_gen//sopc_2_botao_component_configuration.pl  --do_build_sim=0  ]
Info: botao: Done RTL generation for module 'sopc_2_botao'
Info: botao: "sopc_2" instantiated altera_avalon_pio "botao"
Info: cpu: "sopc_2" instantiated altera_nios2_gen2 "cpu"
Info: entrada_C: Starting RTL generation for module 'sopc_2_entrada_C'
Info: entrada_C:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_entrada_C --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0007_entrada_C_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0007_entrada_C_gen//sopc_2_entrada_C_component_configuration.pl  --do_build_sim=0  ]
Info: entrada_C: Done RTL generation for module 'sopc_2_entrada_C'
Info: entrada_C: "sopc_2" instantiated altera_avalon_pio "entrada_C"
Info: hex_0: Starting RTL generation for module 'sopc_2_hex_0'
Info: hex_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_hex_0 --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0008_hex_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0008_hex_0_gen//sopc_2_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: hex_0: Done RTL generation for module 'sopc_2_hex_0'
Info: hex_0: "sopc_2" instantiated altera_avalon_pio "hex_0"
Info: jtag_uart: Starting RTL generation for module 'sopc_2_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_2_jtag_uart --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0009_jtag_uart_gen//sopc_2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'sopc_2_jtag_uart'
Info: jtag_uart: "sopc_2" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: memoria: Starting RTL generation for module 'sopc_2_memoria'
Info: memoria:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_2_memoria --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0010_memoria_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0010_memoria_gen//sopc_2_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'sopc_2_memoria'
Info: memoria: "sopc_2" instantiated altera_avalon_onchip_memory2 "memoria"
Info: saida_C: Starting RTL generation for module 'sopc_2_saida_C'
Info: saida_C:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_saida_C --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0011_saida_C_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0011_saida_C_gen//sopc_2_saida_C_component_configuration.pl  --do_build_sim=0  ]
Info: saida_C: Done RTL generation for module 'sopc_2_saida_C'
Info: saida_C: "sopc_2" instantiated altera_avalon_pio "saida_C"
Info: spi: Starting RTL generation for module 'sopc_2_spi'
Info: spi:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=sopc_2_spi --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0012_spi_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0012_spi_gen//sopc_2_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'sopc_2_spi'
Info: spi: "sopc_2" instantiated altera_avalon_spi "spi"
Info: sw: Starting RTL generation for module 'sopc_2_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_2_sw --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0013_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0013_sw_gen//sopc_2_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'sopc_2_sw'
Info: sw: "sopc_2" instantiated altera_avalon_pio "sw"
Info: sys_clk_timer: Starting RTL generation for module 'sopc_2_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_sys_clk_timer --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0014_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0014_sys_clk_timer_gen//sopc_2_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'sopc_2_sys_clk_timer'
Info: sys_clk_timer: "sopc_2" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "sopc_2" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_geral: Starting RTL generation for module 'sopc_2_timer_geral'
Info: timer_geral:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_timer_geral --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0016_timer_geral_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0016_timer_geral_gen//sopc_2_timer_geral_component_configuration.pl  --do_build_sim=0  ]
Info: timer_geral: Done RTL generation for module 'sopc_2_timer_geral'
Info: timer_geral: "sopc_2" instantiated altera_avalon_timer "timer_geral"
Info: timestamp_timer: Starting RTL generation for module 'sopc_2_timestamp_timer'
Info: timestamp_timer:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_timestamp_timer --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0017_timestamp_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0017_timestamp_timer_gen//sopc_2_timestamp_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timestamp_timer: Done RTL generation for module 'sopc_2_timestamp_timer'
Info: timestamp_timer: "sopc_2" instantiated altera_avalon_timer "timestamp_timer"
Info: uart: Starting RTL generation for module 'sopc_2_uart'
Info: uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=sopc_2_uart --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0018_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0018_uart_gen//sopc_2_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'sopc_2_uart'
Info: uart: "sopc_2" instantiated altera_avalon_uart "uart"
Info: watchdog_timer: Starting RTL generation for module 'sopc_2_watchdog_timer'
Info: watchdog_timer:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_2_watchdog_timer --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0019_watchdog_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0019_watchdog_timer_gen//sopc_2_watchdog_timer_component_configuration.pl  --do_build_sim=0  ]
Info: watchdog_timer: Done RTL generation for module 'sopc_2_watchdog_timer'
Info: watchdog_timer: "sopc_2" instantiated altera_avalon_timer "watchdog_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sopc_2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sopc_2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc_2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sopc_2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc_2_cpu_cpu --dir=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0022_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/edson/AppData/Local/Temp/alt7462_2538099128173157845.dir/0022_cpu_gen//sopc_2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.10.23 09:05:57 (*) Starting Nios II generation
Info: cpu: # 2017.10.23 09:05:57 (*)   Checking for plaintext license.
Info: cpu: # 2017.10.23 09:05:58 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.10.23 09:05:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.10.23 09:05:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.10.23 09:05:58 (*)   Plaintext license not found.
Info: cpu: # 2017.10.23 09:05:58 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.10.23 09:05:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.10.23 09:05:58 (*)   Creating all objects for CPU
Info: cpu: # 2017.10.23 09:05:59 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.10.23 09:05:59 (*)   Creating plain-text RTL
Info: cpu: # 2017.10.23 09:06:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc_2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: adc_0_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_0_adc_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: adc_0_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "adc_0_adc_slave_agent"
Info: adc_0_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "adc_0_adc_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/intelFPGA_lite/_Projetos_NIOSII/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/_Projetos_NIOSII/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/_Projetos_NIOSII/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sopc_2: Done "sopc_2" with 42 modules, 68 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
