Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:34:53 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : mcml
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.339        0.000                      0                36570        0.067        0.000                      0                36570       11.950        0.000                       0                 17215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.339        0.000                      0                36197        0.067        0.000                      0                36197       11.950        0.000                       0                 17215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     14.927        0.000                      0                  373        2.177        0.000                      0                  373  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        24.312ns  (logic 11.760ns (48.372%)  route 12.552ns (51.628%))
  Logic Levels:           95  (CARRY4=71 DSP48E1=2 LUT1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 28.775 - 25.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.571     4.353    u_calc/dropSpin/scattererReflector/squareRoot1_6/clk_IBUF_BUFG
    SLICE_X71Y48                                                      r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y48         FDRE (Prop_fdre_C_Q)         0.216     4.569 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[8]/Q
                         net (fo=9, routed)           0.509     5.078    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[8]
    SLICE_X70Y48         LUT2 (Prop_lut2_I0_O)        0.043     5.121 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[0]_i_626__0/O
                         net (fo=1, routed)           0.000     5.121    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q[0]_i_626__0
    SLICE_X70Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     5.359 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_590__0/CO[3]
                         net (fo=1, routed)           0.000     5.359    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_590__0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.409 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_589__0/CO[3]
                         net (fo=1, routed)           0.001     5.410    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_589__0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.460 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_544__0/CO[3]
                         net (fo=1, routed)           0.000     5.460    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_544__0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.510 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_543__0/CO[3]
                         net (fo=1, routed)           0.000     5.510    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_543__0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.560 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_480__0/CO[3]
                         net (fo=1, routed)           0.000     5.560    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_480__0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.610 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_479__0/CO[3]
                         net (fo=1, routed)           0.000     5.610    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_479__0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.660 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_413__0/CO[3]
                         net (fo=1, routed)           0.000     5.660    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_413__0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.710 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_412__0/CO[3]
                         net (fo=1, routed)           0.000     5.710    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_412__0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.760 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_338__0/CO[3]
                         net (fo=1, routed)           0.000     5.760    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_338__0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.810 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_337__0/CO[3]
                         net (fo=1, routed)           0.000     5.810    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_337__0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.860 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_256__0/CO[3]
                         net (fo=1, routed)           0.000     5.860    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_256__0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.910 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_255__0/CO[3]
                         net (fo=1, routed)           0.000     5.910    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_255__0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.960 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_167__0/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_167__0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.112 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_166__0/O[1]
                         net (fo=2, routed)           0.617     6.728    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__122[61]
    SLICE_X73Y55         LUT4 (Prop_lut4_I0_O)        0.121     6.849 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[0]_i_102__0/O
                         net (fo=1, routed)           0.000     6.849    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q[0]_i_102__0
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     7.037 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_56__0/CO[3]
                         net (fo=190, routed)         0.667     7.704    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_56__0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.043     7.747 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_20__0/O
                         net (fo=1, routed)           0.000     7.747    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q[3]_i_20__0
    SLICE_X68Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.985 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.985    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[3]_i_12__0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.035 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     8.035    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[7]_i_12__0
    SLICE_X68Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     8.137 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_12__0/O[0]
                         net (fo=9, routed)           0.386     8.524    u_calc/dropSpin/scattererReflector/squareRoot1_6/O20[5]
    SLICE_X67Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     8.862 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_562__0/CO[3]
                         net (fo=1, routed)           0.001     8.863    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_562__0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.912 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_561__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_561__0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.961 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_499__0/CO[3]
                         net (fo=1, routed)           0.000     8.961    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_499__0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.010 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_498__0/CO[3]
                         net (fo=1, routed)           0.000     9.010    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_498__0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.059 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_432__0/CO[3]
                         net (fo=1, routed)           0.000     9.059    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_432__0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.108 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_431__0/CO[3]
                         net (fo=1, routed)           0.000     9.108    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_431__0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.157 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_357__0/CO[3]
                         net (fo=1, routed)           0.000     9.157    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_357__0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.206 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_356__0/CO[3]
                         net (fo=1, routed)           0.000     9.206    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_356__0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.255 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_275__0/CO[3]
                         net (fo=1, routed)           0.000     9.255    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_275__0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.304 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_274__0/CO[3]
                         net (fo=1, routed)           0.000     9.304    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_274__0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.353 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_178__0/CO[3]
                         net (fo=1, routed)           0.000     9.353    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_178__0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.402 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_177__0/CO[3]
                         net (fo=1, routed)           0.000     9.402    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_177__0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.555 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_117__0/O[1]
                         net (fo=2, routed)           0.528    10.082    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__132[57]
    SLICE_X66Y57         LUT4 (Prop_lut4_I0_O)        0.119    10.201 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[0]_i_65__0/O
                         net (fo=1, routed)           0.000    10.201    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q[0]_i_65__0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    10.439 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_27__0/CO[3]
                         net (fo=189, routed)         0.733    11.172    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_27__0
    SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.043    11.215 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_16__0/O
                         net (fo=1, routed)           0.000    11.215    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q[3]_i_16__0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    11.466 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.466    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[3]_i_7__0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.515 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.515    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[7]_i_7__0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.564 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.001    11.565    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[11]_i_7__0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.669 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_7__0/O[0]
                         net (fo=9, routed)           0.444    12.113    u_calc/dropSpin/scattererReflector/squareRoot1_6/O21[9]
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.339    12.452 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_516__0/CO[3]
                         net (fo=1, routed)           0.000    12.452    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_516__0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.501 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_451__0/CO[3]
                         net (fo=1, routed)           0.001    12.502    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_451__0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.551 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_450__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_450__0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.600 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_376__0/CO[3]
                         net (fo=1, routed)           0.000    12.600    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_376__0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.649 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    12.649    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_375__0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.698 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_300__0/CO[3]
                         net (fo=1, routed)           0.000    12.698    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_300__0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.747 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    12.747    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_299__0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.796 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_218__0/CO[3]
                         net (fo=1, routed)           0.000    12.796    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_218__0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.845 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_217__0/CO[3]
                         net (fo=1, routed)           0.000    12.845    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_217__0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.894 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    12.894    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_129__0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.943 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    12.943    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_128__0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.992 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    12.992    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_76__0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    13.145 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_75__0/O[1]
                         net (fo=2, routed)           0.556    13.701    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__142[61]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.119    13.820 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q[0]_i_34__0/O
                         net (fo=1, routed)           0.000    13.820    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q[0]_i_34__0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188    14.008 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[0]_i_14__0/CO[3]
                         net (fo=189, routed)         0.521    14.528    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__15_q_reg[0]_i_14__0
    SLICE_X60Y52         LUT3 (Prop_lut3_I1_O)        0.043    14.571 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_11__0/O
                         net (fo=1, routed)           0.000    14.571    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q[3]_i_11__0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    14.822 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.822    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[3]_i_2__0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.871 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.871    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[7]_i_2__0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.920 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.920    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[11]_i_2__0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.969 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.969    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[15]_i_2__0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.018 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.018    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[19]_i_2__0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.067 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.067    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[23]_i_2__0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.116 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.116    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__15_q_reg[27]_i_2__0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    15.261 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[31]_i_2__0/O[3]
                         net (fo=9, routed)           0.281    15.543    u_calc/dropSpin/scattererReflector/squareRoot1_6/O22[13]
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.120    15.663 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_17/O
                         net (fo=1, routed)           1.200    16.863    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_17
    SLICE_X22Y73         LUT5 (Prop_lut5_I4_O)        0.043    16.906 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_13/O
                         net (fo=1, routed)           0.359    17.265    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_13
    SLICE_X22Y73         LUT5 (Prop_lut5_I4_O)        0.043    17.308 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_4/O
                         net (fo=1, routed)           0.267    17.574    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_4
    SLICE_X22Y73         LUT5 (Prop_lut5_I2_O)        0.043    17.617 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_2/O
                         net (fo=16, routed)          0.372    17.990    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_2
    SLICE_X18Y76         LUT6 (Prop_lut6_I0_O)        0.043    18.033 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1/O
                         net (fo=42, routed)          0.523    18.556    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/sqrtResult1_6[31]
    SLICE_X17Y90         LUT5 (Prop_lut5_I3_O)        0.043    18.599 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_159/O
                         net (fo=1, routed)           0.601    19.200    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_159
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.043    19.243 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_74__13/O
                         net (fo=33, routed)          0.336    19.579    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow
    SLICE_X14Y93         LUT6 (Prop_lut6_I4_O)        0.043    19.622 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_51__9/O
                         net (fo=4, routed)           0.451    20.073    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/O46
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.043    20.116 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_59__11/O
                         net (fo=1, routed)           0.000    20.116    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_59__11
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.362 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_38__12/CO[3]
                         net (fo=1, routed)           0.000    20.362    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_38__12
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    20.514 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_37__9/O[1]
                         net (fo=1, routed)           0.477    20.991    u_calc/dropSpin/scattererReflector/squareRoot1_6/b_tmp0__0__1[9]
    SLICE_X12Y100        LUT3 (Prop_lut3_I0_O)        0.121    21.112 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/c_tmp1_i_8__37/O
                         net (fo=2, routed)           0.297    21.409    u_calc/dropSpin/scattererReflector/multiplier2_36/B[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      2.406    23.815 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__1/multiplier2_36/c_tmp1/PCOUT[47]
                         net (fo=1, routed)           0.000    23.815    u_calc/dropSpin/scattererReflector/multiplier2_36/n_106_c_tmp1__1/multiplier2_36/c_tmp1
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      0.938    24.753 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__2/multiplier2_36/c_tmp1/P[4]
                         net (fo=2, routed)           0.616    25.369    u_calc/dropSpin/scattererReflector/multiplier2_36/n_101_c_tmp1__2/multiplier2_36/c_tmp1
    SLICE_X11Y104        LUT2 (Prop_lut2_I0_O)        0.043    25.412 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[8]_i_11/O
                         net (fo=1, routed)           0.000    25.412    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient[8]_i_11
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    25.669 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.669    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[8]_i_4
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    25.822 f  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[12]_i_4/O[1]
                         net (fo=2, routed)           0.323    26.145    u_calc/dropSpin/scattererReflector/multiplier2_36/in[9]
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.119    26.264 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[12]_i_7/O
                         net (fo=1, routed)           0.000    26.264    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient[12]_i_7
    SLICE_X10Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.510 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.510    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[12]_i_3
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.560    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[16]_i_3
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.610    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[20]_i_3
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.660    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[24]_i_3
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.710    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[28]_i_3
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.760    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[30]_i_19
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.810 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.810    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uy_transmitted_reg[22]_i_3
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.860 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.860    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uy_transmitted_reg[26]_i_3
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    26.968 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.511    27.479    u_calc/dropSpin/scattererReflector/multiplier2_36/O2[42]
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.126    27.605 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_10/O
                         net (fo=1, routed)           0.424    28.029    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient[30]_i_10
    SLICE_X12Y110        LUT6 (Prop_lut6_I3_O)        0.043    28.072 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_2/O
                         net (fo=31, routed)          0.549    28.621    u_calc/dropSpin/scattererReflector/squareRoot1_6/I46
    SLICE_X13Y106        LUT6 (Prop_lut6_I0_O)        0.043    28.664 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/o_uyQuotient[5]_i_1/O
                         net (fo=1, routed)           0.000    28.664    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/I1[5]
    SLICE_X13Y106        FDRE                                         r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AL31                                              0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490    25.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    27.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    27.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.208    28.775    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk_IBUF_BUFG
    SLICE_X13Y106                                                     r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[5]/C
                         clock pessimism              0.232    29.008    
                         clock uncertainty           -0.035    28.972    
    SLICE_X13Y106        FDRE (Setup_fdre_C_D)        0.031    29.003    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[5]
  -------------------------------------------------------------------
                         required time                         29.003    
                         arrival time                         -28.664    
  -------------------------------------------------------------------
                         slack                                  0.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_60_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.555%)  route 0.141ns (52.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.680     1.935    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/clk_IBUF_BUFG
    SLICE_X83Y96                                                      r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.100     2.035 r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_reg[62]/Q
                         net (fo=9, routed)           0.141     2.176    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer[62]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.028     2.204 r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_60_q[62]_i_1/O
                         net (fo=1, routed)           0.000     2.204    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_60_d[62]
    SLICE_X83Y100        FDRE                                         r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_60_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.850     2.346    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/clk_IBUF_BUFG
    SLICE_X83Y100                                                     r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_60_q_reg[62]/C
                         clock pessimism             -0.268     2.077    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.060     2.137    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_60_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.091     25.000  22.909  RAMB36_X5Y7    absorptionMatrix/ram/mem_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     12.500  11.950  SLICE_X44Y118  u_calc/dropSpin/photon30/o_uy_reg[26]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550     12.500  11.950  SLICE_X44Y71   r_const__63_reg[0]_srl6___r_const__97_reg_r/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.927ns  (required time - arrival time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.216ns (2.285%)  route 9.238ns (97.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 28.703 - 25.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.532     4.314    clk_IBUF_BUFG
    SLICE_X1Y90                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.216     4.530 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        9.238    13.768    u_calc/rand_u1/reset_calculator
    SLICE_X52Y107        FDCE                                         f  u_calc/rand_u1/r_s1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AL31                                              0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490    25.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    27.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    27.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.136    28.703    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X52Y107                                                     r  u_calc/rand_u1/r_s1_reg[17]/C
                         clock pessimism              0.232    28.936    
                         clock uncertainty           -0.035    28.900    
    SLICE_X52Y107        FDCE (Recov_fdce_C_CLR)     -0.206    28.694    u_calc/rand_u1/r_s1_reg[17]
  -------------------------------------------------------------------
                         required time                         28.694    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 14.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_calc/rand_u5/r_s3_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.100ns (4.498%)  route 2.123ns (95.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.721     1.976    clk_IBUF_BUFG
    SLICE_X1Y90                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.100     2.076 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        2.123     4.200    u_calc/rand_u5/reset_calculator
    SLICE_X14Y126        FDCE                                         f  u_calc/rand_u5/r_s3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.845     2.341    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X14Y126                                                     r  u_calc/rand_u5/r_s3_reg[10]/C
                         clock pessimism             -0.268     2.072    
    SLICE_X14Y126        FDCE (Remov_fdce_C_CLR)     -0.050     2.022    u_calc/rand_u5/r_s3_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  2.177    





