# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project6.srcs/sources_1/imports/project6_files/cpu.v" \
"../../../../project6.srcs/sources_1/imports/project6_files/memory.v" \
"../../../../project6.srcs/sim_1/imports/project6_files/cpu_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
