// Seed: 3066363417
module module_0 ();
  initial begin
    id_1[1] = 1;
  end
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3,
    input tri id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply1 id_8
);
  wire id_10;
  tri1 id_11;
  integer id_12 = id_1;
  assign id_11 = id_1 ? 1 : 1 & 1 == 1 ? id_0 : 1;
  module_0();
endmodule
