/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Buzzer__0__MASK 0x10u
#define Buzzer__0__PC CYREG_PRT2_PC4
#define Buzzer__0__PORT 2u
#define Buzzer__0__SHIFT 4u
#define Buzzer__AG CYREG_PRT2_AG
#define Buzzer__AMUX CYREG_PRT2_AMUX
#define Buzzer__BIE CYREG_PRT2_BIE
#define Buzzer__BIT_MASK CYREG_PRT2_BIT_MASK
#define Buzzer__BYP CYREG_PRT2_BYP
#define Buzzer__CTL CYREG_PRT2_CTL
#define Buzzer__DM0 CYREG_PRT2_DM0
#define Buzzer__DM1 CYREG_PRT2_DM1
#define Buzzer__DM2 CYREG_PRT2_DM2
#define Buzzer__DR CYREG_PRT2_DR
#define Buzzer__INP_DIS CYREG_PRT2_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT2_LCD_EN
#define Buzzer__MASK 0x10u
#define Buzzer__PORT 2u
#define Buzzer__PRT CYREG_PRT2_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Buzzer__PS CYREG_PRT2_PS
#define Buzzer__SHIFT 4u
#define Buzzer__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x03u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x08u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x08u

/* Clock_ultrasonic */
#define Clock_ultrasonic__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_ultrasonic__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_ultrasonic__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_ultrasonic__CFG2_SRC_SEL_MASK 0x07u
#define Clock_ultrasonic__INDEX 0x02u
#define Clock_ultrasonic__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_ultrasonic__PM_ACT_MSK 0x04u
#define Clock_ultrasonic__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_ultrasonic__PM_STBY_MSK 0x04u

/* Echo_F */
#define Echo_F__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Echo_F__0__MASK 0x04u
#define Echo_F__0__PC CYREG_PRT0_PC2
#define Echo_F__0__PORT 0u
#define Echo_F__0__SHIFT 2u
#define Echo_F__AG CYREG_PRT0_AG
#define Echo_F__AMUX CYREG_PRT0_AMUX
#define Echo_F__BIE CYREG_PRT0_BIE
#define Echo_F__BIT_MASK CYREG_PRT0_BIT_MASK
#define Echo_F__BYP CYREG_PRT0_BYP
#define Echo_F__CTL CYREG_PRT0_CTL
#define Echo_F__DM0 CYREG_PRT0_DM0
#define Echo_F__DM1 CYREG_PRT0_DM1
#define Echo_F__DM2 CYREG_PRT0_DM2
#define Echo_F__DR CYREG_PRT0_DR
#define Echo_F__INP_DIS CYREG_PRT0_INP_DIS
#define Echo_F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Echo_F__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Echo_F__LCD_EN CYREG_PRT0_LCD_EN
#define Echo_F__MASK 0x04u
#define Echo_F__PORT 0u
#define Echo_F__PRT CYREG_PRT0_PRT
#define Echo_F__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Echo_F__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Echo_F__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Echo_F__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Echo_F__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Echo_F__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Echo_F__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Echo_F__PS CYREG_PRT0_PS
#define Echo_F__SHIFT 2u
#define Echo_F__SLW CYREG_PRT0_SLW

/* Echo_L */
#define Echo_L__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Echo_L__0__MASK 0x10u
#define Echo_L__0__PC CYREG_PRT0_PC4
#define Echo_L__0__PORT 0u
#define Echo_L__0__SHIFT 4u
#define Echo_L__AG CYREG_PRT0_AG
#define Echo_L__AMUX CYREG_PRT0_AMUX
#define Echo_L__BIE CYREG_PRT0_BIE
#define Echo_L__BIT_MASK CYREG_PRT0_BIT_MASK
#define Echo_L__BYP CYREG_PRT0_BYP
#define Echo_L__CTL CYREG_PRT0_CTL
#define Echo_L__DM0 CYREG_PRT0_DM0
#define Echo_L__DM1 CYREG_PRT0_DM1
#define Echo_L__DM2 CYREG_PRT0_DM2
#define Echo_L__DR CYREG_PRT0_DR
#define Echo_L__INP_DIS CYREG_PRT0_INP_DIS
#define Echo_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Echo_L__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Echo_L__LCD_EN CYREG_PRT0_LCD_EN
#define Echo_L__MASK 0x10u
#define Echo_L__PORT 0u
#define Echo_L__PRT CYREG_PRT0_PRT
#define Echo_L__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Echo_L__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Echo_L__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Echo_L__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Echo_L__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Echo_L__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Echo_L__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Echo_L__PS CYREG_PRT0_PS
#define Echo_L__SHIFT 4u
#define Echo_L__SLW CYREG_PRT0_SLW

/* Echo_R */
#define Echo_R__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Echo_R__0__MASK 0x02u
#define Echo_R__0__PC CYREG_IO_PC_PRT15_PC1
#define Echo_R__0__PORT 15u
#define Echo_R__0__SHIFT 1u
#define Echo_R__AG CYREG_PRT15_AG
#define Echo_R__AMUX CYREG_PRT15_AMUX
#define Echo_R__BIE CYREG_PRT15_BIE
#define Echo_R__BIT_MASK CYREG_PRT15_BIT_MASK
#define Echo_R__BYP CYREG_PRT15_BYP
#define Echo_R__CTL CYREG_PRT15_CTL
#define Echo_R__DM0 CYREG_PRT15_DM0
#define Echo_R__DM1 CYREG_PRT15_DM1
#define Echo_R__DM2 CYREG_PRT15_DM2
#define Echo_R__DR CYREG_PRT15_DR
#define Echo_R__INP_DIS CYREG_PRT15_INP_DIS
#define Echo_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Echo_R__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Echo_R__LCD_EN CYREG_PRT15_LCD_EN
#define Echo_R__MASK 0x02u
#define Echo_R__PORT 15u
#define Echo_R__PRT CYREG_PRT15_PRT
#define Echo_R__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Echo_R__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Echo_R__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Echo_R__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Echo_R__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Echo_R__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Echo_R__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Echo_R__PS CYREG_PRT15_PS
#define Echo_R__SHIFT 1u
#define Echo_R__SLW CYREG_PRT15_SLW

/* Flag */
#define Flag__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Flag__0__MASK 0x04u
#define Flag__0__PC CYREG_PRT2_PC2
#define Flag__0__PORT 2u
#define Flag__0__SHIFT 2u
#define Flag__AG CYREG_PRT2_AG
#define Flag__AMUX CYREG_PRT2_AMUX
#define Flag__BIE CYREG_PRT2_BIE
#define Flag__BIT_MASK CYREG_PRT2_BIT_MASK
#define Flag__BYP CYREG_PRT2_BYP
#define Flag__CTL CYREG_PRT2_CTL
#define Flag__DM0 CYREG_PRT2_DM0
#define Flag__DM1 CYREG_PRT2_DM1
#define Flag__DM2 CYREG_PRT2_DM2
#define Flag__DR CYREG_PRT2_DR
#define Flag__INP_DIS CYREG_PRT2_INP_DIS
#define Flag__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Flag__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Flag__LCD_EN CYREG_PRT2_LCD_EN
#define Flag__MASK 0x04u
#define Flag__PORT 2u
#define Flag__PRT CYREG_PRT2_PRT
#define Flag__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Flag__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Flag__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Flag__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Flag__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Flag__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Flag__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Flag__PS CYREG_PRT2_PS
#define Flag__SHIFT 2u
#define Flag__SLW CYREG_PRT2_SLW

/* Grip_Servo */
#define Grip_Servo__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Grip_Servo__0__MASK 0x10u
#define Grip_Servo__0__PC CYREG_PRT1_PC4
#define Grip_Servo__0__PORT 1u
#define Grip_Servo__0__SHIFT 4u
#define Grip_Servo__AG CYREG_PRT1_AG
#define Grip_Servo__AMUX CYREG_PRT1_AMUX
#define Grip_Servo__BIE CYREG_PRT1_BIE
#define Grip_Servo__BIT_MASK CYREG_PRT1_BIT_MASK
#define Grip_Servo__BYP CYREG_PRT1_BYP
#define Grip_Servo__CTL CYREG_PRT1_CTL
#define Grip_Servo__DM0 CYREG_PRT1_DM0
#define Grip_Servo__DM1 CYREG_PRT1_DM1
#define Grip_Servo__DM2 CYREG_PRT1_DM2
#define Grip_Servo__DR CYREG_PRT1_DR
#define Grip_Servo__INP_DIS CYREG_PRT1_INP_DIS
#define Grip_Servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Grip_Servo__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Grip_Servo__LCD_EN CYREG_PRT1_LCD_EN
#define Grip_Servo__MASK 0x10u
#define Grip_Servo__PORT 1u
#define Grip_Servo__PRT CYREG_PRT1_PRT
#define Grip_Servo__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Grip_Servo__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Grip_Servo__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Grip_Servo__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Grip_Servo__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Grip_Servo__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Grip_Servo__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Grip_Servo__PS CYREG_PRT1_PS
#define Grip_Servo__SHIFT 4u
#define Grip_Servo__SLW CYREG_PRT1_SLW

/* IDAC8 */
#define IDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC8_viDAC8__D CYREG_DAC2_D
#define IDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_viDAC8__PM_ACT_MSK 0x04u
#define IDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_viDAC8__PM_STBY_MSK 0x04u
#define IDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC8_viDAC8__TR CYREG_DAC2_TR
#define IDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC8_viDAC8__TST CYREG_DAC2_TST

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW
#define LED_Blue__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED_Blue__0__MASK 0x80u
#define LED_Blue__0__PC CYREG_PRT0_PC7
#define LED_Blue__0__PORT 0u
#define LED_Blue__0__SHIFT 7u
#define LED_Blue__AG CYREG_PRT0_AG
#define LED_Blue__AMUX CYREG_PRT0_AMUX
#define LED_Blue__BIE CYREG_PRT0_BIE
#define LED_Blue__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_Blue__BYP CYREG_PRT0_BYP
#define LED_Blue__CTL CYREG_PRT0_CTL
#define LED_Blue__DM0 CYREG_PRT0_DM0
#define LED_Blue__DM1 CYREG_PRT0_DM1
#define LED_Blue__DM2 CYREG_PRT0_DM2
#define LED_Blue__DR CYREG_PRT0_DR
#define LED_Blue__INP_DIS CYREG_PRT0_INP_DIS
#define LED_Blue__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_Blue__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_Blue__LCD_EN CYREG_PRT0_LCD_EN
#define LED_Blue__MASK 0x80u
#define LED_Blue__PORT 0u
#define LED_Blue__PRT CYREG_PRT0_PRT
#define LED_Blue__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_Blue__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_Blue__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_Blue__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_Blue__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_Blue__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_Blue__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_Blue__PS CYREG_PRT0_PS
#define LED_Blue__SHIFT 7u
#define LED_Blue__SLW CYREG_PRT0_SLW
#define LED_Green__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED_Green__0__MASK 0x40u
#define LED_Green__0__PC CYREG_PRT0_PC6
#define LED_Green__0__PORT 0u
#define LED_Green__0__SHIFT 6u
#define LED_Green__AG CYREG_PRT0_AG
#define LED_Green__AMUX CYREG_PRT0_AMUX
#define LED_Green__BIE CYREG_PRT0_BIE
#define LED_Green__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_Green__BYP CYREG_PRT0_BYP
#define LED_Green__CTL CYREG_PRT0_CTL
#define LED_Green__DM0 CYREG_PRT0_DM0
#define LED_Green__DM1 CYREG_PRT0_DM1
#define LED_Green__DM2 CYREG_PRT0_DM2
#define LED_Green__DR CYREG_PRT0_DR
#define LED_Green__INP_DIS CYREG_PRT0_INP_DIS
#define LED_Green__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_Green__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_Green__LCD_EN CYREG_PRT0_LCD_EN
#define LED_Green__MASK 0x40u
#define LED_Green__PORT 0u
#define LED_Green__PRT CYREG_PRT0_PRT
#define LED_Green__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_Green__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_Green__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_Green__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_Green__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_Green__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_Green__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_Green__PS CYREG_PRT0_PS
#define LED_Green__SHIFT 6u
#define LED_Green__SLW CYREG_PRT0_SLW
#define LED_Red__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LED_Red__0__MASK 0x20u
#define LED_Red__0__PC CYREG_PRT0_PC5
#define LED_Red__0__PORT 0u
#define LED_Red__0__SHIFT 5u
#define LED_Red__AG CYREG_PRT0_AG
#define LED_Red__AMUX CYREG_PRT0_AMUX
#define LED_Red__BIE CYREG_PRT0_BIE
#define LED_Red__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_Red__BYP CYREG_PRT0_BYP
#define LED_Red__CTL CYREG_PRT0_CTL
#define LED_Red__DM0 CYREG_PRT0_DM0
#define LED_Red__DM1 CYREG_PRT0_DM1
#define LED_Red__DM2 CYREG_PRT0_DM2
#define LED_Red__DR CYREG_PRT0_DR
#define LED_Red__INP_DIS CYREG_PRT0_INP_DIS
#define LED_Red__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_Red__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_Red__LCD_EN CYREG_PRT0_LCD_EN
#define LED_Red__MASK 0x20u
#define LED_Red__PORT 0u
#define LED_Red__PRT CYREG_PRT0_PRT
#define LED_Red__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_Red__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_Red__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_Red__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_Red__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_Red__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_Red__PS CYREG_PRT0_PS
#define LED_Red__SHIFT 5u
#define LED_Red__SLW CYREG_PRT0_SLW

/* Left_bumper */
#define Left_bumper__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Left_bumper__0__MASK 0x80u
#define Left_bumper__0__PC CYREG_PRT1_PC7
#define Left_bumper__0__PORT 1u
#define Left_bumper__0__SHIFT 7u
#define Left_bumper__AG CYREG_PRT1_AG
#define Left_bumper__AMUX CYREG_PRT1_AMUX
#define Left_bumper__BIE CYREG_PRT1_BIE
#define Left_bumper__BIT_MASK CYREG_PRT1_BIT_MASK
#define Left_bumper__BYP CYREG_PRT1_BYP
#define Left_bumper__CTL CYREG_PRT1_CTL
#define Left_bumper__DM0 CYREG_PRT1_DM0
#define Left_bumper__DM1 CYREG_PRT1_DM1
#define Left_bumper__DM2 CYREG_PRT1_DM2
#define Left_bumper__DR CYREG_PRT1_DR
#define Left_bumper__INP_DIS CYREG_PRT1_INP_DIS
#define Left_bumper__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Left_bumper__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Left_bumper__LCD_EN CYREG_PRT1_LCD_EN
#define Left_bumper__MASK 0x80u
#define Left_bumper__PORT 1u
#define Left_bumper__PRT CYREG_PRT1_PRT
#define Left_bumper__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Left_bumper__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Left_bumper__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Left_bumper__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Left_bumper__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Left_bumper__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Left_bumper__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Left_bumper__PS CYREG_PRT1_PS
#define Left_bumper__SHIFT 7u
#define Left_bumper__SLW CYREG_PRT1_SLW

/* Lift_Servo */
#define Lift_Servo__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Lift_Servo__0__MASK 0x20u
#define Lift_Servo__0__PC CYREG_PRT1_PC5
#define Lift_Servo__0__PORT 1u
#define Lift_Servo__0__SHIFT 5u
#define Lift_Servo__AG CYREG_PRT1_AG
#define Lift_Servo__AMUX CYREG_PRT1_AMUX
#define Lift_Servo__BIE CYREG_PRT1_BIE
#define Lift_Servo__BIT_MASK CYREG_PRT1_BIT_MASK
#define Lift_Servo__BYP CYREG_PRT1_BYP
#define Lift_Servo__CTL CYREG_PRT1_CTL
#define Lift_Servo__DM0 CYREG_PRT1_DM0
#define Lift_Servo__DM1 CYREG_PRT1_DM1
#define Lift_Servo__DM2 CYREG_PRT1_DM2
#define Lift_Servo__DR CYREG_PRT1_DR
#define Lift_Servo__INP_DIS CYREG_PRT1_INP_DIS
#define Lift_Servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Lift_Servo__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Lift_Servo__LCD_EN CYREG_PRT1_LCD_EN
#define Lift_Servo__MASK 0x20u
#define Lift_Servo__PORT 1u
#define Lift_Servo__PRT CYREG_PRT1_PRT
#define Lift_Servo__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Lift_Servo__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Lift_Servo__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Lift_Servo__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Lift_Servo__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Lift_Servo__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Lift_Servo__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Lift_Servo__PS CYREG_PRT1_PS
#define Lift_Servo__SHIFT 5u
#define Lift_Servo__SLW CYREG_PRT1_SLW

/* M1_Backward */
#define M1_Backward__0__INTTYPE CYREG_PICU3_INTTYPE5
#define M1_Backward__0__MASK 0x20u
#define M1_Backward__0__PC CYREG_PRT3_PC5
#define M1_Backward__0__PORT 3u
#define M1_Backward__0__SHIFT 5u
#define M1_Backward__AG CYREG_PRT3_AG
#define M1_Backward__AMUX CYREG_PRT3_AMUX
#define M1_Backward__BIE CYREG_PRT3_BIE
#define M1_Backward__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_Backward__BYP CYREG_PRT3_BYP
#define M1_Backward__CTL CYREG_PRT3_CTL
#define M1_Backward__DM0 CYREG_PRT3_DM0
#define M1_Backward__DM1 CYREG_PRT3_DM1
#define M1_Backward__DM2 CYREG_PRT3_DM2
#define M1_Backward__DR CYREG_PRT3_DR
#define M1_Backward__INP_DIS CYREG_PRT3_INP_DIS
#define M1_Backward__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_Backward__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_Backward__LCD_EN CYREG_PRT3_LCD_EN
#define M1_Backward__MASK 0x20u
#define M1_Backward__PORT 3u
#define M1_Backward__PRT CYREG_PRT3_PRT
#define M1_Backward__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_Backward__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_Backward__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_Backward__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_Backward__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_Backward__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_Backward__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_Backward__PS CYREG_PRT3_PS
#define M1_Backward__SHIFT 5u
#define M1_Backward__SLW CYREG_PRT3_SLW

/* M1_Direction */
#define M1_Direction_Sync_ctrl_reg__0__MASK 0x01u
#define M1_Direction_Sync_ctrl_reg__0__POS 0
#define M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define M1_Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define M1_Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define M1_Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define M1_Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define M1_Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define M1_Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define M1_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define M1_Direction_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define M1_Direction_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define M1_Direction_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define M1_Direction_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define M1_Direction_Sync_ctrl_reg__MASK 0x01u
#define M1_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define M1_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define M1_Direction_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* M1_Forward */
#define M1_Forward__0__INTTYPE CYREG_PICU3_INTTYPE4
#define M1_Forward__0__MASK 0x10u
#define M1_Forward__0__PC CYREG_PRT3_PC4
#define M1_Forward__0__PORT 3u
#define M1_Forward__0__SHIFT 4u
#define M1_Forward__AG CYREG_PRT3_AG
#define M1_Forward__AMUX CYREG_PRT3_AMUX
#define M1_Forward__BIE CYREG_PRT3_BIE
#define M1_Forward__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_Forward__BYP CYREG_PRT3_BYP
#define M1_Forward__CTL CYREG_PRT3_CTL
#define M1_Forward__DM0 CYREG_PRT3_DM0
#define M1_Forward__DM1 CYREG_PRT3_DM1
#define M1_Forward__DM2 CYREG_PRT3_DM2
#define M1_Forward__DR CYREG_PRT3_DR
#define M1_Forward__INP_DIS CYREG_PRT3_INP_DIS
#define M1_Forward__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_Forward__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_Forward__LCD_EN CYREG_PRT3_LCD_EN
#define M1_Forward__MASK 0x10u
#define M1_Forward__PORT 3u
#define M1_Forward__PRT CYREG_PRT3_PRT
#define M1_Forward__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_Forward__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_Forward__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_Forward__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_Forward__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_Forward__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_Forward__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_Forward__PS CYREG_PRT3_PS
#define M1_Forward__SHIFT 4u
#define M1_Forward__SLW CYREG_PRT3_SLW

/* M2_Backward */
#define M2_Backward__0__INTTYPE CYREG_PICU3_INTTYPE1
#define M2_Backward__0__MASK 0x02u
#define M2_Backward__0__PC CYREG_PRT3_PC1
#define M2_Backward__0__PORT 3u
#define M2_Backward__0__SHIFT 1u
#define M2_Backward__AG CYREG_PRT3_AG
#define M2_Backward__AMUX CYREG_PRT3_AMUX
#define M2_Backward__BIE CYREG_PRT3_BIE
#define M2_Backward__BIT_MASK CYREG_PRT3_BIT_MASK
#define M2_Backward__BYP CYREG_PRT3_BYP
#define M2_Backward__CTL CYREG_PRT3_CTL
#define M2_Backward__DM0 CYREG_PRT3_DM0
#define M2_Backward__DM1 CYREG_PRT3_DM1
#define M2_Backward__DM2 CYREG_PRT3_DM2
#define M2_Backward__DR CYREG_PRT3_DR
#define M2_Backward__INP_DIS CYREG_PRT3_INP_DIS
#define M2_Backward__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M2_Backward__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M2_Backward__LCD_EN CYREG_PRT3_LCD_EN
#define M2_Backward__MASK 0x02u
#define M2_Backward__PORT 3u
#define M2_Backward__PRT CYREG_PRT3_PRT
#define M2_Backward__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M2_Backward__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M2_Backward__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M2_Backward__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M2_Backward__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M2_Backward__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M2_Backward__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M2_Backward__PS CYREG_PRT3_PS
#define M2_Backward__SHIFT 1u
#define M2_Backward__SLW CYREG_PRT3_SLW

/* M2_Direction */
#define M2_Direction_Sync_ctrl_reg__0__MASK 0x01u
#define M2_Direction_Sync_ctrl_reg__0__POS 0
#define M2_Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define M2_Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define M2_Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define M2_Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define M2_Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define M2_Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define M2_Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define M2_Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define M2_Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define M2_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define M2_Direction_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define M2_Direction_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define M2_Direction_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define M2_Direction_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define M2_Direction_Sync_ctrl_reg__MASK 0x01u
#define M2_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define M2_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define M2_Direction_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* M2_Forward */
#define M2_Forward__0__INTTYPE CYREG_PICU3_INTTYPE0
#define M2_Forward__0__MASK 0x01u
#define M2_Forward__0__PC CYREG_PRT3_PC0
#define M2_Forward__0__PORT 3u
#define M2_Forward__0__SHIFT 0u
#define M2_Forward__AG CYREG_PRT3_AG
#define M2_Forward__AMUX CYREG_PRT3_AMUX
#define M2_Forward__BIE CYREG_PRT3_BIE
#define M2_Forward__BIT_MASK CYREG_PRT3_BIT_MASK
#define M2_Forward__BYP CYREG_PRT3_BYP
#define M2_Forward__CTL CYREG_PRT3_CTL
#define M2_Forward__DM0 CYREG_PRT3_DM0
#define M2_Forward__DM1 CYREG_PRT3_DM1
#define M2_Forward__DM2 CYREG_PRT3_DM2
#define M2_Forward__DR CYREG_PRT3_DR
#define M2_Forward__INP_DIS CYREG_PRT3_INP_DIS
#define M2_Forward__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M2_Forward__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M2_Forward__LCD_EN CYREG_PRT3_LCD_EN
#define M2_Forward__MASK 0x01u
#define M2_Forward__PORT 3u
#define M2_Forward__PRT CYREG_PRT3_PRT
#define M2_Forward__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M2_Forward__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M2_Forward__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M2_Forward__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M2_Forward__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M2_Forward__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M2_Forward__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M2_Forward__PS CYREG_PRT3_PS
#define M2_Forward__SHIFT 0u
#define M2_Forward__SLW CYREG_PRT3_SLW

/* PDiode */
#define PDiode__0__INTTYPE CYREG_PICU2_INTTYPE6
#define PDiode__0__MASK 0x40u
#define PDiode__0__PC CYREG_PRT2_PC6
#define PDiode__0__PORT 2u
#define PDiode__0__SHIFT 6u
#define PDiode__AG CYREG_PRT2_AG
#define PDiode__AMUX CYREG_PRT2_AMUX
#define PDiode__BIE CYREG_PRT2_BIE
#define PDiode__BIT_MASK CYREG_PRT2_BIT_MASK
#define PDiode__BYP CYREG_PRT2_BYP
#define PDiode__CTL CYREG_PRT2_CTL
#define PDiode__DM0 CYREG_PRT2_DM0
#define PDiode__DM1 CYREG_PRT2_DM1
#define PDiode__DM2 CYREG_PRT2_DM2
#define PDiode__DR CYREG_PRT2_DR
#define PDiode__INP_DIS CYREG_PRT2_INP_DIS
#define PDiode__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PDiode__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PDiode__LCD_EN CYREG_PRT2_LCD_EN
#define PDiode__MASK 0x40u
#define PDiode__PORT 2u
#define PDiode__PRT CYREG_PRT2_PRT
#define PDiode__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PDiode__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PDiode__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PDiode__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PDiode__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PDiode__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PDiode__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PDiode__PS CYREG_PRT2_PS
#define PDiode__SHIFT 6u
#define PDiode__SLW CYREG_PRT2_SLW

/* PWM_Grip */
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Grip_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_Grip_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Grip_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Grip_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Grip_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Grip_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Grip_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Grip_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Grip_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWM_Grip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Grip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Grip_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Grip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* PWM_Lift */
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_Lift_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PWM_Lift_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Lift_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_Lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_Lift_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Lift_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Lift_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Lift_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Lift_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Lift_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_Lift_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PWM_M1 */
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_M1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_M1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_M1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_M2 */
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_M2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PWM_M2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_M2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Phase_LA */
#define Phase_LA__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Phase_LA__0__MASK 0x04u
#define Phase_LA__0__PC CYREG_PRT3_PC2
#define Phase_LA__0__PORT 3u
#define Phase_LA__0__SHIFT 2u
#define Phase_LA__AG CYREG_PRT3_AG
#define Phase_LA__AMUX CYREG_PRT3_AMUX
#define Phase_LA__BIE CYREG_PRT3_BIE
#define Phase_LA__BIT_MASK CYREG_PRT3_BIT_MASK
#define Phase_LA__BYP CYREG_PRT3_BYP
#define Phase_LA__CTL CYREG_PRT3_CTL
#define Phase_LA__DM0 CYREG_PRT3_DM0
#define Phase_LA__DM1 CYREG_PRT3_DM1
#define Phase_LA__DM2 CYREG_PRT3_DM2
#define Phase_LA__DR CYREG_PRT3_DR
#define Phase_LA__INP_DIS CYREG_PRT3_INP_DIS
#define Phase_LA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Phase_LA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Phase_LA__LCD_EN CYREG_PRT3_LCD_EN
#define Phase_LA__MASK 0x04u
#define Phase_LA__PORT 3u
#define Phase_LA__PRT CYREG_PRT3_PRT
#define Phase_LA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Phase_LA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Phase_LA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Phase_LA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Phase_LA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Phase_LA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Phase_LA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Phase_LA__PS CYREG_PRT3_PS
#define Phase_LA__SHIFT 2u
#define Phase_LA__SLW CYREG_PRT3_SLW

/* Phase_LB */
#define Phase_LB__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Phase_LB__0__MASK 0x08u
#define Phase_LB__0__PC CYREG_PRT3_PC3
#define Phase_LB__0__PORT 3u
#define Phase_LB__0__SHIFT 3u
#define Phase_LB__AG CYREG_PRT3_AG
#define Phase_LB__AMUX CYREG_PRT3_AMUX
#define Phase_LB__BIE CYREG_PRT3_BIE
#define Phase_LB__BIT_MASK CYREG_PRT3_BIT_MASK
#define Phase_LB__BYP CYREG_PRT3_BYP
#define Phase_LB__CTL CYREG_PRT3_CTL
#define Phase_LB__DM0 CYREG_PRT3_DM0
#define Phase_LB__DM1 CYREG_PRT3_DM1
#define Phase_LB__DM2 CYREG_PRT3_DM2
#define Phase_LB__DR CYREG_PRT3_DR
#define Phase_LB__INP_DIS CYREG_PRT3_INP_DIS
#define Phase_LB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Phase_LB__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Phase_LB__LCD_EN CYREG_PRT3_LCD_EN
#define Phase_LB__MASK 0x08u
#define Phase_LB__PORT 3u
#define Phase_LB__PRT CYREG_PRT3_PRT
#define Phase_LB__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Phase_LB__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Phase_LB__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Phase_LB__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Phase_LB__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Phase_LB__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Phase_LB__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Phase_LB__PS CYREG_PRT3_PS
#define Phase_LB__SHIFT 3u
#define Phase_LB__SLW CYREG_PRT3_SLW

/* Phase_RA */
#define Phase_RA__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Phase_RA__0__MASK 0x40u
#define Phase_RA__0__PC CYREG_PRT3_PC6
#define Phase_RA__0__PORT 3u
#define Phase_RA__0__SHIFT 6u
#define Phase_RA__AG CYREG_PRT3_AG
#define Phase_RA__AMUX CYREG_PRT3_AMUX
#define Phase_RA__BIE CYREG_PRT3_BIE
#define Phase_RA__BIT_MASK CYREG_PRT3_BIT_MASK
#define Phase_RA__BYP CYREG_PRT3_BYP
#define Phase_RA__CTL CYREG_PRT3_CTL
#define Phase_RA__DM0 CYREG_PRT3_DM0
#define Phase_RA__DM1 CYREG_PRT3_DM1
#define Phase_RA__DM2 CYREG_PRT3_DM2
#define Phase_RA__DR CYREG_PRT3_DR
#define Phase_RA__INP_DIS CYREG_PRT3_INP_DIS
#define Phase_RA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Phase_RA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Phase_RA__LCD_EN CYREG_PRT3_LCD_EN
#define Phase_RA__MASK 0x40u
#define Phase_RA__PORT 3u
#define Phase_RA__PRT CYREG_PRT3_PRT
#define Phase_RA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Phase_RA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Phase_RA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Phase_RA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Phase_RA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Phase_RA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Phase_RA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Phase_RA__PS CYREG_PRT3_PS
#define Phase_RA__SHIFT 6u
#define Phase_RA__SLW CYREG_PRT3_SLW

/* Phase_RB */
#define Phase_RB__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Phase_RB__0__MASK 0x80u
#define Phase_RB__0__PC CYREG_PRT3_PC7
#define Phase_RB__0__PORT 3u
#define Phase_RB__0__SHIFT 7u
#define Phase_RB__AG CYREG_PRT3_AG
#define Phase_RB__AMUX CYREG_PRT3_AMUX
#define Phase_RB__BIE CYREG_PRT3_BIE
#define Phase_RB__BIT_MASK CYREG_PRT3_BIT_MASK
#define Phase_RB__BYP CYREG_PRT3_BYP
#define Phase_RB__CTL CYREG_PRT3_CTL
#define Phase_RB__DM0 CYREG_PRT3_DM0
#define Phase_RB__DM1 CYREG_PRT3_DM1
#define Phase_RB__DM2 CYREG_PRT3_DM2
#define Phase_RB__DR CYREG_PRT3_DR
#define Phase_RB__INP_DIS CYREG_PRT3_INP_DIS
#define Phase_RB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Phase_RB__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Phase_RB__LCD_EN CYREG_PRT3_LCD_EN
#define Phase_RB__MASK 0x80u
#define Phase_RB__PORT 3u
#define Phase_RB__PRT CYREG_PRT3_PRT
#define Phase_RB__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Phase_RB__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Phase_RB__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Phase_RB__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Phase_RB__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Phase_RB__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Phase_RB__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Phase_RB__PS CYREG_PRT3_PS
#define Phase_RB__SHIFT 7u
#define Phase_RB__SLW CYREG_PRT3_SLW

/* QuadDec_Left */
#define QuadDec_Left_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_Left_bQuadDec_Stsreg__0__POS 0
#define QuadDec_Left_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_Left_bQuadDec_Stsreg__1__POS 1
#define QuadDec_Left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_Left_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec_Left_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_Left_bQuadDec_Stsreg__2__POS 2
#define QuadDec_Left_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_Left_bQuadDec_Stsreg__3__POS 3
#define QuadDec_Left_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_Left_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec_Left_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_Left_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_Left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_Left_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_Left_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_Left_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define QuadDec_Left_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_Left_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_Left_isr__INTC_MASK 0x01u
#define QuadDec_Left_isr__INTC_NUMBER 0u
#define QuadDec_Left_isr__INTC_PRIOR_NUM 7u
#define QuadDec_Left_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec_Left_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_Left_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_Right */
#define QuadDec_Right_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_Right_bQuadDec_Stsreg__0__POS 0
#define QuadDec_Right_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_Right_bQuadDec_Stsreg__1__POS 1
#define QuadDec_Right_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define QuadDec_Right_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define QuadDec_Right_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_Right_bQuadDec_Stsreg__2__POS 2
#define QuadDec_Right_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_Right_bQuadDec_Stsreg__3__POS 3
#define QuadDec_Right_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_Right_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define QuadDec_Right_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define QuadDec_Right_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define QuadDec_Right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define QuadDec_Right_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define QuadDec_Right_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define QuadDec_Right_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define QuadDec_Right_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_Right_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_Right_isr__INTC_MASK 0x02u
#define QuadDec_Right_isr__INTC_NUMBER 1u
#define QuadDec_Right_isr__INTC_PRIOR_NUM 7u
#define QuadDec_Right_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_Right_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_Right_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Reset */
#define Reset__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Reset__0__MASK 0x01u
#define Reset__0__PC CYREG_PRT0_PC0
#define Reset__0__PORT 0u
#define Reset__0__SHIFT 0u
#define Reset__AG CYREG_PRT0_AG
#define Reset__AMUX CYREG_PRT0_AMUX
#define Reset__BIE CYREG_PRT0_BIE
#define Reset__BIT_MASK CYREG_PRT0_BIT_MASK
#define Reset__BYP CYREG_PRT0_BYP
#define Reset__CTL CYREG_PRT0_CTL
#define Reset__DM0 CYREG_PRT0_DM0
#define Reset__DM1 CYREG_PRT0_DM1
#define Reset__DM2 CYREG_PRT0_DM2
#define Reset__DR CYREG_PRT0_DR
#define Reset__INP_DIS CYREG_PRT0_INP_DIS
#define Reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Reset__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Reset__LCD_EN CYREG_PRT0_LCD_EN
#define Reset__MASK 0x01u
#define Reset__PORT 0u
#define Reset__PRT CYREG_PRT0_PRT
#define Reset__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Reset__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Reset__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Reset__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Reset__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Reset__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Reset__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Reset__PS CYREG_PRT0_PS
#define Reset__SHIFT 0u
#define Reset__SLW CYREG_PRT0_SLW

/* Right_bumper */
#define Right_bumper__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Right_bumper__0__MASK 0x40u
#define Right_bumper__0__PC CYREG_PRT1_PC6
#define Right_bumper__0__PORT 1u
#define Right_bumper__0__SHIFT 6u
#define Right_bumper__AG CYREG_PRT1_AG
#define Right_bumper__AMUX CYREG_PRT1_AMUX
#define Right_bumper__BIE CYREG_PRT1_BIE
#define Right_bumper__BIT_MASK CYREG_PRT1_BIT_MASK
#define Right_bumper__BYP CYREG_PRT1_BYP
#define Right_bumper__CTL CYREG_PRT1_CTL
#define Right_bumper__DM0 CYREG_PRT1_DM0
#define Right_bumper__DM1 CYREG_PRT1_DM1
#define Right_bumper__DM2 CYREG_PRT1_DM2
#define Right_bumper__DR CYREG_PRT1_DR
#define Right_bumper__INP_DIS CYREG_PRT1_INP_DIS
#define Right_bumper__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Right_bumper__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Right_bumper__LCD_EN CYREG_PRT1_LCD_EN
#define Right_bumper__MASK 0x40u
#define Right_bumper__PORT 1u
#define Right_bumper__PRT CYREG_PRT1_PRT
#define Right_bumper__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Right_bumper__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Right_bumper__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Right_bumper__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Right_bumper__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Right_bumper__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Right_bumper__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Right_bumper__PS CYREG_PRT1_PS
#define Right_bumper__SHIFT 6u
#define Right_bumper__SLW CYREG_PRT1_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* TIA_SC */
#define TIA_SC__BST CYREG_SC2_BST
#define TIA_SC__CLK CYREG_SC2_CLK
#define TIA_SC__CMPINV CYREG_SC_CMPINV
#define TIA_SC__CMPINV_MASK 0x04u
#define TIA_SC__CPTR CYREG_SC_CPTR
#define TIA_SC__CPTR_MASK 0x04u
#define TIA_SC__CR0 CYREG_SC2_CR0
#define TIA_SC__CR1 CYREG_SC2_CR1
#define TIA_SC__CR2 CYREG_SC2_CR2
#define TIA_SC__MSK CYREG_SC_MSK
#define TIA_SC__MSK_MASK 0x04u
#define TIA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define TIA_SC__PM_ACT_MSK 0x04u
#define TIA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define TIA_SC__PM_STBY_MSK 0x04u
#define TIA_SC__SR CYREG_SC_SR
#define TIA_SC__SR_MASK 0x04u
#define TIA_SC__SW0 CYREG_SC2_SW0
#define TIA_SC__SW10 CYREG_SC2_SW10
#define TIA_SC__SW2 CYREG_SC2_SW2
#define TIA_SC__SW3 CYREG_SC2_SW3
#define TIA_SC__SW4 CYREG_SC2_SW4
#define TIA_SC__SW6 CYREG_SC2_SW6
#define TIA_SC__SW7 CYREG_SC2_SW7
#define TIA_SC__SW8 CYREG_SC2_SW8
#define TIA_SC__WRK1 CYREG_SC_WRK1
#define TIA_SC__WRK1_MASK 0x04u

/* Timer_ULTRASONIC_F */
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Timer_ULTRASONIC_L */
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB01_F1

/* Timer_ULTRASONIC_R */
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB13_F1

/* Trigger_F */
#define Trigger_F__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Trigger_F__0__MASK 0x80u
#define Trigger_F__0__PC CYREG_PRT2_PC7
#define Trigger_F__0__PORT 2u
#define Trigger_F__0__SHIFT 7u
#define Trigger_F__AG CYREG_PRT2_AG
#define Trigger_F__AMUX CYREG_PRT2_AMUX
#define Trigger_F__BIE CYREG_PRT2_BIE
#define Trigger_F__BIT_MASK CYREG_PRT2_BIT_MASK
#define Trigger_F__BYP CYREG_PRT2_BYP
#define Trigger_F__CTL CYREG_PRT2_CTL
#define Trigger_F__DM0 CYREG_PRT2_DM0
#define Trigger_F__DM1 CYREG_PRT2_DM1
#define Trigger_F__DM2 CYREG_PRT2_DM2
#define Trigger_F__DR CYREG_PRT2_DR
#define Trigger_F__INP_DIS CYREG_PRT2_INP_DIS
#define Trigger_F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Trigger_F__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Trigger_F__LCD_EN CYREG_PRT2_LCD_EN
#define Trigger_F__MASK 0x80u
#define Trigger_F__PORT 2u
#define Trigger_F__PRT CYREG_PRT2_PRT
#define Trigger_F__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Trigger_F__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Trigger_F__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Trigger_F__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Trigger_F__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Trigger_F__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Trigger_F__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Trigger_F__PS CYREG_PRT2_PS
#define Trigger_F__SHIFT 7u
#define Trigger_F__SLW CYREG_PRT2_SLW

/* Trigger_L */
#define Trigger_L__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Trigger_L__0__MASK 0x20u
#define Trigger_L__0__PC CYREG_PRT2_PC5
#define Trigger_L__0__PORT 2u
#define Trigger_L__0__SHIFT 5u
#define Trigger_L__AG CYREG_PRT2_AG
#define Trigger_L__AMUX CYREG_PRT2_AMUX
#define Trigger_L__BIE CYREG_PRT2_BIE
#define Trigger_L__BIT_MASK CYREG_PRT2_BIT_MASK
#define Trigger_L__BYP CYREG_PRT2_BYP
#define Trigger_L__CTL CYREG_PRT2_CTL
#define Trigger_L__DM0 CYREG_PRT2_DM0
#define Trigger_L__DM1 CYREG_PRT2_DM1
#define Trigger_L__DM2 CYREG_PRT2_DM2
#define Trigger_L__DR CYREG_PRT2_DR
#define Trigger_L__INP_DIS CYREG_PRT2_INP_DIS
#define Trigger_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Trigger_L__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Trigger_L__LCD_EN CYREG_PRT2_LCD_EN
#define Trigger_L__MASK 0x20u
#define Trigger_L__PORT 2u
#define Trigger_L__PRT CYREG_PRT2_PRT
#define Trigger_L__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Trigger_L__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Trigger_L__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Trigger_L__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Trigger_L__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Trigger_L__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Trigger_L__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Trigger_L__PS CYREG_PRT2_PS
#define Trigger_L__SHIFT 5u
#define Trigger_L__SLW CYREG_PRT2_SLW

/* Trigger_R */
#define Trigger_R__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Trigger_R__0__MASK 0x20u
#define Trigger_R__0__PC CYREG_IO_PC_PRT15_PC5
#define Trigger_R__0__PORT 15u
#define Trigger_R__0__SHIFT 5u
#define Trigger_R__AG CYREG_PRT15_AG
#define Trigger_R__AMUX CYREG_PRT15_AMUX
#define Trigger_R__BIE CYREG_PRT15_BIE
#define Trigger_R__BIT_MASK CYREG_PRT15_BIT_MASK
#define Trigger_R__BYP CYREG_PRT15_BYP
#define Trigger_R__CTL CYREG_PRT15_CTL
#define Trigger_R__DM0 CYREG_PRT15_DM0
#define Trigger_R__DM1 CYREG_PRT15_DM1
#define Trigger_R__DM2 CYREG_PRT15_DM2
#define Trigger_R__DR CYREG_PRT15_DR
#define Trigger_R__INP_DIS CYREG_PRT15_INP_DIS
#define Trigger_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Trigger_R__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Trigger_R__LCD_EN CYREG_PRT15_LCD_EN
#define Trigger_R__MASK 0x20u
#define Trigger_R__PORT 15u
#define Trigger_R__PRT CYREG_PRT15_PRT
#define Trigger_R__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Trigger_R__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Trigger_R__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Trigger_R__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Trigger_R__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Trigger_R__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Trigger_R__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Trigger_R__PS CYREG_PRT15_PS
#define Trigger_R__SHIFT 5u
#define Trigger_R__SLW CYREG_PRT15_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x04u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x10u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x10u

/* isr_F */
#define isr_F__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_F__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_F__INTC_MASK 0x04u
#define isr_F__INTC_NUMBER 2u
#define isr_F__INTC_PRIOR_NUM 7u
#define isr_F__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_F__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_F__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_L */
#define isr_L__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_L__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_L__INTC_MASK 0x08u
#define isr_L__INTC_NUMBER 3u
#define isr_L__INTC_PRIOR_NUM 7u
#define isr_L__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_L__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_L__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_R */
#define isr_R__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_R__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_R__INTC_MASK 0x10u
#define isr_R__INTC_NUMBER 4u
#define isr_R__INTC_PRIOR_NUM 7u
#define isr_R__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_R__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_R__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define autoVrefComparator_0__CLK CYREG_CMP2_CLK
#define autoVrefComparator_0__CMP_MASK 0x04u
#define autoVrefComparator_0__CMP_NUMBER 2u
#define autoVrefComparator_0__CR CYREG_CMP2_CR
#define autoVrefComparator_0__LUT__CR CYREG_LUT2_CR
#define autoVrefComparator_0__LUT__MSK CYREG_LUT_MSK
#define autoVrefComparator_0__LUT__MSK_MASK 0x04u
#define autoVrefComparator_0__LUT__MSK_SHIFT 2u
#define autoVrefComparator_0__LUT__MX CYREG_LUT2_MX
#define autoVrefComparator_0__LUT__SR CYREG_LUT_SR
#define autoVrefComparator_0__LUT__SR_MASK 0x04u
#define autoVrefComparator_0__LUT__SR_SHIFT 2u
#define autoVrefComparator_0__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define autoVrefComparator_0__PM_ACT_MSK 0x04u
#define autoVrefComparator_0__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define autoVrefComparator_0__PM_STBY_MSK 0x04u
#define autoVrefComparator_0__SW0 CYREG_CMP2_SW0
#define autoVrefComparator_0__SW2 CYREG_CMP2_SW2
#define autoVrefComparator_0__SW3 CYREG_CMP2_SW3
#define autoVrefComparator_0__SW4 CYREG_CMP2_SW4
#define autoVrefComparator_0__SW6 CYREG_CMP2_SW6
#define autoVrefComparator_0__TR0 CYREG_CMP2_TR0
#define autoVrefComparator_0__TR1 CYREG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define autoVrefComparator_0__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define autoVrefComparator_0__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define autoVrefComparator_0__WRK CYREG_CMP_WRK
#define autoVrefComparator_0__WRK_MASK 0x04u
#define autoVrefComparator_0__WRK_SHIFT 2u
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Final Code"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
