// Seed: 436262349
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    output id_8,
    output logic id_9
);
  initial id_8 = id_2;
  assign id_7 = id_2 == id_3;
  logic id_10;
  logic id_11, id_12, id_13;
  logic id_14;
endmodule
