// Seed: 3431277008
module module_0 (
    input tri1 id_0
);
  logic id_2, id_3;
  wire id_4;
  assign module_1._id_2 = 0;
  task id_5;
    input id_6;
  endtask
  always_ff begin : LABEL_0
    begin : LABEL_1
      id_3 <= -1 - 1;
    end
    #id_7 id_5 = #1 id_5;
    id_3 = id_5 & 1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd81
) (
    input  uwire id_0,
    input  wire  _id_1,
    input  wand  _id_2,
    output tri0  id_3 [-1 : -1]
);
  wor [id_1 : id_2] id_5 = -1;
  logic id_6;
  module_0 modCall_1 (id_0);
endmodule
