# TCL File Generated by Component Editor 18.0
# Wed Jul 03 10:20:58 CST 2019
# DO NOT MODIFY


# 
# vta_adaptor "vta_adaptor" v1.0
#  2019.07.03.10:20:58
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module vta_adaptor
# 
set_module_property DESCRIPTION ""
set_module_property NAME vta_adaptor
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME vta_adaptor
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL IntelShell
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file IntelShell.v VERILOG PATH IntelShell.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock ap_clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset ap_rst_n reset_n Input 1


# 
# connection point m_axi_gmem
# 
add_interface m_axi_gmem axi start
set_interface_property m_axi_gmem associatedClock clock
set_interface_property m_axi_gmem associatedReset reset
set_interface_property m_axi_gmem readIssuingCapability 1
set_interface_property m_axi_gmem writeIssuingCapability 1
set_interface_property m_axi_gmem combinedIssuingCapability 1
set_interface_property m_axi_gmem ENABLED true
set_interface_property m_axi_gmem EXPORT_OF ""
set_interface_property m_axi_gmem PORT_NAME_MAP ""
set_interface_property m_axi_gmem CMSIS_SVD_VARIABLES ""
set_interface_property m_axi_gmem SVD_ADDRESS_GROUP ""

add_interface_port m_axi_gmem m_axi_gmem_araddr araddr Output 32
add_interface_port m_axi_gmem m_axi_gmem_arburst arburst Output 2
add_interface_port m_axi_gmem m_axi_gmem_arcache arcache Output 4
add_interface_port m_axi_gmem m_axi_gmem_arlen arlen Output 4
add_interface_port m_axi_gmem m_axi_gmem_arlock arlock Output 2
add_interface_port m_axi_gmem m_axi_gmem_arprot arprot Output 3
add_interface_port m_axi_gmem m_axi_gmem_arready arready Input 1
add_interface_port m_axi_gmem m_axi_gmem_arsize arsize Output 3
add_interface_port m_axi_gmem m_axi_gmem_aruser aruser Output 5
add_interface_port m_axi_gmem m_axi_gmem_awaddr awaddr Output 32
add_interface_port m_axi_gmem m_axi_gmem_awprot awprot Output 3
add_interface_port m_axi_gmem m_axi_gmem_awvalid awvalid Output 1
add_interface_port m_axi_gmem m_axi_gmem_awready awready Input 1
add_interface_port m_axi_gmem m_axi_gmem_wdata wdata Output 64
add_interface_port m_axi_gmem m_axi_gmem_wvalid wvalid Output 1
add_interface_port m_axi_gmem m_axi_gmem_wlast wlast Output 1
add_interface_port m_axi_gmem m_axi_gmem_bvalid bvalid Input 1
add_interface_port m_axi_gmem m_axi_gmem_bready bready Output 1
add_interface_port m_axi_gmem m_axi_gmem_wready wready Input 1
add_interface_port m_axi_gmem m_axi_gmem_arvalid arvalid Output 1
add_interface_port m_axi_gmem m_axi_gmem_rready rready Output 1
add_interface_port m_axi_gmem m_axi_gmem_rdata rdata Input 64
add_interface_port m_axi_gmem m_axi_gmem_rvalid rvalid Input 1
add_interface_port m_axi_gmem m_axi_gmem_arid arid Output 1
add_interface_port m_axi_gmem m_axi_gmem_bid bid Input 1
add_interface_port m_axi_gmem m_axi_gmem_awid awid Output 1
add_interface_port m_axi_gmem m_axi_gmem_rid rid Input 1
add_interface_port m_axi_gmem m_axi_gmem_awburst awburst Output 2
add_interface_port m_axi_gmem m_axi_gmem_awcache awcache Output 4
add_interface_port m_axi_gmem m_axi_gmem_awlen awlen Output 4
add_interface_port m_axi_gmem m_axi_gmem_awlock awlock Output 2
add_interface_port m_axi_gmem m_axi_gmem_awsize awsize Output 3
add_interface_port m_axi_gmem m_axi_gmem_awuser awuser Output 5
add_interface_port m_axi_gmem m_axi_gmem_bresp bresp Input 2
add_interface_port m_axi_gmem m_axi_gmem_rlast rlast Input 1
add_interface_port m_axi_gmem m_axi_gmem_rresp rresp Input 2
add_interface_port m_axi_gmem m_axi_gmem_wstrb wstrb Output 8
add_interface_port m_axi_gmem m_axi_gmem_wid wid Output 1


# 
# connection point s_axi_control
# 
add_interface s_axi_control axi4lite end
set_interface_property s_axi_control associatedClock clock
set_interface_property s_axi_control associatedReset reset
set_interface_property s_axi_control readAcceptanceCapability 1
set_interface_property s_axi_control writeAcceptanceCapability 1
set_interface_property s_axi_control combinedAcceptanceCapability 1
set_interface_property s_axi_control readDataReorderingDepth 1
set_interface_property s_axi_control bridgesToMaster ""
set_interface_property s_axi_control ENABLED true
set_interface_property s_axi_control EXPORT_OF ""
set_interface_property s_axi_control PORT_NAME_MAP ""
set_interface_property s_axi_control CMSIS_SVD_VARIABLES ""
set_interface_property s_axi_control SVD_ADDRESS_GROUP ""

add_interface_port s_axi_control s_axi_control_araddr araddr Input 16
add_interface_port s_axi_control s_axi_control_arready arready Output 1
add_interface_port s_axi_control s_axi_control_arvalid arvalid Input 1
add_interface_port s_axi_control s_axi_control_awaddr awaddr Input 16
add_interface_port s_axi_control s_axi_control_awready awready Output 1
add_interface_port s_axi_control s_axi_control_awvalid awvalid Input 1
add_interface_port s_axi_control s_axi_control_wvalid wvalid Input 1
add_interface_port s_axi_control s_axi_control_wdata wdata Input 32
add_interface_port s_axi_control s_axi_control_wstrb wstrb Input 4
add_interface_port s_axi_control s_axi_control_bready bready Input 1
add_interface_port s_axi_control s_axi_control_wready wready Output 1
add_interface_port s_axi_control s_axi_control_bresp bresp Output 2
add_interface_port s_axi_control s_axi_control_rdata rdata Output 32
add_interface_port s_axi_control s_axi_control_bvalid bvalid Output 1
add_interface_port s_axi_control s_axi_control_rready rready Input 1
add_interface_port s_axi_control s_axi_control_rresp rresp Output 2
add_interface_port s_axi_control s_axi_control_rvalid rvalid Output 1
add_interface_port s_axi_control s_axi_control_arprot arprot Input 3
add_interface_port s_axi_control s_axi_control_awprot awprot Input 3

