-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity QAM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of QAM is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "QAM_QAM,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.444286,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=405,HLS_SYN_LUT=621,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal mul_fu_150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_185 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sub57_fu_157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub57_reg_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_done : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_idle : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_ready : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TREADY : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_in_TREADY : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_qam_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_qam_num_2_out_ap_vld : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_DATA_LEN_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_sym_num_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_sym_num_3_out_ap_vld : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_done : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_idle : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_ready : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TREADY : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_in_TREADY : STD_LOGIC;
    signal grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component QAM_QAM_Pipeline_VITIS_LOOP_44_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        qam_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        qam_num_2_out_ap_vld : OUT STD_LOGIC;
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC;
        sym_num_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component QAM_QAM_Pipeline_VITIS_LOOP_71_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        mul : IN STD_LOGIC_VECTOR (31 downto 0);
        sub57 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        qam_num_2_reload : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component QAM_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component QAM_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70 : component QAM_QAM_Pipeline_VITIS_LOOP_44_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start,
        ap_done => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_done,
        ap_idle => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_idle,
        ap_ready => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDATA,
        data_out_TVALID => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID,
        data_out_TKEEP => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TKEEP,
        data_out_TSTRB => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TSTRB,
        data_out_TUSER => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TUSER,
        data_out_TLAST => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TLAST,
        data_out_TID => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TID,
        data_out_TDEST => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDEST,
        qam_num_2_out => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_qam_num_2_out,
        qam_num_2_out_ap_vld => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_qam_num_2_out_ap_vld,
        DATA_LEN_1_out => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_DATA_LEN_1_out_ap_vld,
        sym_num_3_out => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_sym_num_3_out,
        sym_num_3_out_ap_vld => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_sym_num_3_out_ap_vld);

    grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105 : component QAM_QAM_Pipeline_VITIS_LOOP_71_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start,
        ap_done => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_done,
        ap_idle => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_idle,
        ap_ready => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TREADY,
        mul => mul_reg_185,
        sub57 => sub57_reg_190,
        data_out_TDATA => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDATA,
        data_out_TVALID => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID,
        data_out_TKEEP => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TKEEP,
        data_out_TSTRB => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TSTRB,
        data_out_TUSER => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TUSER,
        data_out_TLAST => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TLAST,
        data_out_TID => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TID,
        data_out_TDEST => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDEST,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        qam_num_2_reload => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_qam_num_2_out);

    mul_32s_32s_32_1_1_U35 : component QAM_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_DATA_LEN_1_out,
        din1 => grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_sym_num_3_out,
        dout => mul_fu_150_p2);

    regslice_both_data_in_V_data_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TUSER_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TID_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component QAM_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDEST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_ready = ap_const_logic_1)) then 
                    grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_ready = ap_const_logic_1)) then 
                    grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                mul_reg_185 <= mul_fu_150_p2;
                sub57_reg_190 <= sub57_fu_157_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_done, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, regslice_both_data_out_V_data_V_U_apdone_blk, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_done)
    begin
        if ((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_done)
    begin
        if ((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_in_TREADY, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_in_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_in_TREADY_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDATA, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDATA, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TDATA_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDATA;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDATA_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TDEST_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDEST, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDEST, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TDEST_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TDEST;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDEST_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TDEST;
        else 
            data_out_TDEST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TID_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TID, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TID_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TID;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TID_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TID;
        else 
            data_out_TID_int_regslice <= "X";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TKEEP, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TKEEP, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TKEEP_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TKEEP;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TKEEP_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TLAST, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TLAST, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TLAST_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TLAST;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TLAST_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TSTRB, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TSTRB, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TSTRB_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TSTRB;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TSTRB_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TUSER_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TUSER, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TUSER, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_out_TUSER_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TUSER;
        elsif (((grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TUSER_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TUSER;
        else 
            data_out_TUSER_int_regslice <= "X";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID, grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_out_TVALID_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start <= grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg;
    grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);
    grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start <= grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg;
    grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state6);
    sub57_fu_157_p2 <= std_logic_vector(unsigned(mul_fu_150_p2) + unsigned(ap_const_lv32_FFFFFFFF));
end behav;
