\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable}{}\doxysection{APB1 Peripheral Clock Enable Disable}
\label{group___r_c_c___a_p_b1___clock___enable___disable}\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}


Enable or disable the APB1 peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaacbeee793dfe93384ba7526eb243f6cc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga5f588c7262a5ff7a3882157abbbcd625}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gacba2aebfe03cd3fd174f5c37a1d62769}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga4411749d5b9d76cf908e26239e4b213d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga0195294d1914da9d154b3647bf7c5be5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UCPD1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}\label{group___r_c_c___a_p_b1___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga67a011bda249fc860fe44a88f7b03ff6}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga67a011bda249fc860fe44a88f7b03ff6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN);
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gad3ec940a13a275a574d438af19f164c4}\label{group___r_c_c___a_p_b1___clock___enable___disable_gad3ec940a13a275a574d438af19f164c4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN);
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDG2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}\label{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}\label{group___r_c_c___a_p_b1___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga248a0f9f8b79b169d2e5ba5bd87b03c7}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga248a0f9f8b79b169d2e5ba5bd87b03c7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}\label{group___r_c_c___a_p_b1___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR1, RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaa2a258a48face94f421a9bf3777e6aa7}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaa2a258a48face94f421a9bf3777e6aa7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR2, RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga886f0331b23240f0fefabd05b1b24190}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga886f0331b23240f0fefabd05b1b24190}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UCPD1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+ENR2, RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaacbeee793dfe93384ba7526eb243f6cc}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaacbeee793dfe93384ba7526eb243f6cc}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRS\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga4411749d5b9d76cf908e26239e4b213d}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga4411749d5b9d76cf908e26239e4b213d}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_PWR\_CLK\_ENABLE@{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE@{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga5f588c7262a5ff7a3882157abbbcd625}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga5f588c7262a5ff7a3882157abbbcd625}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga0195294d1914da9d154b3647bf7c5be5}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga0195294d1914da9d154b3647bf7c5be5}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE@{\_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE@{\_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE}{\_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UCPD1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gacba2aebfe03cd3fd174f5c37a1d62769}\label{group___r_c_c___a_p_b1___clock___enable___disable_gacba2aebfe03cd3fd174f5c37a1d62769}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USB\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}\label{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
