<?xml version="1.0" encoding="UTF-8"?>
<project name="grn_5pe_naive_eq_1t_1b.link">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="shell-v04261818" featureRomTime="0">
    <version major="201920" minor="2"/>
    <description/>
    <board name="" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.000000MHz"/>
          <clock port="DATA_CLK" frequency="300.000000MHz"/>
        </kernelClocks>
        <kernel name="grn_5pe_naive_eq_1t_1b" language="ip" vlnv="xilinx.com:RTLKernel:grn_5pe_naive_eq_1t_1b:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" hwControlProtocol="ap_ctrl_hs">
          <port name="m00_axi" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="s_axi_control" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in_s0" addressQualifier="0" id="0" port="s_axi_control" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="ap_uint&lt;32&gt;"/>
          <arg name="out_s0" addressQualifier="0" id="1" port="s_axi_control" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="ap_uint&lt;32&gt;"/>
          <arg name="in0" addressQualifier="1" id="2" port="m00_axi" size="0x8" offset="0x20" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="out0" addressQualifier="1" id="3" port="m00_axi" size="0x8" offset="0x2c" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="grn_5pe_naive_eq_1t_1b_1">
            <addrRemap base="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr0/interconnect_axilite_user_0_M01_AXI" dstType="kernel" dstInst="grn_5pe_naive_eq_1t_1b_1" dstPort="s_axi_control"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="grn_5pe_naive_eq_1t_1b_1" dstPort="m00_axi"/>
      </core>
    </device>
  </platform>
</project>
