Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Wed May 29 22:26:12 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
AVAL-344   Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           
TIMING-18  Warning   Missing input or output delay               316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (92)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (92)
-------------------------------
 There are 92 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.936        0.000                      0                 7587        0.023        0.000                      0                 7587        4.394        0.000                       0                  3223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.936        0.000                      0                 7587        0.023        0.000                      0                 7587        4.394        0.000                       0                  3223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 2.918ns (74.648%)  route 0.991ns (25.352%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.176ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[19])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[19]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<19>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[19]_FPA_OUT[19])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[19]
                         net (fo=1, routed)           0.602     6.991    bd_0_i/hls_inst/inst/add_fu_170_p4[19]
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.623    12.751    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[19]/C
                         clock pessimism              0.227    12.978    
                         clock uncertainty           -0.058    12.920    
    SLICE_X130Y64        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007    12.927    bd_0_i/hls_inst/inst/add_reg_385_reg[19]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 2.918ns (74.917%)  route 0.977ns (25.083%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.176ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[7])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[7]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<7>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[7]_FPA_OUT[7])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[7]
                         net (fo=1, routed)           0.588     6.977    bd_0_i/hls_inst/inst/add_fu_170_p4[7]
    SLICE_X132Y65        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.618    12.746    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X132Y65        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[7]/C
                         clock pessimism              0.227    12.973    
                         clock uncertainty           -0.058    12.915    
    SLICE_X132Y65        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.008    12.923    bd_0_i/hls_inst/inst/add_reg_385_reg[7]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 2.918ns (75.401%)  route 0.952ns (24.599%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.176ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[11])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[11]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<11>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[11]_FPA_OUT[11])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[11]
                         net (fo=1, routed)           0.563     6.952    bd_0_i/hls_inst/inst/add_fu_170_p4[11]
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.623    12.751    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[11]/C
                         clock pessimism              0.227    12.978    
                         clock uncertainty           -0.058    12.920    
    SLICE_X130Y64        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    12.928    bd_0_i/hls_inst/inst/add_reg_385_reg[11]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.918ns (75.518%)  route 0.946ns (24.482%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.176ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[28])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[28]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<28>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[28]_FPA_OUT[28])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[28]
                         net (fo=1, routed)           0.557     6.946    bd_0_i/hls_inst/inst/add_fu_170_p4[28]
    SLICE_X132Y65        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.618    12.746    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X132Y65        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[28]/C
                         clock pessimism              0.227    12.973    
                         clock uncertainty           -0.058    12.915    
    SLICE_X132Y65        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008    12.923    bd_0_i/hls_inst/inst/add_reg_385_reg[28]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 2.918ns (77.606%)  route 0.842ns (22.394%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.176ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[2])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[2]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<2>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[2]_FPA_OUT[2])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[2]
                         net (fo=1, routed)           0.453     6.842    bd_0_i/hls_inst/inst/add_fu_170_p4[2]
    SLICE_X132Y65        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.618    12.746    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X132Y65        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[2]/C
                         clock pessimism              0.227    12.973    
                         clock uncertainty           -0.058    12.915    
    SLICE_X132Y65        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007    12.922    bd_0_i/hls_inst/inst/add_reg_385_reg[2]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 2.918ns (77.793%)  route 0.833ns (22.207%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.176ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[17])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[17]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<17>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[17]_FPA_OUT[17])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[17]
                         net (fo=1, routed)           0.444     6.833    bd_0_i/hls_inst/inst/add_fu_170_p4[17]
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.623    12.751    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[17]/C
                         clock pessimism              0.227    12.978    
                         clock uncertainty           -0.058    12.920    
    SLICE_X130Y64        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007    12.927    bd_0_i/hls_inst/inst/add_reg_385_reg[17]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.918ns (77.876%)  route 0.829ns (22.124%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.176ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[21])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[21]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<21>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[21]_FPA_OUT[21])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[21]
                         net (fo=1, routed)           0.440     6.829    bd_0_i/hls_inst/inst/add_fu_170_p4[21]
    SLICE_X128Y66        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.626    12.754    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X128Y66        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[21]/C
                         clock pessimism              0.227    12.981    
                         clock uncertainty           -0.058    12.923    
    SLICE_X128Y66        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    12.931    bd_0_i/hls_inst/inst/add_reg_385_reg[21]
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.918ns (77.938%)  route 0.826ns (22.062%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.176ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[24])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[24]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<24>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[24]_FPA_OUT[24])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[24]
                         net (fo=1, routed)           0.437     6.826    bd_0_i/hls_inst/inst/add_fu_170_p4[24]
    SLICE_X128Y66        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.626    12.754    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X128Y66        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[24]/C
                         clock pessimism              0.227    12.981    
                         clock uncertainty           -0.058    12.923    
    SLICE_X128Y66        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007    12.930    bd_0_i/hls_inst/inst/add_reg_385_reg[24]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 2.918ns (78.189%)  route 0.814ns (21.811%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.176ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[0])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[0]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<0>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[0]_FPA_OUT[0])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[0]
                         net (fo=1, routed)           0.425     6.814    bd_0_i/hls_inst/inst/add_fu_170_p4[0]
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.623    12.751    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[0]/C
                         clock pessimism              0.227    12.978    
                         clock uncertainty           -0.058    12.920    
    SLICE_X130Y64        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008    12.928    bd_0_i/hls_inst/inst/add_reg_385_reg[0]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_reg_385_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 2.918ns (78.189%)  route 0.814ns (21.811%))
  Logic Levels:           8  (DSP_FP_ADDER=1 DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FP_OUTPUT=2 DSP_FPM_PIPEREG=1 DSP_FPM_STAGE0=1 DSP_FPM_STAGE1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.058ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.116ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.927ns (routing 1.292ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.176ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.927     3.082    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X124Y65        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.174 f  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[14]/Q
                         net (fo=1, routed)           0.389     3.563    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/B_MAN[14]
    DSP_X2Y33            DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_B_MAN[14]_B_DATA[14])
                                                      0.475     4.038 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/B_DATA[14]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<14>
    DSP_X2Y33            DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_B_DATA[14]_B_MAN_DATA[14])
                                                      0.076     4.114 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/B_MAN_DATA[14]
                         net (fo=1, routed)           0.000     4.114    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<14>
    DSP_X2Y33            DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_B_MAN_DATA[14]_U[43])
                                                      0.487     4.601 f  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/U[43]
                         net (fo=1, routed)           0.000     4.601    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<43>
    DSP_X2Y33            DSP_FPM_PIPEREG (Prop_DSP_FPM_PIPEREG_DSPFP_U[43]_U_DATA[43])
                                                      0.096     4.697 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.697    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<43>
    DSP_X2Y33            DSP_FPM_STAGE1 (Prop_DSP_FPM_STAGE1_DSPFP_U_DATA[43]_FPM_INT[31])
                                                      0.741     5.438 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST/FPM_INT[31]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPM_INT[31]_FPM_DATA[31])
                                                      0.133     5.571 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPM_DATA[31]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>
    DSP_X2Y33            DSP_FP_ADDER (Prop_DSP_FP_ADDER_DSPFP_FPM_DATA[31]_FPA_INT[10])
                                                      0.670     6.241 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST/FPA_INT[10]
                         net (fo=1, routed)           0.000     6.241    bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<10>
    DSP_X2Y33            DSP_FP_OUTPUT (Prop_DSP_FP_OUTPUT_DSPFP_FPA_INT[10]_FPA_OUT[10])
                                                      0.148     6.389 r  bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST/FPA_OUT[10]
                         net (fo=1, routed)           0.425     6.814    bd_0_i/hls_inst/inst/add_fu_170_p4[10]
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.065    10.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063    10.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.623    12.751    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y64        FDRE                                         r  bd_0_i/hls_inst/inst/add_reg_385_reg[10]/C
                         clock pessimism              0.227    12.978    
                         clock uncertainty           -0.058    12.920    
    SLICE_X130Y64        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    12.928    bd_0_i/hls_inst/inst/add_reg_385_reg[10]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  6.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E5_INT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.097ns (37.743%)  route 0.160ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      2.511ns (routing 1.176ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.292ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.511     2.639    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X3Y34         RAMB18E5_INT                                 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E5_INT (Prop_RAMB18_L_CLKARDCLK_DOUTADOUT[7])
                                                      0.097     2.736 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/DOUTADOUT[7]
                         net (fo=1, routed)           0.160     2.896    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[7]
    SLICE_X131Y65        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.860     3.015    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X131Y65        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15/CLK
                         clock pessimism             -0.227     2.788    
    SLICE_X131Y65        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.085     2.873    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.050ns (35.829%)  route 0.090ns (64.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.814ns (routing 0.790ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.896ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.814     1.908    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X142Y87        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y87        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.958 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[32]/Q
                         net (fo=3, routed)           0.090     2.048    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[30]
    SLICE_X145Y86        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.023     2.148    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X145Y86        SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15/CLK
                         clock pessimism             -0.200     1.948    
    SLICE_X145Y86        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.069     2.017    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[22]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      1.791ns (routing 0.790ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.896ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.791     1.885    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y83        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[22]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y83        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     1.996 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[22]_srl23/Q
                         net (fo=1, routed)           0.017     2.013    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[22]_srl23_n_0
    SLICE_X127Y83        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.079     2.204    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y83        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[22]__0/C
                         clock pessimism             -0.262     1.942    
    SLICE_X127Y83        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.977    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[22]__0
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[27]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[27]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      1.791ns (routing 0.790ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.896ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.791     1.885    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y83        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[27]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y83        SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     1.996 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[27]_srl23/Q
                         net (fo=1, routed)           0.017     2.013    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[27]_srl23_n_0
    SLICE_X127Y83        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[27]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.079     2.204    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y83        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[27]__0/C
                         clock pessimism             -0.262     1.942    
    SLICE_X127Y83        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.977    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[27]__0
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[31]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[31]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.785ns (routing 0.790ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.896ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.785     1.879    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y84        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[31]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y84        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     1.990 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[31]_srl23/Q
                         net (fo=1, routed)           0.017     2.007    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[31]_srl23_n_0
    SLICE_X127Y84        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[31]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.061     2.186    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y84        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[31]__0/C
                         clock pessimism             -0.250     1.936    
    SLICE_X127Y84        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.971    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[31]__0
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.785ns (routing 0.790ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.896ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.785     1.879    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y84        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y84        SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     1.990 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23/Q
                         net (fo=1, routed)           0.017     2.007    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[35]_srl23_n_0
    SLICE_X127Y84        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.061     2.186    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y84        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0/C
                         clock pessimism             -0.250     1.936    
    SLICE_X127Y84        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.971    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[35]__0
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[36]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[36]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.785ns (routing 0.790ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.896ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.785     1.879    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y86        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[36]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y86        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     1.990 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[36]_srl23/Q
                         net (fo=1, routed)           0.017     2.007    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[36]_srl23_n_0
    SLICE_X127Y86        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[36]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.061     2.186    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y86        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[36]__0/C
                         clock pessimism             -0.250     1.936    
    SLICE_X127Y86        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.971    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[36]__0
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[42]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[42]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.785ns (routing 0.790ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.896ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.785     1.879    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y86        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[42]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y86        SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     1.990 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[42]_srl23/Q
                         net (fo=1, routed)           0.017     2.007    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[42]_srl23_n_0
    SLICE_X127Y86        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[42]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.061     2.186    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y86        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[42]__0/C
                         clock pessimism             -0.250     1.936    
    SLICE_X127Y86        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.971    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[42]__0
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[45]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[45]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.786ns (routing 0.790ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.896ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.786     1.880    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y89        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[45]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y89        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     1.991 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[45]_srl23/Q
                         net (fo=1, routed)           0.017     2.008    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[45]_srl23_n_0
    SLICE_X127Y89        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[45]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.061     2.186    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y89        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[45]__0/C
                         clock pessimism             -0.249     1.937    
    SLICE_X127Y89        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.972    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[45]__0
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[4]_srl23/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.787ns (routing 0.790ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.896ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.787     1.881    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X129Y76        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[4]_srl23/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y76        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     1.992 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[4]_srl23/Q
                         net (fo=1, routed)           0.017     2.009    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[4]_srl23_n_0
    SLICE_X129Y76        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.072     2.197    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X129Y76        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[4]__0/C
                         clock pessimism             -0.258     1.938    
    SLICE_X129Y76        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.973    bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter24_reg_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E5_INT/CLKARDCLK  n/a            1.379         10.000      8.621      RAMB18_X3Y32   bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.379         10.000      8.621      RAMB18_X3Y32   bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKARDCLK  n/a            1.379         10.000      8.621      RAMB18_X3Y34   bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.379         10.000      8.621      RAMB18_X3Y34   bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         10.000      8.787      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         10.000      8.787      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         10.000      8.787      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         10.000      8.787      SLICE_X127Y78  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[10]_srl23/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         10.000      8.787      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[11]_srl23/CLK
Min Period        n/a     SRLC32E/CLK             n/a            1.213         10.000      8.787      SLICE_X127Y78  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[12]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X127Y78  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[10]_srl23/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X127Y78  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[10]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[11]_srl23/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[11]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter21_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y66  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter45_reg_srl20___ap_enable_reg_pp0_iter21_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[0]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X127Y78  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[10]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X127Y78  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[10]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[11]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.606         5.000       4.394      SLICE_X129Y76  bd_0_i/hls_inst/inst/gmem_addr_2_reg_363_pp0_iter23_reg_reg[11]_srl23/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/flying_req_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.827ns  (logic 0.228ns (27.578%)  route 0.599ns (72.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.912ns (routing 1.292ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.912     3.067    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X138Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/flying_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y72        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     3.157 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/flying_req_reg/Q
                         net (fo=6, routed)           0.599     3.756    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/flying_req_reg
    SLICE_X132Y66        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.138     3.894 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem_WVALID_INST_0/O
                         net (fo=0)                   0.000     3.894    m_axi_gmem_wvalid
                                                                      r  m_axi_gmem_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.092ns (80.702%)  route 0.022ns (19.298%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.292ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.934     3.089    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X128Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y80        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     3.181 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/Q
                         net (fo=0)                   0.022     3.203    s_axi_control_rdata[18]
                                                                      r  s_axi_control_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.090ns (79.646%)  route 0.023ns (20.354%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.292ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.935     3.090    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y80        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.180 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/Q
                         net (fo=0)                   0.023     3.203    s_axi_control_rdata[22]
                                                                      r  s_axi_control_rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.092ns (81.416%)  route 0.021ns (18.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.292ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.935     3.090    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y79        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y79        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     3.182 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[23]/Q
                         net (fo=0)                   0.021     3.203    s_axi_control_rdata[23]
                                                                      r  s_axi_control_rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.090ns (79.646%)  route 0.023ns (20.354%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.292ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.935     3.090    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y80        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     3.180 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/Q
                         net (fo=0)                   0.023     3.203    s_axi_control_rdata[25]
                                                                      r  s_axi_control_rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.092ns (81.416%)  route 0.021ns (18.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.292ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.935     3.090    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y80        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.182 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/Q
                         net (fo=0)                   0.021     3.203    s_axi_control_rdata[26]
                                                                      r  s_axi_control_rdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.112ns  (logic 0.091ns (81.250%)  route 0.021ns (18.750%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.292ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.935     3.090    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y79        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y79        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     3.181 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/Q
                         net (fo=0)                   0.021     3.202    s_axi_control_rdata[24]
                                                                      r  s_axi_control_rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.112ns  (logic 0.092ns (82.143%)  route 0.020ns (17.857%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.292ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.935     3.090    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y80        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.182 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[21]/Q
                         net (fo=0)                   0.020     3.202    s_axi_control_rdata[21]
                                                                      r  s_axi_control_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.092ns (81.416%)  route 0.021ns (18.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.933ns (routing 1.292ns, distribution 1.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.933     3.088    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X128Y77        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y77        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     3.180 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.021     3.201    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.092ns (81.416%)  route 0.021ns (18.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.933ns (routing 1.292ns, distribution 1.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.077     0.077    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.078     0.155 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.933     3.088    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y75        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y75        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     3.180 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.021     3.201    s_axi_control_rdata[2]
                                                                      r  s_axi_control_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.790ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.657     1.751    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y70        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y70        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.800 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/Q
                         net (fo=2, unset)            0.009     1.809    m_axi_gmem_araddr[25]
                                                                      r  m_axi_gmem_araddr[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.790ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.657     1.751    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y70        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y70        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.800 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[27]/Q
                         net (fo=2, unset)            0.010     1.810    m_axi_gmem_araddr[27]
                                                                      r  m_axi_gmem_araddr[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.658     1.752    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.801 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[40]/Q
                         net (fo=2, unset)            0.009     1.810    m_axi_gmem_araddr[40]
                                                                      r  m_axi_gmem_araddr[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.658     1.752    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.801 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[43]/Q
                         net (fo=2, unset)            0.009     1.810    m_axi_gmem_araddr[43]
                                                                      r  m_axi_gmem_araddr[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.658     1.752    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y73        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.801 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[49]/Q
                         net (fo=2, unset)            0.009     1.810    m_axi_gmem_araddr[49]
                                                                      r  m_axi_gmem_araddr[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.658     1.752    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.801 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[42]/Q
                         net (fo=2, unset)            0.010     1.811    m_axi_gmem_araddr[42]
                                                                      r  m_axi_gmem_araddr[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.059ns  (logic 0.049ns (83.051%)  route 0.010ns (16.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.658     1.752    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y73        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.801 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[51]/Q
                         net (fo=2, unset)            0.010     1.811    m_axi_gmem_araddr[51]
                                                                      r  m_axi_gmem_araddr[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_araddr[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.061ns  (logic 0.050ns (81.967%)  route 0.011ns (18.033%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.658     1.752    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X115Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.802 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[41]/Q
                         net (fo=2, unset)            0.011     1.813    m_axi_gmem_araddr[41]
                                                                      r  m_axi_gmem_araddr[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_awaddr[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.056ns  (logic 0.048ns (85.714%)  route 0.008ns (14.286%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.790ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.806     1.900    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X145Y84        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y84        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.948 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[24]/Q
                         net (fo=0)                   0.008     1.956    m_axi_gmem_awaddr[24]
                                                                      r  m_axi_gmem_awaddr[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_resp/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem_bready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.058ns  (logic 0.049ns (84.483%)  route 0.009ns (15.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.790ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.049     0.049    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.045     0.094 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        1.805     1.899    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_resp/ap_clk
    SLICE_X135Y69        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_resp/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y69        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.948 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_resp/s_ready_t_reg/Q
                         net (fo=3, unset)            0.009     1.957    m_axi_gmem_bready
                                                                      r  m_axi_gmem_bready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1592 Endpoints
Min Delay          1592 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_araddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.480ns (21.331%)  route 1.770ns (78.669%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.638ns (routing 1.176ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[1] (IN)
                         net (fo=0)                   0.045     0.045    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[1]
    SLICE_X127Y74        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     0.177 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9/O
                         net (fo=6, routed)           0.406     0.583    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9_n_0
    SLICE_X127Y74        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.140     0.723 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7/O
                         net (fo=67, routed)          0.885     1.608    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7_n_0
    SLICE_X120Y81        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.074     1.682 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[24]_i_2/O
                         net (fo=1, routed)           0.389     2.071    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[24]_i_2_n_0
    SLICE_X126Y79        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     2.205 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[24]_i_1/O
                         net (fo=1, routed)           0.045     2.250    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[24]
    SLICE_X126Y79        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.638     2.766    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y79        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 0.398ns (19.062%)  route 1.690ns (80.938%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.633ns (routing 1.176ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[1] (IN)
                         net (fo=0)                   0.045     0.045    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[1]
    SLICE_X127Y74        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     0.177 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9/O
                         net (fo=6, routed)           0.406     0.583    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9_n_0
    SLICE_X127Y74        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.140     0.723 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7/O
                         net (fo=67, routed)          0.679     1.402    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7_n_0
    SLICE_X120Y81        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.074     1.476 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[20]_i_2/O
                         net (fo=1, routed)           0.515     1.991    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[20]_i_2_n_0
    SLICE_X130Y81        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.052     2.043 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[20]_i_1/O
                         net (fo=1, routed)           0.045     2.088    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[20]
    SLICE_X130Y81        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.633     2.761    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X130Y81        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[20]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.980ns  (logic 0.374ns (18.886%)  route 1.606ns (81.114%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.630ns (routing 1.176ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=1, unset)            0.028     0.028    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X128Y65        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     0.103 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=86, routed)          0.359     0.462    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]
    SLICE_X121Y66        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     0.550 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_len_buf[3]_i_1__0/O
                         net (fo=89, routed)          0.257     0.807    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in
    SLICE_X121Y66        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120     0.927 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/start_addr[63]_i_1__0/O
                         net (fo=195, routed)         0.487     1.413    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X122Y69        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.504 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.476     1.980    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_4
    SLICE_X116Y73        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.630     2.758    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X116Y73        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[30]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.980ns  (logic 0.374ns (18.886%)  route 1.606ns (81.114%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.630ns (routing 1.176ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=1, unset)            0.028     0.028    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X128Y65        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     0.103 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=86, routed)          0.359     0.462    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]
    SLICE_X121Y66        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     0.550 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_len_buf[3]_i_1__0/O
                         net (fo=89, routed)          0.257     0.807    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in
    SLICE_X121Y66        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120     0.927 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/start_addr[63]_i_1__0/O
                         net (fo=195, routed)         0.487     1.413    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X122Y69        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.504 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.476     1.980    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_4
    SLICE_X116Y73        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.630     2.758    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X116Y73        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[32]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 0.374ns (18.963%)  route 1.598ns (81.037%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.629ns (routing 1.176ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=1, unset)            0.028     0.028    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X128Y65        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     0.103 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=86, routed)          0.359     0.462    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]
    SLICE_X121Y66        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     0.550 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_len_buf[3]_i_1__0/O
                         net (fo=89, routed)          0.257     0.807    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in
    SLICE_X121Y66        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120     0.927 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/start_addr[63]_i_1__0/O
                         net (fo=195, routed)         0.487     1.413    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X122Y69        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.504 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.468     1.972    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_4
    SLICE_X116Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.629     2.757    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X116Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[22]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 0.374ns (18.963%)  route 1.598ns (81.037%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.629ns (routing 1.176ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=1, unset)            0.028     0.028    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X128Y65        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     0.103 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=86, routed)          0.359     0.462    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]
    SLICE_X121Y66        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     0.550 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_len_buf[3]_i_1__0/O
                         net (fo=89, routed)          0.257     0.807    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in
    SLICE_X121Y66        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120     0.927 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/start_addr[63]_i_1__0/O
                         net (fo=195, routed)         0.487     1.413    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X122Y69        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.504 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.468     1.972    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_4
    SLICE_X116Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.629     2.757    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X116Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[24]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 0.374ns (18.963%)  route 1.598ns (81.037%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.629ns (routing 1.176ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=1, unset)            0.028     0.028    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X128Y65        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     0.103 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=86, routed)          0.359     0.462    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]
    SLICE_X121Y66        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     0.550 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_len_buf[3]_i_1__0/O
                         net (fo=89, routed)          0.257     0.807    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in
    SLICE_X121Y66        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120     0.927 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/start_addr[63]_i_1__0/O
                         net (fo=195, routed)         0.487     1.413    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X122Y69        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.504 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.468     1.972    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_4
    SLICE_X116Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.629     2.757    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X116Y72        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[50]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 0.526ns (26.679%)  route 1.446ns (73.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.638ns (routing 1.176ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[1] (IN)
                         net (fo=0)                   0.045     0.045    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[1]
    SLICE_X127Y74        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     0.177 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9/O
                         net (fo=6, routed)           0.406     0.583    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9_n_0
    SLICE_X127Y74        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.140     0.723 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7/O
                         net (fo=67, routed)          0.677     1.401    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7_n_0
    SLICE_X123Y84        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     1.532 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[26]_i_2/O
                         net (fo=1, routed)           0.273     1.805    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[26]_i_2_n_0
    SLICE_X126Y80        LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.123     1.928 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[26]_i_1/O
                         net (fo=1, routed)           0.044     1.972    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[26]
    SLICE_X126Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.638     2.766    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X126Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[26]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.400ns (20.307%)  route 1.570ns (79.693%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.637ns (routing 1.176ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[1] (IN)
                         net (fo=0)                   0.045     0.045    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[1]
    SLICE_X127Y74        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     0.177 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9/O
                         net (fo=6, routed)           0.406     0.583    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_9_n_0
    SLICE_X127Y74        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.140     0.723 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7/O
                         net (fo=67, routed)          0.673     1.396    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_7_n_0
    SLICE_X120Y81        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     1.471 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[18]_i_2/O
                         net (fo=1, routed)           0.402     1.873    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[18]_i_2_n_0
    SLICE_X128Y80        LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     1.926 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[18]_i_1/O
                         net (fo=1, routed)           0.044     1.970    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[18]
    SLICE_X128Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.637     2.765    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X128Y80        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 0.374ns (19.043%)  route 1.590ns (80.957%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.611ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.639ns (routing 1.176ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=1, unset)            0.028     0.028    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X128Y65        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     0.103 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=86, routed)          0.359     0.462    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]
    SLICE_X121Y66        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     0.550 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_len_buf[3]_i_1__0/O
                         net (fo=89, routed)          0.257     0.807    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in
    SLICE_X121Y66        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120     0.927 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/start_addr[63]_i_1__0/O
                         net (fo=195, routed)         0.487     1.413    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X122Y69        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.504 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.460     1.964    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_4
    SLICE_X120Y76        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.065     0.065    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.063     0.128 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.639     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X120Y76        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[46]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.079ns (routing 0.896ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=10, unset)           0.035     0.035    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X130Y71        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.079     2.204    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X130Y71        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.896ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[0] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.067     2.192    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.896ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[19] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[19]
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.067     2.192    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[28]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 0.896ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[28] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[28]
    SLICE_X130Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.073     2.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[28]/C

Slack:                    inf
  Source:                 m_axi_gmem_rlast
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 0.896ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rlast (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[32]
    SLICE_X128Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.073     2.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X128Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.079ns (routing 0.896ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=8, unset)            0.035     0.035    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X130Y71        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.079     2.204    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X130Y71        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.896ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[16] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[16]
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.067     2.192    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.896ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[17] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[17]
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.067     2.192    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y60        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 0.896ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[29] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[29]
    SLICE_X130Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.073     2.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[29]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 0.896ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[4] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[4]
    SLICE_X130Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.064     0.064    ap_clk_BUFG_LOPT_OOC
    BUFGCE_HDIO_X0Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.061     0.125 r  ap_clk_BUFGCE_inst_LOPT_OOC/O
    X1Y1 (CLOCK_ROOT)    net (fo=3222, routed)        2.073     2.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X130Y61        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/C





