R. Iris Bahar , Fabio Somenzi, Boolean techniques for low power driven re-synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.428-432, November 05-09, 1995, San Jose, California, USA
R. Bahar , M. Burns , G. Hachtel , E. Macii , H. Shin , F. Somenzi, Symbolic computation of logic implications for technology-dependent low-power synthesis, Proceedings of the 1996 international symposium on Low power electronics and design, p.163-168, August 12-14, 1996, Monterey, California, USA
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
CHANDRAKASAN, A. P., SHENG, S., AND BRODERSEN, R. W. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circuits 27, 4 (Apr.), 473-484.
Shih-Chieh Chang , Malgorzata Marek-Sadowska, Perturb and simplify: multi-level boolean network optimizer, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.2-5, November 06-10, 1994, San Jose, California, USA
Luis Entrena , Kwang-Ting Cheng, Sequential logic optimization by redundancy addition and removal, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.310-315, November 07-11, 1993, Santa Clara, California, USA
Olivier Coudert , Ramsey Haddad , Srilatha Manne, New algorithms for gate sizing: a comparative study, Proceedings of the 33rd annual Design Automation Conference, p.734-739, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240658]
HOJAT, S. 1995. Low Power Synthesis Report. Motorola Internal Report.
Sasan Iman , Massoud Pedram, Multi-level network optimization for low power, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.372-377, November 06-10, 1994, San Jose, California, USA
Sasan Iman , Massoud Pedram, Two-level logic minimization for low power, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.433-438, November 05-09, 1995, San Jose, California, USA
IYER, M. A. AND ABRAMOVICI, M. 1994. Low-cost redundancy identification for combinational circuits. In Proceedings of the 7th International Conference on VLSI Design. 315-318.
Mahesh A. Iyer , Miron Abramovici, FIRE: a fault-independent combinational redundancy identification algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.295-301, June 1996[doi>10.1109/92.502203]
LILLIS, J., CHENG, C., AND LIN, T. 1995. Optimal and efficient buffer insertion and wire sizing. In Proceedings of the Conference on Custom Integrated Circuits. 259-262.
Raul San Martin , John P. Knight, Power-profiler: optimizing ASICs power consumption at the behavioral level, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.42-47, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217504]
Farid N. Najm, A survey of power estimation techniques in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.446-455, Dec. 1994[doi>10.1109/92.335013]
D. Pradhan , M. Chatterjee , M. Swarna , W. Kunz, Gate-level synthesis for low-power using new transformations, Proceedings of the 1996 international symposium on Low power electronics and design, p.297-300, August 12-14, 1996, Monterey, California, USA
Bernhard Rohfleisch , Alfred KÃ¶lbl , Bernd Wurth, Reducing power dissipation after technology mapping by structural transformations, Proceedings of the 33rd annual Design Automation Conference, p.789-794, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240667]
Koichi Sato , Masamichi Kawarabayashi , Hideyuki Emura , Naotaka Maeda, Post-layout optimization for deep submicron design, Proceedings of the 33rd annual Design Automation Conference, p.740-745, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240659]
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
Amelia Shen , Abhijit Ghosh , Srinivas Devadas , Kurt Keutzer, On average power dissipation and random pattern testability of CMOS combinational logic networks, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.402-407, November 1992, Santa Clara, California, USA
Vivek Tiwari , Sharad Malik , Pranav Ashar, Guarded evaluation: pushing power management to logic synthesis/design, Proceedings of the 1995 international symposium on Low power design, p.221-226, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224120]
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international Design Automation Conference, p.68-73, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164577]
VRUDHULA, S. B. K. AND XIE, H.Y. 1994. Techniques for CMOS power estimation and logic synthesis for low power. In Proceedings of the International Workshop on Low Power Design. 21-26.
VRUDHULA, S. B. K. AND XIE, H.Y. 1994. A Fast and Accurate Technique for Estimating Signal Activity in CMOS Logic Circuits. Department of Electrical Engineering, Univ. of Arizona, Tucson, AZ.
