Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu May 18 16:19:45 2017
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/herculesD/fir_00251_proc_herculesD_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_herculesD
| Device       : xc7k160t
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_herculesD                              |                                                                         (top) |      75565 |      68763 |    2840 | 3962 | 129659 |    202 |     87 |           94 |
|   (fir_00251_proc_herculesD)                          |                                                                         (top) |         19 |         19 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                 |                                                            fir_00251_proc_acq |      69591 |      62826 |    2804 | 3961 | 120648 |    200 |     82 |           94 |
|     AEC_GEN                                           |                                                                           AEC |        314 |        314 |       0 |    0 |   1636 |      1 |      0 |            0 |
|       U1                                              |                                                                hder_extractor |         32 |         32 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                          |                                                                hder_extractor |         29 |         29 |       0 |    0 |     77 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_467 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_469 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                        double_sync_vector__parameterized4_466 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_468 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_465 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                              |                                                                      AEC_Ctrl |        142 |        142 |       0 |    0 |    753 |      0 |      0 |            0 |
|         (U2)                                          |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                           |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                            double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                           |                                         double_sync_vector__parameterized6_51 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                           |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                           |                                            double_sync_vector__parameterized2 |         24 |         24 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                           |                                         double_sync_vector__parameterized2_52 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                           |                                         double_sync_vector__parameterized6_53 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                           |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                           |                                         double_sync_vector__parameterized0_54 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                           |                                                   double_sync__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                           |                                        double_sync_vector__parameterized10_55 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                           |                                         double_sync_vector__parameterized6_56 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                           |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                           |                                         double_sync_vector__parameterized6_57 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                           |                                            double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1Q                                           |                                         double_sync_vector__parameterized2_58 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1R                                           |                                           double_sync_vector__parameterized12 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1S                                           |                                         double_sync_vector__parameterized2_59 |         46 |         46 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1T                                           |                                                double_sync__parameterized0_60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    266 |      0 |      0 |            0 |
|         (U3)                                          |                                                    AEC_CUMSUM__parameterized0 |         75 |         75 |       0 |    0 |    264 |      0 |      0 |            0 |
|         sreset_data_gen                               |                                                                    sync_reset |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            histogram_axis_tmi |         48 |         48 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                     |                                                     histogram_axis_tmi_struct |         48 |         48 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                            |                                                   axis16_histogram_ec93b64bc0 |         48 |         48 |       0 |    0 |    215 |      1 |      0 |            0 |
|       U7                                              |                                                                       AECPlus |          9 |          9 |       0 |    0 |    225 |      0 |      0 |            0 |
|         (U7)                                          |                                                                       AECPlus |          6 |          6 |       0 |    0 |    223 |      0 |      0 |            0 |
|         sresetn_gen                                   |                                                                sync_resetn_61 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BD                                                |                                                                    bd_wrapper |      30565 |      27062 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|       core_wrapper_i                                  |                                                                  core_wrapper |      30565 |      27062 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|         (core_wrapper_i)                              |                                                                  core_wrapper |        493 |        493 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                        |                                                                          core |      30107 |      26604 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|           (core_i)                                    |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                         |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                         |                                                            coreMCU_imp_QX0IMY |       3260 |       2964 |     120 |  176 |   7348 |     18 |      0 |            5 |
|           MIG_Calibration                             |                                                coreMIG_Calibration_imp_ECS5F8 |      14311 |      12263 |    1452 |  596 |  13482 |     24 |     27 |            0 |
|           MIG_Code                                    |                                                      coreMIG_Code_imp_118NPDQ |       7551 |       6498 |     796 |  257 |   7600 |      0 |      0 |            0 |
|           axi_gpio_0                                  |                                                         corecore_axi_gpio_0_0 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|           axi_gps_uart                                |                                                       corecore_axi_gps_uart_0 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_ndf_uart                                |                                                       corecore_axi_ndf_uart_1 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_peripheral                              |                                                 coreaxi_peripheral_imp_WQ0R4M |       1224 |       1224 |       0 |    0 |    429 |      0 |      0 |            0 |
|           axi_quad_spi_0                              |                                                     corecore_axi_quad_spi_0_0 |        387 |        370 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                 |                                                        corecore_axi_timer_0_0 |        258 |        258 |       0 |    0 |    233 |      0 |      0 |            0 |
|           axi_usb_uart                                |                                                       corecore_axi_usb_uart_2 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clink_uart                                  |                                                         corecore_clink_uart_3 |        329 |        318 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clk_wiz_1                                   |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                            |                                                   corecore_fpga_output_uart_4 |        330 |        319 |       0 |   11 |    303 |      0 |      0 |            0 |
|           fw_uart                                     |                                                            corecore_fw_uart_5 |        330 |        319 |       0 |   11 |    303 |      0 |      0 |            0 |
|           intr_concact                                |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                    |                                                           corecore_oem_uart_6 |        330 |        319 |       0 |   11 |    303 |      0 |      0 |            0 |
|           pleora_uart                                 |                                                        corecore_pleora_uart_7 |        330 |        319 |       0 |   11 |    303 |      0 |      0 |            0 |
|           power_management                            |                                                   corecore_power_management_1 |        114 |        114 |       0 |    0 |    219 |      0 |      0 |            0 |
|           proc_sys_reset_1                            |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     35 |      0 |      0 |            0 |
|           xadc_wiz_1                                  |                                                         corecore_xadc_wiz_1_0 |        345 |        345 |       0 |    0 |    438 |      0 |      0 |            0 |
|     BUF_MNG                                           |                                                                     Buffering |       1749 |       1749 |       0 |    0 |   3251 |      4 |      0 |           13 |
|       (BUF_MNG)                                       |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                        |                                                                Buffering_Ctrl |         44 |         44 |       0 |    0 |   1005 |      0 |      0 |            0 |
|         (BUF_CTRL)                                    |                                                                Buffering_Ctrl |         31 |         31 |       0 |    0 |    371 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_525 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                        double_sync_vector__parameterized4_526 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized2_507 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                           |                                        double_sync_vector__parameterized4_508 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                           |                                        double_sync_vector__parameterized2_510 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                           |                                        double_sync_vector__parameterized2_512 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                           |                                           double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                           |                                        double_sync_vector__parameterized2_515 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                           |                                        double_sync_vector__parameterized2_516 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                           |                                        double_sync_vector__parameterized4_517 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                           |                                        double_sync_vector__parameterized2_518 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                           |                                       double_sync_vector__parameterized14_519 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                           |                                       double_sync_vector__parameterized10_520 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                           |                                       double_sync_vector__parameterized10_521 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                           |                                        double_sync_vector__parameterized2_522 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                           |                                        double_sync_vector__parameterized2_523 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                           |                                        double_sync_vector__parameterized2_524 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                           |                                               double_sync__parameterized0_509 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                           |                                               double_sync__parameterized0_511 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                           |                                               double_sync__parameterized0_513 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                           |                                               double_sync__parameterized0_514 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                             |                                                                 BUFFERING_FSM |        883 |        883 |       0 |    0 |    829 |      0 |      0 |           13 |
|         (FSM)                                         |                                                                 BUFFERING_FSM |        772 |        772 |       0 |    0 |    823 |      0 |      0 |           13 |
|         WL_sync                                       |                                               double_sync__parameterized0_506 |        107 |        107 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                               |                                                                sync_reset_505 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset_n                             |                                                               sync_resetn_504 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                     axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           moi_source_selector |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                         |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_503 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                            axil32_to_native96 |         49 |         49 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U11)                                         |                                                            axil32_to_native96 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_502 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                             |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                         |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                        |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_162 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_161 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                               double_sync__parameterized0_159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U2)                                          |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_492 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_495 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_495 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_498 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_496 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_496 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_497 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_493 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_493 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_500 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_494 |         83 |         83 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_494 |         81 |         81 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_499 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_491 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_491 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_501 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                         |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_164 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                                axis16_merge_axis32__xdcDup__1 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U21)                                         |                                                axis16_merge_axis32__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                        ip_axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (U1)                                        |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U22                                             |                                            axis32_tid_gen__parameterized0_158 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                         |                                            axis32_tid_gen__parameterized0_158 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_163 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                          |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_481 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_484 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_484 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_487 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_485 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_485 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_486 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_482 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_482 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_489 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_483 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_483 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_488 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_480 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_480 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_490 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                            |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                            |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                              |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                          |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_472 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_474 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_474 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_477 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                        |                                                                axis32_reg_473 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                    |                                                                axis32_reg_473 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_478 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                        |                                                                axis32_reg_475 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                    |                                                                axis32_reg_475 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_476 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                      |                                                                axis32_reg_471 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                  |                                                                axis32_reg_471 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_479 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|         (U8)                                          |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst     |                                                    t_axi4_stream32_sfifo_d256 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U9                                              |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                          |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_470 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                        |                                                                         USART |        420 |        420 |       0 |    0 |    649 |      2 |      0 |            0 |
|       (BULK_USART)                                    |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                                      USART_TX |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                             |                                                                    RX_COUNTER |         55 |         55 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                         |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_103 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_104 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                                    usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                            |                                                  usart_mmcmusart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                usart_mmcm_rst__parameterized0 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                          |                                                usart_mmcm_rst__parameterized0 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_102 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                          |                                                                 USART_TO_AXIS |         47 |         47 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_101 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U4)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                    t_axi4_stream32_afifo_d512 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U6                                              |                                                                 AXIS_TO_USART |        111 |        111 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                          |                                                                 AXIS_TO_USART |        107 |        107 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_100 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U7)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1628 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1629 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U8                                              |                                                                      USART_RX |         21 |         21 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                          |                                                                      USART_RX |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                                sync_resetn_99 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                                    Usart_Ctrl |         36 |         36 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                          |                                                                    Usart_Ctrl |          7 |          7 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                           |                                                                sync_resetn_90 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                                double_sync__parameterized0_91 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                                double_sync__parameterized0_93 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                                double_sync__parameterized0_95 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                         double_sync_vector__parameterized0_92 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                           |                                         double_sync_vector__parameterized0_94 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                           |                                         double_sync_vector__parameterized4_96 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                           |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                           |                                                    gh_stretch__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                           |                                                 gh_stretch__parameterized0_97 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                           |                                                 gh_stretch__parameterized0_98 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                             |                                                   calibration__parameterized0 |      25189 |      22519 |       0 | 2670 |  63232 |    126 |     32 |           73 |
|       CONFIG                                          |                                                                  calib_config |        168 |        168 |       0 |    0 |   3590 |      0 |      0 |            0 |
|         (CONFIG)                                      |                                                                  calib_config |        157 |        157 |       0 |    0 |   3576 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_281 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                 |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_done                                     |                                               double_sync__parameterized0_282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_dval                                     |                                               double_sync__parameterized0_284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_mb_cfg                                   |                                               double_sync__parameterized0_283 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                             |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                             |                                                               calib_block_sel |        804 |        804 |       0 |    0 |   1852 |      0 |      0 |            0 |
|         (SEL)                                         |                                                               calib_block_sel |        632 |        632 |       0 |    0 |   1850 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_304 |        172 |        172 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                             |                                         calib_param_sequencer__parameterized0 |        108 |        108 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                         |                                         calib_param_sequencer__parameterized0 |        103 |        103 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_303 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                           FCC |       1043 |        871 |       0 |  172 |   2683 |      3 |      3 |            6 |
|         U1                                            |                                                     fp32_axis_mult__xdcDup__1 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U1)                                        |                                                     fp32_axis_mult__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                             ip_fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__1 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_279 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                            fwft_sfifo_w32_d16 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U2                                            |                                                     fp32_axis_mult__xdcDup__2 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U2)                                        |                                                     fp32_axis_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2011 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                     fp32_axis_mult__xdcDup__3 |        218 |        170 |       0 |   48 |    559 |      0 |      0 |            2 |
|           (U3)                                        |                                                     fp32_axis_mult__xdcDup__3 |         24 |         24 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2016 |        194 |        146 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         53 |         53 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                                t_axi4_stream32_sfifo_d64_HD20 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_275 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_275 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_278 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized2__xdcDup__1 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_276 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2221 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U7                                            |                                    axis_fi32tofp32__parameterized0__xdcDup__1 |        236 |        210 |       0 |   26 |    429 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fi32tofp32 |        236 |        210 |       0 |   26 |    429 |      0 |      0 |            0 |
|       U12                                             |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |        190 |        163 |       0 |   27 |    429 |      0 |      0 |            0 |
|         (U12)                                         |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1864 |        188 |        161 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1865 |        188 |        161 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U14                                             |                                               axis_fi32tofp32__parameterized0 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1868 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1869 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U15                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         35 |         35 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U15)                                         |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                                     t_axi4_stream16_sfifo_d16 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U16                                             |                                   param_fifo_block__parameterized2__xdcDup__2 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|         U1                                            |                                                          native_to_axis32_301 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                        |                                                          native_to_axis32_301 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_302 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                            t_axi4_stream32_sfifo_d1024_HD1488 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|         param_fifo                                    |                                                     fwft_sfifo_w32_d16_HD2242 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD2243 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|       U17                                             |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U17)                                         |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_300 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               ddr_aoi_add_gen__parameterized0 |        127 |        127 |       0 |    0 |    212 |      0 |      0 |            1 |
|         (U18)                                         |                                               ddr_aoi_add_gen__parameterized0 |        121 |        121 |       0 |    0 |    210 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_298 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                         |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                           FSU |       3842 |       3346 |       0 |  496 |   9470 |     10 |      7 |           14 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__1 |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                         ip_fp32_axis_subtract |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U10                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U10)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD448 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U11                                           |                                   param_fifo_block__parameterized0__xdcDup__2 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_273 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2263 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U12                                           |                                   param_fifo_block__parameterized0__xdcDup__3 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_271 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2284 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U13                                           |                                   param_fifo_block__parameterized2__xdcDup__3 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_269 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2305 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U14                                           |                                                      fp32_axis_add__xdcDup__1 |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U14)                                       |                                                      fp32_axis_add__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                              ip_fp32_axis_add |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U15                                           |                                               axis_fi32tofp32__parameterized4 |        183 |        157 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U15)                                       |                                               axis_fi32tofp32__parameterized4 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1872 |        180 |        154 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U16                                           |                                               axis_fi32tofp32__parameterized6 |        234 |        207 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U16)                                       |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1876 |        233 |        206 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                                      fp32_axis_add__xdcDup__2 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U18)                                       |                                                      fp32_axis_add__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2112 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U19                                           |                                                     fp32_axis_mult__xdcDup__4 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2021 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U2                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U2)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD469 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U22                                           |                                                     fp32_axis_mult__xdcDup__5 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2026 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U24                                           |                                                     fp32_axis_mult__xdcDup__6 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2031 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U25                                           |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |        184 |        157 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U25)                                       |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1880 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__1 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_divide |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                                                     fp32_axis_mult__xdcDup__7 |        199 |        151 |       0 |   48 |    563 |      0 |      0 |            2 |
|           (U4)                                        |                                                     fp32_axis_mult__xdcDup__7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2036 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U5                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U5)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD490 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized0__xdcDup__4 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_267 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2326 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U7                                            |                                   param_fifo_block__parameterized2__xdcDup__4 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_265 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2347 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U8                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U8)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD511 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U9                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD532 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U20                                             |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                         |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_320 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__1 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__1 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__1 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fp32tofi32 |        255 |        246 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U23                                             |                                                axis_fi32tou16__parameterized0 |          3 |          3 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                         |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_319 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                             |                                                              ddr_data_decoder |         14 |         14 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                            |                                                          native_to_axis32_308 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                        |                                                          native_to_axis32_308 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_315 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                          native_to_axis32_309 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                        |                                                          native_to_axis32_309 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_314 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                          native_to_axis32_310 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                        |                                                          native_to_axis32_310 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_313 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_311 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_311 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_312 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                          native_to_axis32_306 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                        |                                                          native_to_axis32_306 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_318 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          native_to_axis32_307 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                        |                                                          native_to_axis32_307 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_317 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                        |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_316 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                         |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_532 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                     axis32_fanout2__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                         |                                                     axis32_fanout2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1947 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1948 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                 axis32_sw_3_1__parameterized0 |         46 |         46 |       0 |    0 |     46 |      0 |      0 |            0 |
|         (U28)                                         |                                                 axis32_sw_3_1__parameterized0 |         44 |         44 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_305 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__2 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__2 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__2 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1829 |        254 |        245 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U3                                              |                                                           NLC__parameterized0 |       8095 |       7133 |       0 |  962 |  19212 |     49 |      7 |           28 |
|         POW2_B_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__5 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_259 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__6 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2368 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         POW2_M_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__6 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_261 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__7 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2389 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         RANGE_OFF                                     |                                   param_fifo_block__parameterized2__xdcDup__5 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_257 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2410 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__2 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1786 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                           |                                                     fp32_axis_mult__xdcDup__8 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2041 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U11                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U11)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD553 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U12                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U12)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD574 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U13                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U13)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD595 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__7 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_255 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__8 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2431 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized0 |       3482 |       3141 |       0 |  341 |   7962 |     35 |      1 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized0 |        162 |        162 |       0 |    0 |    324 |     15 |      1 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized0 |       3320 |       2979 |       0 |  341 |   7638 |     20 |      0 |           10 |
|         U16                                           |                                                     axis32_fanout2__xdcDup__7 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                     axis32_fanout2__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1962 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1896 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |        190 |        163 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1900 |        190 |        163 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                      fp32_axis_add__xdcDup__4 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2120 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U23                                           |                                                    fp32_axis_mult__xdcDup__11 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2056 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U26                                           |                                                    fp32_axis_mult__xdcDup__12 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2061 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U27                                           |                                                    fp32_axis_mult__xdcDup__13 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2066 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__2 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2191 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD784 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                     axis32_fanout2__xdcDup__8 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                     axis32_fanout2__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1965 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__5 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1798 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                      fp32_axis_add__xdcDup__5 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U7)                                        |                                                      fp32_axis_add__xdcDup__5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2124 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U8                                            |                                                    fp32_axis_mult__xdcDup__14 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U8)                                        |                                                    fp32_axis_mult__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2071 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U9                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD805 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD826 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         data_fifo                                     |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         55 |         55 |       0 |    0 |     64 |      3 |      0 |            0 |
|           (data_fifo)                                 |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst |                                                   t_axi4_stream32_sfifo_d2048 |         54 |         54 |       0 |    0 |     64 |      3 |      0 |            0 |
|         offset_fixtofp32                              |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (offset_fixtofp32)                          |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1904 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         pow2_offset_exp                               |                                   param_fifo_block__parameterized0__xdcDup__8 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_263 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__10 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2452 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         range_fixtofp32                               |                                               axis_fi32tofp32__parameterized8 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (range_fixtofp32)                           |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1908 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U30                                             |                                            axis_fi32tou16__parameterized0_194 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                         |                                            axis_fi32tou16__parameterized0_194 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_195 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__2 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2601 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2602 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U32                                             |                                          t_axi4_stream16_fifo__parameterized0 |         27 |         27 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U32)                                         |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2622 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2623 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U33                                             |                                                            axis16_auto_sw_2_1 |         16 |         16 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                         |                                                            axis16_auto_sw_2_1 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_325 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                             |                                                    fp32_axis_mult__xdcDup__15 |        196 |        147 |       0 |   49 |    562 |      0 |      0 |            2 |
|         (U34)                                         |                                                    fp32_axis_mult__xdcDup__15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_fp32_axis_mult_HD2076 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U0                                          |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD2077 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|       U35                                             |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                         |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_324 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                             |                                                              calib_status_gen |        173 |        173 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                         |                                                              calib_status_gen |         45 |         45 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_323 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                             |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |         57 |         57 |       0 |    0 |     75 |      0 |      1 |            0 |
|         (U37)                                         |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst      |                                                    t_axi4_stream8_sfifo_d2048 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|           U0                                          |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|       U38                                             |                                              badpixel_handler__parameterized0 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                         |                                              badpixel_handler__parameterized0 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_322 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                             |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                         |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_321 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           RQC__parameterized0 |       6053 |       5366 |       0 |  687 |  14157 |     57 |      4 |           20 |
|         U1                                            |                                   param_fifo_block__parameterized0__xdcDup__9 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_200 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__11 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2473 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U10                                           |                                              param_fifo_block__parameterized2 |         76 |         76 |       0 |    0 |    226 |      1 |      2 |            0 |
|           (U10)                                       |                                              param_fifo_block__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_227 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized6 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2494 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U11                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (U11)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD230 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|         U13                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (U13)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD251 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|         U14                                           |                                  param_fifo_block__parameterized0__xdcDup__10 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_225 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__14 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2515 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized2 |       3550 |       3212 |       0 |  338 |   7976 |     50 |      0 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized2 |        225 |        225 |       0 |    0 |    333 |     30 |      0 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized2 |       3325 |       2987 |       0 |  338 |   7643 |     20 |      0 |           10 |
|         U16                                           |                                                    axis32_fanout2__xdcDup__13 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                    axis32_fanout2__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1980 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1924 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U18                                           |                                               axis_fi32tofp32__parameterized2 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                               axis_fi32tofp32__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1928 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1316 |      0 |      0 |            0 |
|           (U2)                                        |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1316 |      0 |      0 |            0 |
|         U3                                            |                                                    fp32_axis_mult__xdcDup__18 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2091 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1015 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                    axis32_fanout2__xdcDup__14 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                    axis32_fanout2__xdcDup__14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1983 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__8 |        336 |        292 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1810 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                    fp32_axis_mult__xdcDup__19 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U7)                                        |                                                    fp32_axis_mult__xdcDup__19 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2096 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U8                                            |                                                                 fp32_axis_add |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U8)                                        |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2132 |        335 |        291 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                                fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2101 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |         32 |         32 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD314 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|       U40                                             |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                         |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_299 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                             |                                                           calib_fast_hder_gen |        147 |        147 |       0 |    0 |    240 |      0 |      0 |            0 |
|         (U41)                                         |                                                           calib_fast_hder_gen |        110 |        110 |       0 |    0 |    238 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_296 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                             |                                            video_data_handler__parameterized0 |        132 |        132 |       0 |    0 |    211 |      0 |      1 |            0 |
|         U1                                            |                                                      axis16_hder_extractor__1 |         35 |         35 |       0 |    0 |     82 |      0 |      0 |            0 |
|           (U1)                                        |                                                      axis16_hder_extractor__1 |         31 |         31 |       0 |    0 |     46 |      0 |      0 |            0 |
|           r0                                          |                                                                sync_reset_534 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                         |                                        double_sync_vector__parameterized4_536 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s13                                         |                                        double_sync_vector__parameterized4_533 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s6                                          |                                               double_sync__parameterized0_535 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                            |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                           |                                           t_axi4_stream8_fifo__parameterized0 |         58 |         58 |       0 |    0 |     74 |      0 |      1 |            0 |
|           (U39)                                       |                                           t_axi4_stream8_fifo__parameterized0 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst    |                                             t_axi4_stream8_sfifo_d2048_HD2163 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|         U4                                            |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                           |                                          badpixel_handler__parameterized0_290 |         27 |         27 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                       |                                          badpixel_handler__parameterized0_290 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                           |                                         badpixel_replacer__parameterized0_289 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                       |                                         badpixel_replacer__parameterized0_289 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                                               sync_resetn_295 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                             |                                                                 axis8_fanout2 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                         |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                              ip_axis8_fanout2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                             |                                                         axis16_hder_extractor |         74 |         74 |       0 |    0 |    142 |      0 |      0 |            0 |
|         (U44)                                         |                                                         axis16_hder_extractor |         33 |         33 |       0 |    0 |     66 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_530 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s11                                           |                                       double_sync_vector__parameterized18_528 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                           |                                               double_sync__parameterized0_529 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_531 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_527 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U45                                             |                                               axis_fp32tofi32__parameterized0 |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                          axis_fp32tofi32round |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                          axis_fp32tofi32round |         31 |         31 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1844 |        252 |        243 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U46                                             |                                                  param16_fifo__parameterized0 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|         blk_param_fifo0                               |                                  param_fifo_block__parameterized0__xdcDup__11 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_287 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__17 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2536 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|       U47                                             |                                                          axil32_to_native_193 |         73 |         73 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U47)                                         |                                                          axil32_to_native_193 |          1 |          1 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_286 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U48                                             |                                                axis_fi32tou16__parameterized2 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |            0 |
|         (U48)                                         |                                                axis_fi32tou16__parameterized2 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_285 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U49                                             |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|         (U49)                                         |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD356 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD357 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|       U5                                              |                                                                           CFF |       1405 |       1271 |       0 |  134 |   3573 |      3 |      2 |            2 |
|         U1                                            |                                              param_fifo_block__parameterized4 |         67 |         67 |       0 |    0 |    218 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_198 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized0 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2557 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U14                                           |                                              param_fifo_block__parameterized0 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_196 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__19 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2578 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U4                                            |                                          t_axi4_stream32_fifo__parameterized8 |         29 |         29 |       0 |    0 |     90 |      1 |      0 |            0 |
|           (U4)                                        |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst     |                                              t_axi4_stream32_sfifo_d16_HD1462 |         27 |         27 |       0 |    0 |     90 |      1 |      0 |            0 |
|         U6                                            |                                                            fp32_axis_subtract |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1814 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                   fp32_axis_divide__xdcDup__3 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U9)                                        |                                                   fp32_axis_divide__xdcDup__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2195 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       U55                                             |                                                               gh_edge_det_192 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                    axis32_fanout2__xdcDup__15 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                          |                                                    axis32_fanout2__xdcDup__15 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1986 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1987 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                                                axis32_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                          |                                                                axis32_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1989 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1990 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                              fp32_axis_divide |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|         (U9)                                          |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                    ip_fp32_axis_divide_HD2199 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|           U0                                          |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD2200 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       data_fifo                                       |                                          t_axi4_stream32_fifo__parameterized4 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD398 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD399 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|     EHDRI                                             |                                                                EHDRI_toplevel |        275 |        275 |       0 |    0 |    305 |      1 |      0 |            0 |
|       U1                                              |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                            |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                            |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                              |                                                          axil32_to_native_326 |         38 |         38 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                          |                                                          axil32_to_native_326 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_329 |         38 |         38 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                    ehdri_ctrl |        199 |        199 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                          |                                                                    ehdri_ctrl |        195 |        195 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_328 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                      ehdri_SM |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|         (U4)                                          |                                                                      ehdri_SM |         29 |         29 |       0 |    0 |     75 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_327 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                          |                                                            exposure_time_ctrl |        197 |        197 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                              |                                                              exp_time_mb_intf |         80 |         80 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                          |                                                              exp_time_mb_intf |         75 |         75 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_105 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                              exp_time_manager |        149 |        149 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                          |                                                              exp_time_manager |        141 |        141 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_106 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                               |                                                     PWM_GEN_3__parameterized0 |         92 |         92 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                   |                                                      PWM_CTRL__parameterized0 |         44 |         44 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                               |                                                      PWM_CTRL__parameterized0 |          4 |          4 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                                sync_resetn_89 |         40 |         40 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                            |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                            |                                                     gh_PWM__parameterized0_87 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                            |                                                     gh_PWM__parameterized0_88 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                          |                                                                  flagging_top |        326 |        326 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U1                                              |                                                          flagging_mblaze_intf |        152 |        152 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                          |                                                          flagging_mblaze_intf |        147 |        147 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_166 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                   flagging_SM |        174 |        174 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                          |                                                                   flagging_SM |        169 |        169 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_167 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                             |                                                                    Flash_intf |        549 |        548 |       0 |    1 |    499 |      8 |      0 |            0 |
|       U1                                              |                                                                    flash_ctrl |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                              |                                                         axi_bram_ctrl_wrapper |        225 |        224 |       0 |    1 |    220 |      0 |      0 |            0 |
|         (U2)                                          |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                         |                                                              ip_axi_bram_ctrl |        212 |        211 |       0 |    1 |    220 |      0 |      0 |            0 |
|           U0                                          |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        212 |        211 |       0 |    1 |    220 |      0 |      0 |            0 |
|       U4                                              |                                                 blk_mem_gen_w32_d8192_wrapper |         42 |         42 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                          |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                    |                                                      ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                          |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                              |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                                 flash_process |        240 |        240 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                            |                                                                    gating_top |        317 |        317 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U2                                              |                                                            gating_mblaze_intf |        154 |        154 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                          |                                                            gating_mblaze_intf |        149 |        149 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                 sync_reset_81 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                     gating_SM |        163 |        163 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                          |                                                                     gating_SM |        158 |        158 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_80 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                double_sync__parameterized0_79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                            |                                                                 hder_inserter |       1372 |       1372 |       0 |    0 |   3071 |      5 |     22 |            0 |
|       U1                                              |                                                           hder_insert_mb_intf |         90 |         90 |       0 |    0 |    282 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hder_insert_mb_intf |         47 |         47 |       0 |    0 |    216 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_170 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                           |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_191 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_190 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                           |                                                  err_sync__parameterized0_171 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_189 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_188 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                           |                                                  err_sync__parameterized0_172 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_187 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_186 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                           |                                                  err_sync__parameterized0_173 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_185 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_184 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                           |                                                  err_sync__parameterized0_174 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_183 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_182 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                           |                                                  err_sync__parameterized0_175 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_181 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_180 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                           |                                                  err_sync__parameterized0_176 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_179 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_178 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                           |                                                  err_sync__parameterized0_177 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                             |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U19)                                         |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1658 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1659 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U2                                              |                                         t_axi4_stream32_fifo__parameterized13 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U2)                                          |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                            t_axi4_stream32_sfifo_d2048_HD1058 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                          |        t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD1059 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U20                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |        104 |        104 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U20)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                                     t_axi4_lite32_w_afifo_d16 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U22                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |        104 |        104 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U22)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2649 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2650 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U24                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |        104 |        104 |       0 |    0 |    294 |      0 |      3 |            0 |
|         (U24)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2721 |         99 |         99 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2722 |         99 |         99 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U26                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |        104 |        104 |       0 |    0 |    294 |      0 |      3 |            0 |
|         (U26)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2793 |         99 |         99 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2794 |         99 |         99 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U3                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |        102 |        102 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U3)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2865 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2866 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U4                                              |                                                         hder_insert_sequencer |        356 |        356 |       0 |    0 |    316 |      0 |      1 |            0 |
|         (U4)                                          |                                                         hder_insert_sequencer |        284 |        284 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_169 |         49 |         49 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                             fwft_sfifo_w8_d16 |         23 |         23 |       0 |    0 |     46 |      0 |      1 |            0 |
|           U0                                          |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     46 |      0 |      1 |            0 |
|       U5                                              |                                                  hder_reorder__parameterized0 |         85 |         85 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                          |                                                  hder_reorder__parameterized0 |         83 |         83 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_168 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                           dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                          |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |        102 |        102 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U6)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2937 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2938 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U7                                              |                                          t_axi4_lite32_w_fifo__parameterized0 |        104 |        104 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U7)                                          |                                          t_axi4_lite32_w_fifo__parameterized0 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3009 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3010 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|     ICU                                               |                                                                  ICU_toplevel |        173 |        173 |       0 |    0 |    406 |      0 |      0 |            0 |
|       U1                                              |                                                                      ICU_Ctrl |         15 |         15 |       0 |    0 |    127 |      0 |      0 |            0 |
|         (U1)                                          |                                                                      ICU_Ctrl |         13 |         13 |       0 |    0 |    125 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_119 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                          |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_120 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                              |                                                                  expb_irig_v2 |        440 |        439 |       0 |    1 |    668 |      0 |      0 |            2 |
|       (IRIG)                                          |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                              |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                            |                                                 ad747x_driver__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                        |                                                 ad747x_driver__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_76 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                       |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_75 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                           |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                       |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_73 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                        |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_72 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                        |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_77 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                  irig_mb_intf |         39 |         38 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                         |                                                                  irig_mb_intf |         32 |         31 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_78 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                          |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_71 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                            |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                        |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                          |                                                                 sync_reset_70 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                        |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_69 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                        |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_68 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_67 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                         irig_frame_decoder_v2 |        142 |        142 |       0 |    0 |    153 |      0 |      0 |            0 |
|         (U4)                                          |                                                         irig_frame_decoder_v2 |        121 |        121 |       0 |    0 |    151 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_66 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U5)                                          |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_65 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                double_sync__parameterized0_64 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                      irig_refclk_generator_v2 |         11 |         11 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                          |                                                      irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                            |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                              |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                          |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_62 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                               |                                                                   mgt_wrapper |       4684 |       4122 |     408 |  154 |   9620 |      9 |      0 |            0 |
|       (MGT)                                           |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                   |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                           AXI4_Stream32_to_64 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                   |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                               |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                           AXI4_Stream64_to_32 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3320 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3321 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD3206 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3207 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                            |                                                                     mgt_block |       2865 |       2713 |       0 |  152 |   5030 |      0 |      0 |            0 |
|         (MGTS)                                        |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                          |                                                                      MGT_CTRL |        135 |        135 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (CTRL)                                      |                                                                      MGT_CTRL |          6 |          6 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                   |                                        double_sync_vector__parameterized2_116 |         23 |         23 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                          |                                       double_sync_vector__parameterized18_113 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                           |                                               double_sync__parameterized0_118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                           |                                           double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                            |                                               double_sync__parameterized0_114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                    |                                        double_sync_vector__parameterized2_112 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                                               sync_resetn_115 |         99 |         99 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                         |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                          |                                               double_sync__parameterized0_117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                          |                                                                      data_mgt |        895 |        845 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                         data_mgtdata_mgt_core |        895 |        845 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                       |                                                   data_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         DATA_CLOCK                                    |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                   |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                              |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                          |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                           |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                           |                                                                       exp_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                           exp_mgtexp_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                        |                                                    exp_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         EXP_CLOCK                                     |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                    |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                               double_sync__parameterized0_108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                               double_sync__parameterized0_109 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                               double_sync__parameterized0_110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_111 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                         |                                                                     video_mgt |        900 |        850 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                       video_mgtvideo_mgt_core |        900 |        850 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                  |                                                    AXI_Stream32_to_64_wrapper |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3376 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3377 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                  |                                                    AXI_Stream64_to_32_wrapper |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                              |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD3262 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3263 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                          |                                                           SFW__parameterized0 |        530 |        530 |       0 |    0 |    725 |      0 |      1 |            0 |
|       (SFW_INTF)                                      |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                SFW_Processing__parameterized0 |        109 |        109 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                          |                                                SFW_Processing__parameterized0 |         96 |         96 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_155 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_154 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                              |                                                    fw_decoder__parameterized0 |        125 |        125 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                          |                                                    fw_decoder__parameterized0 |        120 |        120 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                             |                                                               sync_resetn_153 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                      SFW_Ctrl__parameterized0 |        279 |        279 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                          |                                                      SFW_Ctrl__parameterized0 |        275 |        275 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_152 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                              axil32_to_native |         73 |         73 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                          |                                                              axil32_to_native |          1 |          1 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_151 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                              |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                          |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                  |                                                               Startup_HW_Test |         10 |         10 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                              |                                                               Startup_HW_Test |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                              |                                                               sync_resetn_107 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                              |                                                      trig_gen__parameterized0 |       1866 |       1866 |       0 |    0 |   1630 |      0 |      0 |            0 |
|       U1                                              |                                                          trig_gen_mblaze_intf |        550 |        550 |       0 |    0 |    445 |      0 |      0 |            0 |
|         (U1)                                          |                                                          trig_gen_mblaze_intf |        524 |        524 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_132 |         26 |         26 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U3                                              |                                                                trig_gen_ctler |        202 |        202 |       0 |    0 |    226 |      0 |      0 |            0 |
|         U2                                            |                                                           trig_gen_ctler_core |        159 |        159 |       0 |    0 |    155 |      0 |      0 |            0 |
|           (U2)                                        |                                                           trig_gen_ctler_core |        152 |        152 |       0 |    0 |    153 |      0 |      0 |            0 |
|           comp_sync_reset                             |                                                                sync_reset_131 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                        |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_130 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                  trig_stamper |        158 |        158 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                   Clk_Divider__parameterized0 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            trig_stamper_ctler |        155 |        155 |       0 |    0 |    260 |      0 |      0 |            0 |
|           (U4)                                        |                                                            trig_stamper_ctler |         59 |         59 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                          |                                                               gh_edge_det_127 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                          |                                                               gh_edge_det_128 |         58 |         58 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                          |                                                               gh_edge_det_123 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                          |                                                               gh_edge_det_124 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                          |                                                               gh_edge_det_125 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_126 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                              trig_conditioner |         76 |         76 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                          |                                                              trig_conditioner |         39 |         39 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_150 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                          |                                                               trig_period_8ch |        897 |        897 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                      |                                                               trig_period_8ch |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                               period_duration |        683 |        683 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                        |                                                               period_duration |        649 |        649 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_147 |         34 |         34 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                                  min_max_ctrl |         25 |         25 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                       |                                                                  min_max_ctrl |         25 |         25 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                           |                                                              min_max_ctrl_133 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                       |                                                              min_max_ctrl_133 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                                sync_reset_134 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                              min_max_ctrl_135 |         26 |         26 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                        |                                                              min_max_ctrl_135 |         26 |         26 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                              min_max_ctrl_136 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                        |                                                              min_max_ctrl_136 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                              min_max_ctrl_137 |         48 |         48 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                        |                                                              min_max_ctrl_137 |         48 |         48 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                              min_max_ctrl_138 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                        |                                                              min_max_ctrl_138 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                              min_max_ctrl_139 |         48 |         48 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                        |                                                              min_max_ctrl_139 |         48 |         48 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                                              min_max_ctrl_140 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                        |                                                              min_max_ctrl_140 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                                axis16_merge_axis32__xdcDup__2 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3117 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3117 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3118 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3118 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3119 |         39 |         39 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U19                                               |                               t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1688 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1689 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1690 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U4                                                |                               t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1718 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1719 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1720 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U5                                                |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                            |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                       |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                          |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                      |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0  |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U7                                                |                                                               adc_readout_top |        366 |        338 |      12 |   16 |    568 |      0 |      0 |            1 |
|       U1                                              |                                                           adc_readout_mb_intf |        108 |        108 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U1)                                          |                                                           adc_readout_mb_intf |        102 |        102 |       0 |    0 |    146 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_83 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                |                                                double_sync__parameterized0_82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                   adc_readout |        240 |        212 |      12 |   16 |    367 |      0 |      0 |            1 |
|         (U2)                                          |                                                                   adc_readout |        206 |        190 |       0 |   16 |    339 |      0 |      0 |            1 |
|         U1                                            |                                                                 sync_reset_85 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                            |                                                                   gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                 |                                                 data_cdc_sync__parameterized0 |         26 |         14 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                        |                                              gh_fifo_async_sr__parameterized0 |         26 |         14 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                    |                                                double_sync__parameterized0_86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 ad747x_driver__parameterized2 |         18 |         18 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                          |                                                 ad747x_driver__parameterized2 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_84 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                              |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                |                                                           axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                            |                                                           axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3120 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3120 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3121 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3121 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3122 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                               |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   CLINK                                               |                                            clink_receiver_2ch__parameterized0 |       2788 |       2788 |       0 |    0 |   3463 |      0 |      0 |            0 |
|     (CLINK)                                           |                                            clink_receiver_2ch__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     DOUT_CTRL                                         |                                                               clink_dout_ctrl |          8 |          8 |       0 |    0 |     47 |      0 |      0 |            0 |
|       DOUT_SCD.SCD                                    |                                                           scd_clink_dout_ctrl |          8 |          8 |       0 |    0 |     47 |      0 |      0 |            0 |
|         (DOUT_SCD.SCD)                                |                                                           scd_clink_dout_ctrl |          6 |          6 |       0 |    0 |     43 |      0 |      0 |            0 |
|         ch0_reset_sync                                |                                                                sync_reset_379 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         ch1_reset_sync                                |                                                                sync_reset_378 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                             clink_calibration__parameterized0 |        277 |        277 |       0 |    0 |    225 |      0 |      0 |            0 |
|       (U12)                                           |                                             clink_calibration__parameterized0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                          clink_delay_ctrl__parameterized0_461 |        249 |        249 |       0 |    0 |    204 |      0 |      0 |            0 |
|         (U1)                                          |                                          clink_delay_ctrl__parameterized0_461 |        199 |        199 |       0 |    0 |    202 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_464 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                        clink_bitslip_ctrl__parameterized0_462 |         26 |         26 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U4)                                          |                                        clink_bitslip_ctrl__parameterized0_462 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_463 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U13                                               |                                               iserdes_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U14                                               |                                  clink_serdes_clk_wrapper__parameterized0_361 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U15                                               |                                            idelay_wrapper__parameterized0_364 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U16                                               |                                           iserdes_wrapper__parameterized0_365 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U18                                               |                                            idelay_wrapper__parameterized0_368 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U19                                               |                                           iserdes_wrapper__parameterized0_370 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U21                                               |                                                idelay_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U22                                               |                                           iserdes_wrapper__parameterized0_359 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U24                                               |                                            idelay_wrapper__parameterized0_362 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U36                                               |                                         clink_delay_validator__parameterized0 |        964 |        964 |       0 |    0 |   1277 |      0 |      0 |            0 |
|       U1                                              |                                   clink_signals_validator__parameterized0_424 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_458 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_458 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_459 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_457 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_457 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_460 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                   clink_signals_validator__parameterized0_425 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_454 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_454 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_455 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_453 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_453 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_456 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                   clink_signals_validator__parameterized0_426 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_450 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_450 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_451 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_449 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_449 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_452 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                   clink_signals_validator__parameterized0_427 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_446 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_446 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_447 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_445 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_445 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_448 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                   clink_signals_validator__parameterized0_428 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_442 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_442 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_443 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_441 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_441 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_444 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                   clink_signals_validator__parameterized0_429 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_438 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_438 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_439 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_437 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_437 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_440 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                clink_delay_validator_core_430 |         42 |         42 |       0 |    0 |     31 |      0 |      0 |            0 |
|         (U7)                                          |                                                clink_delay_validator_core_430 |         22 |         22 |       0 |    0 |     29 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_436 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                   clink_signals_validator__parameterized0_431 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_433 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_433 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_434 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_432 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_432 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_435 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U37                                               |                                       clink_signals_validator__parameterized0 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|       U1                                              |                                                        high_duration_meas_421 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U1)                                          |                                                        high_duration_meas_421 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_422 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                    clink_validator_ctrler__parameterized0_420 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|         (U2)                                          |                                    clink_validator_ctrler__parameterized0_420 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_423 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                                 dcm_reset__parameterized0_377 |         12 |         12 |       0 |    0 |     28 |      0 |      0 |            0 |
|     ch1_enabled.U1                                    |                                      clink_serdes_clk_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U10                                   |                                                     dcm_reset__parameterized0 |         10 |         10 |       0 |    0 |     28 |      0 |      0 |            0 |
|     ch1_enabled.U26                                   |                                            idelay_wrapper__parameterized0_369 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U27                                   |                                           iserdes_wrapper__parameterized0_371 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U28                                   |                                            idelay_wrapper__parameterized0_372 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U29                                   |                                           iserdes_wrapper__parameterized0_374 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U31                                   |                                            idelay_wrapper__parameterized0_360 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U32                                   |                                           iserdes_wrapper__parameterized0_363 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U34                                   |                                            idelay_wrapper__parameterized0_366 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U35                                   |                                           iserdes_wrapper__parameterized0_367 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U73                                   |                                   clink_signals_validator__parameterized0_373 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|       U1                                              |                                                        high_duration_meas_417 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U1)                                          |                                                        high_duration_meas_417 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_418 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                    clink_validator_ctrler__parameterized0_416 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|         (U2)                                          |                                    clink_validator_ctrler__parameterized0_416 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_419 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|     ch1_enabled.U74                                   |                                         clink_calibration__parameterized0_375 |        274 |        274 |       0 |    0 |    225 |      0 |      0 |            0 |
|       (ch1_enabled.U74)                               |                                         clink_calibration__parameterized0_375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                              clink_delay_ctrl__parameterized0 |        248 |        248 |       0 |    0 |    204 |      0 |      0 |            0 |
|         (U1)                                          |                                              clink_delay_ctrl__parameterized0 |        198 |        198 |       0 |    0 |    202 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_415 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                            clink_bitslip_ctrl__parameterized0 |         26 |         26 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U4)                                          |                                            clink_bitslip_ctrl__parameterized0 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_414 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|     ch1_enabled.U75                                   |                                     clink_delay_validator__parameterized0_376 |        964 |        964 |       0 |    0 |   1277 |      0 |      0 |            0 |
|       U1                                              |                                   clink_signals_validator__parameterized0_380 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_411 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_411 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_412 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_410 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_410 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_413 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                   clink_signals_validator__parameterized0_381 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_407 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_407 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_408 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_406 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_406 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_409 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                   clink_signals_validator__parameterized0_382 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_403 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_403 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_404 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_402 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_402 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_405 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                   clink_signals_validator__parameterized0_383 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_399 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_399 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_400 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_398 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_398 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_401 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                   clink_signals_validator__parameterized0_384 |        131 |        131 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_395 |         18 |         18 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_395 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_396 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_394 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_394 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_397 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                   clink_signals_validator__parameterized0_385 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                        high_duration_meas_391 |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                        high_duration_meas_391 |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_392 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    clink_validator_ctrler__parameterized0_390 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                    clink_validator_ctrler__parameterized0_390 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_393 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                    clink_delay_validator_core |         42 |         42 |       0 |    0 |     31 |      0 |      0 |            0 |
|         (U7)                                          |                                                    clink_delay_validator_core |         22 |         22 |       0 |    0 |     29 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_389 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                   clink_signals_validator__parameterized0_386 |        132 |        132 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                            |                                                            high_duration_meas |         19 |         19 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                            high_duration_meas |         18 |         18 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_387 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                        clink_validator_ctrler__parameterized0 |        125 |        125 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                        |                                        clink_validator_ctrler__parameterized0 |        114 |        114 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_388 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|   FPA                                                 |                                                                scd_proxy_intf |       3189 |       3152 |      36 |    1 |   5548 |      2 |      5 |            0 |
|     (FPA)                                             |                                                                scd_proxy_intf |        201 |        201 |       0 |    0 |     92 |      0 |      0 |            0 |
|     U1                                                |                                                           fpa_trig_controller |        178 |        178 |       0 |    0 |     97 |      0 |      0 |            0 |
|       (U1)                                            |                                                           fpa_trig_controller |        165 |        165 |       0 |    0 |     91 |      0 |      0 |            0 |
|       U1A                                             |                                                                sync_reset_356 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                               double_sync__parameterized0_357 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                             |                                               double_sync__parameterized0_358 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                               |                                                              scd_io_interface |         35 |         35 |       0 |    0 |     58 |      0 |      0 |            0 |
|       (U19)                                           |                                                              scd_io_interface |         30 |         30 |       0 |    0 |     56 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_344 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                |                                                            fpa_intf_sequencer |         29 |         29 |       0 |    0 |     24 |      0 |      0 |            0 |
|       (U2)                                            |                                                            fpa_intf_sequencer |         24 |         24 |       0 |    0 |     22 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_354 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                               |                                                        fpa_trig_precontroller |         29 |         29 |       0 |    0 |     32 |      0 |      0 |            0 |
|       (U21)                                           |                                                        fpa_trig_precontroller |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                              |                                                    gh_stretch__parameterized6 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_355 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U4                                                |                                                               scd_mblaze_intf |        585 |        585 |       0 |    0 |   1092 |      0 |      0 |            0 |
|       (U4)                                            |                                                               scd_mblaze_intf |        530 |        530 |       0 |    0 |   1090 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_353 |         55 |         55 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                |                                                                 scd_hw_driver |       1047 |       1011 |      36 |    0 |   2231 |      0 |      1 |            0 |
|       U1                                              |                                                               scd_prog_ctrler |        552 |        552 |       0 |    0 |   1623 |      0 |      0 |            0 |
|         (U1)                                          |                                                               scd_prog_ctrler |        524 |        524 |       0 |    0 |   1621 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_352 |         28 |         28 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                             scd_serial_module |        335 |        323 |      12 |    0 |    367 |      0 |      0 |            0 |
|         (U2)                                          |                                                             scd_serial_module |        197 |        197 |       0 |    0 |    291 |      0 |      0 |            0 |
|         U1A                                           |                                                                sync_reset_351 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                                                  sfifo_w8_d64 |         51 |         39 |      12 |    0 |     65 |      0 |      0 |            0 |
|           U0                                          |                              sfifo_w8_d64fifo_generator_v11_0__parameterized0 |         51 |         39 |      12 |    0 |     65 |      0 |      0 |            0 |
|         U4                                            |                                                   Clk_Divider__parameterized2 |         15 |         15 |       0 |    0 |      9 |      0 |      0 |            0 |
|       U3                                              |                                                                dfpa_cfg_dpram |          2 |          2 |       0 |    0 |     45 |      0 |      1 |            0 |
|         (U3)                                          |                                                                dfpa_cfg_dpram |          0 |          0 |       0 |    0 |     41 |      0 |      0 |            0 |
|         U1A                                           |                                                                sync_reset_349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                                                sync_reset_350 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                              tdp_ram_w8_d2048 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                          |                              tdp_ram_w8_d2048blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U6                                              |                                            uart_block_tel2000__parameterized0 |        160 |        136 |      24 |    0 |    194 |      0 |      0 |            0 |
|         (U6)                                          |                                            uart_block_tel2000__parameterized0 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         FIFO_RX                                       |                                                           sfifo_w8_d64_HD3083 |         51 |         39 |      12 |    0 |     65 |      0 |      0 |            0 |
|           U0                                          |                       sfifo_w8_d64fifo_generator_v11_0__parameterized0_HD3084 |         51 |         39 |      12 |    0 |     65 |      0 |      0 |            0 |
|         FIFO_TX                                       |                                                           sfifo_w8_d64_HD3099 |         50 |         38 |      12 |    0 |     65 |      0 |      0 |            0 |
|           U0                                          |                       sfifo_w8_d64fifo_generator_v11_0__parameterized0_HD3100 |         50 |         38 |      12 |    0 |     65 |      0 |      0 |            0 |
|         UART                                          |                                                         UARTS__parameterized0 |         56 |         56 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U8                                              |                                                                sync_reset_348 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                |                                                                fpa_status_gen |         11 |         11 |       0 |    0 |     74 |      0 |      0 |            0 |
|       (U6)                                            |                                                                fpa_status_gen |          2 |          2 |       0 |    0 |     70 |      0 |      0 |            0 |
|       U1A                                             |                                                                sync_reset_346 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                                                sync_reset_347 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                |                                                           dfpa_hardw_stat_gen |        171 |        171 |       0 |    0 |    136 |      0 |      0 |            0 |
|       (U7)                                            |                                                           dfpa_hardw_stat_gen |        151 |        151 |       0 |    0 |    106 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_345 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                             clk_divider_pulse__parameterized6 |         12 |         12 |       0 |    0 |     28 |      0 |      0 |            0 |
|     U8                                                |                                          t_axi4_stream32_fifo__parameterized2 |         64 |         64 |       0 |    0 |    140 |      1 |      0 |            0 |
|       (U8)                                            |                                          t_axi4_stream32_fifo__parameterized2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1748 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1749 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1750 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U9                                                |                                                                 scd_data_ctrl |        876 |        875 |       0 |    1 |   1572 |      1 |      4 |            0 |
|       U1                                              |                                                             scd_diag_data_gen |        360 |        360 |       0 |    0 |    249 |      0 |      0 |            0 |
|         (U1)                                          |                                                             scd_diag_data_gen |        126 |        126 |       0 |    0 |    123 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_337 |         24 |         24 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                             fpa_diag_line_gen__parameterized0 |         79 |         79 |       0 |    0 |     48 |      0 |      0 |            0 |
|           (U1)                                        |                                             fpa_diag_line_gen__parameterized0 |         76 |         76 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_340 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                         fpa_diag_line_gen__parameterized0_338 |         74 |         74 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U2)                                        |                                         fpa_diag_line_gen__parameterized0_338 |         71 |         71 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_339 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                   Clk_Divider__parameterized6 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|       U2                                              |                                                               scd_fifo_writer |         39 |         39 |       0 |    0 |     83 |      0 |      0 |            0 |
|         (U2)                                          |                                                               scd_fifo_writer |         32 |         32 |       0 |    0 |     81 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_336 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           scd_fifo_writer_330 |         39 |         39 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                          |                                                           scd_fifo_writer_330 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_335 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           scd_fifo_writer_331 |         31 |         31 |       0 |    0 |     78 |      0 |      0 |            0 |
|         (U4)                                          |                                                           scd_fifo_writer_331 |         25 |         25 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_334 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                           scd_fifo_writer_332 |         31 |         31 |       0 |    0 |     78 |      0 |      0 |            0 |
|         (U5)                                          |                                                           scd_fifo_writer_332 |         25 |         25 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_333 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                           scd_data_dispatcher |        376 |        375 |       0 |    1 |   1033 |      1 |      4 |            0 |
|         (U6)                                          |                                                           scd_data_dispatcher |        186 |        185 |       0 |    1 |    533 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_342 |         36 |         36 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_341 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                               double_sync__parameterized0_343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                            fwft_afifo_w28_d16 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|           U0                                          |                        fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|         U3                                            |                                                     fwft_afifo_w28_d16_HD3126 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|           U0                                          |                 fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0_HD3127 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|         U4                                            |                                                     fwft_afifo_w28_d16_HD3152 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|           U0                                          |                 fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0_HD3153 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|         U5                                            |                                                     fwft_afifo_w28_d16_HD3178 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|           U0                                          |                 fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0_HD3179 |         33 |         33 |       0 |    0 |    104 |      0 |      1 |            0 |
|         U6                                            |                                                            fwft_sfifo_w40_d16 |         24 |         24 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w40_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |     78 |      1 |      0 |            0 |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


