<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_Triangle_shift2.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_Triangle_shift2.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_Triangle_shift2.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\IP_Core_SS_Switch_and_PWM\PWM_and_SS_control_V4_ip_src_Triangle_shift2.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2023-10-25 14:50:38</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.14 and HDL Coder 4.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_Triangle_shift2</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control/GenPWM/Triangle shift2</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_Triangle_shift2 <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        triangle_in                       :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="27">   27   </a>        triangle_shift                    :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="28">   28   </a>        triangle_sig                      :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="29">   29   </a>        );
</span><span><a class="LN" id="30">   30   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_Triangle_shift2;
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_Triangle_shift2 <span class="KW">IS</span>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_Subsystem2_block1
</span><span><a class="LN" id="37">   37   </a>    <span class="KW">PORT</span>( triangle_in                     :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="38">   38   </a>          modified_triangle_shift         :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="39">   39   </a>          standardized_peak_of_triangle   :   <span class="KW">IN</span>    std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21_En17</span>
</span><span><a class="LN" id="40">   40   </a>          Zero_input                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="41">   41   </a>          direction_down                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="42">   42   </a>          shifted_triangle_in_signal      :   <span class="KW">OUT</span>   std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="43">   43   </a>          enable_out                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="44">   44   </a>          );
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="46">   46   </a>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_Subsystem1_block1
</span><span><a class="LN" id="48">   48   </a>    <span class="KW">PORT</span>( standardized_peak_of_triangle   :   <span class="KW">IN</span>    std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21_En17</span>
</span><span><a class="LN" id="49">   49   </a>          triangle_in                     :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="50">   50   </a>          converted_triangle_shift        :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="51">   51   </a>          modified_triangle_shift         :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="52">   52   </a>          Zero_input                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          direction_up                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          shifted_triangle_in_signal      :   <span class="KW">OUT</span>   std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="55">   55   </a>          enable_out                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="56">   56   </a>          );
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="58">   58   </a>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_Subsystem_block1
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">PORT</span>( Zero_input                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          converted_triangle_shift        :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="62">   62   </a>          modified_triangle_shift         :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="63">   63   </a>          triangle_in                     :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="64">   64   </a>          direction_down                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          shifted_triangle_in_signal      :   <span class="KW">OUT</span>   std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="66">   66   </a>          enable_out                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="67">   67   </a>          );
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_Subsystem3_block1
</span><span><a class="LN" id="71">   71   </a>    <span class="KW">PORT</span>( triangle_in                     :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="72">   72   </a>          modified_triangle_shift         :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="73">   73   </a>          direction_up                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          shifted_triangle_in_signal      :   <span class="KW">OUT</span>   std_logic_vector(20 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="75">   75   </a>          );
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_Subsystem2_block1
</span><span><a class="LN" id="80">   80   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_Subsystem2_block1(rtl);
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_Subsystem1_block1
</span><span><a class="LN" id="83">   83   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_Subsystem1_block1(rtl);
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_Subsystem_block1
</span><span><a class="LN" id="86">   86   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_Subsystem_block1(rtl);
</span><span><a class="LN" id="87">   87   </a>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_Subsystem3_block1
</span><span><a class="LN" id="89">   89   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_Subsystem3_block1(rtl);
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> triangle_in_unsigned             : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> triangle_in_1                    : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> triangle_shift_unsigned          : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> Gain_cast                        : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En33</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> converted_triangle_shift         : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> standardized_peak_of_triangle_1  : unsigned(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21_En17</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">SIGNAL</span> Gain1_cast                       : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42_En36</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> Gain1_out1                       : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> Sum10_out1                       : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> modified_triangle_shift          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> alpha0_out1                      : std_logic;
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> triangle_in_2                    : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_relop1      : std_logic;
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> direction_down                   : std_logic;
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> Subsystem2_out1                  : std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> Subsystem2_out2                  : std_logic;
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> Relational_Operator7_relop1      : std_logic;
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> Subsystem1_out1                  : std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> Subsystem1_out2                  : std_logic;
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> Subsystem_out1                   : std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Subsystem_out2                   : std_logic;
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Subsystem_out1_signed            : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> or_out1                          : std_logic;
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> direction_up                     : std_logic;
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Subsystem3_out1                  : std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> Subsystem3_out1_signed           : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> Subsystem1_out1_signed           : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> sw3_out1                         : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> sw2_out1                         : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> sw2_out1_dtc                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> Subsystem2_out1_signed           : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> Subsystem2_out1_dtc              : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> sw1_out1                         : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> triangle_in_3                    : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="CT">-- modifies triangle_in signal, </span>
</span><span><a class="LN" id="135">  135   </a>  <span class="CT">-- if the user demands a shift larger than 1/2 period</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="CT">-- Detects, if the triangle_wave is increasing or decreasing</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="CT">-- Shifts triangle_in signal, if:</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="CT">-- -direction of triangle_in is down</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="CT">-- -user input demands a shift larger than 1/2 of the period</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="CT">-- Shifts triangle_in signal, if:</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="CT">-- -direction of triangle_in is up</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="CT">-- -user input demands a shift larger than 1/2 of the period</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="CT">-- Shifts triangle_in signal, if:</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="CT">-- -direction of triangle_in is up</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="CT">-- -user input demands a shift smaller than 1/2 of the period</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="CT">-- Shifts triangle_in signal, if:</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="CT">-- -direction of triangle_in is down</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="CT">-- -user input demands a shift smaller than 1/2 of the period</span>
</span><span><a class="LN" id="149">  149   </a>
</span><span><a  class="LN" id="150" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  150   </a>  u_Subsystem2 : PWM_and_SS_control_V4_ip_src_Subsystem2_block1
</span><span><a  class="LN" id="151" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  151   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( triangle_in =&gt; std_logic_vector(triangle_in_1),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="152" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  152   </a>              modified_triangle_shift =&gt; std_logic_vector(modified_triangle_shift),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="153" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  153   </a>              standardized_peak_of_triangle =&gt; std_logic_vector(standardized_peak_of_triangle_1),  <span class="CT">-- ufix21_En17</span>
</span><span><a  class="LN" id="154" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  154   </a>              Zero_input =&gt; alpha0_out1,
</span><span><a  class="LN" id="155" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  155   </a>              direction_down =&gt; direction_down,
</span><span><a  class="LN" id="156" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  156   </a>              shifted_triangle_in_signal =&gt; Subsystem2_out1,  <span class="CT">-- sfix21_En17</span>
</span><span><a  class="LN" id="157" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  157   </a>              enable_out =&gt; Subsystem2_out2
</span><span><a  class="LN" id="158" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3760')" name="code2model">  158   </a>              );
</span><span><a class="LN" id="159">  159   </a>
</span><span><a  class="LN" id="160" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  160   </a>  u_Subsystem1 : PWM_and_SS_control_V4_ip_src_Subsystem1_block1
</span><span><a  class="LN" id="161" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  161   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( standardized_peak_of_triangle =&gt; std_logic_vector(standardized_peak_of_triangle_1),  <span class="CT">-- ufix21_En17</span>
</span><span><a  class="LN" id="162" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  162   </a>              triangle_in =&gt; std_logic_vector(triangle_in_1),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="163" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  163   </a>              converted_triangle_shift =&gt; std_logic_vector(converted_triangle_shift),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="164" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  164   </a>              modified_triangle_shift =&gt; std_logic_vector(modified_triangle_shift),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="165" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  165   </a>              Zero_input =&gt; alpha0_out1,
</span><span><a  class="LN" id="166" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  166   </a>              direction_up =&gt; Relational_Operator7_relop1,
</span><span><a  class="LN" id="167" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  167   </a>              shifted_triangle_in_signal =&gt; Subsystem1_out1,  <span class="CT">-- sfix21_En17</span>
</span><span><a  class="LN" id="168" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  168   </a>              enable_out =&gt; Subsystem1_out2
</span><span><a  class="LN" id="169" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3744')" name="code2model">  169   </a>              );
</span><span><a class="LN" id="170">  170   </a>
</span><span><a  class="LN" id="171" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  171   </a>  u_Subsystem : PWM_and_SS_control_V4_ip_src_Subsystem_block1
</span><span><a  class="LN" id="172" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  172   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( Zero_input =&gt; alpha0_out1,
</span><span><a  class="LN" id="173" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  173   </a>              converted_triangle_shift =&gt; std_logic_vector(converted_triangle_shift),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="174" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  174   </a>              modified_triangle_shift =&gt; std_logic_vector(modified_triangle_shift),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="175" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  175   </a>              triangle_in =&gt; std_logic_vector(triangle_in_1),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="176" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  176   </a>              direction_down =&gt; Relational_Operator1_relop1,
</span><span><a  class="LN" id="177" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  177   </a>              shifted_triangle_in_signal =&gt; Subsystem_out1,  <span class="CT">-- sfix21_En17</span>
</span><span><a  class="LN" id="178" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  178   </a>              enable_out =&gt; Subsystem_out2
</span><span><a  class="LN" id="179" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3730')" name="code2model">  179   </a>              );
</span><span><a class="LN" id="180">  180   </a>
</span><span><a  class="LN" id="181" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3772')" name="code2model">  181   </a>  u_Subsystem3 : PWM_and_SS_control_V4_ip_src_Subsystem3_block1
</span><span><a  class="LN" id="182" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3772')" name="code2model">  182   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( triangle_in =&gt; std_logic_vector(triangle_in_1),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="183" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3772')" name="code2model">  183   </a>              modified_triangle_shift =&gt; std_logic_vector(modified_triangle_shift),  <span class="CT">-- sfix20_En17</span>
</span><span><a  class="LN" id="184" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3772')" name="code2model">  184   </a>              direction_up =&gt; direction_up,
</span><span><a  class="LN" id="185" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3772')" name="code2model">  185   </a>              shifted_triangle_in_signal =&gt; Subsystem3_out1  <span class="CT">-- sfix21_En17</span>
</span><span><a  class="LN" id="186" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3772')" name="code2model">  186   </a>              );
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  triangle_in_unsigned &lt;= unsigned(triangle_in);
</span><span><a class="LN" id="189">  189   </a>
</span><span><a  class="LN" id="190" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3723')" name="code2model">  190   </a>  triangle_in_1 &lt;= signed(resize(triangle_in_unsigned, 20));
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192">  192   </a>  triangle_shift_unsigned &lt;= unsigned(triangle_shift);
</span><span><a class="LN" id="193">  193   </a>
</span><span><a  class="LN" id="194" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3722')" name="code2model">  194   </a>  Data_Type_Conversion_out1 &lt;= signed(resize(triangle_shift_unsigned, 19));
</span><span><a class="LN" id="195">  195   </a>
</span><span><a  class="LN" id="196" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3726')" name="code2model">  196   </a>  Gain_cast &lt;= resize(Data_Type_Conversion_out1 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 38);
</span><span><a  class="LN" id="197" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3726')" name="code2model">  197   </a>  converted_triangle_shift &lt;= Gain_cast(35 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> converted_triangle_shift &gt; to_signed(16#20000#, 20) <span class="KW">ELSE</span>
</span><span><a class="LN" id="201">  201   </a>      '0';
</span><span><a class="LN" id="202">  202   </a>
</span><span><a  class="LN" id="203" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3785')" name="code2model">  203   </a>  standardized_peak_of_triangle_1 &lt;= to_unsigned(16#020000#, 21);
</span><span><a class="LN" id="204">  204   </a>
</span><span><a  class="LN" id="205" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3727')" name="code2model">  205   </a>  Gain1_cast &lt;= resize(standardized_peak_of_triangle_1 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 42);
</span><span><a  class="LN" id="206" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3727')" name="code2model">  206   </a>  Gain1_out1 &lt;= signed(Gain1_cast(38 <span class="KW">DOWNTO</span> 19));
</span><span><a class="LN" id="207">  207   </a>
</span><span><a  class="LN" id="208" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3783')" name="code2model">  208   </a>  Sum10_out1 &lt;= converted_triangle_shift - Gain1_out1;
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>
</span><span><a  class="LN" id="211" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3789')" name="code2model">  211   </a>  modified_triangle_shift &lt;= converted_triangle_shift <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="212" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3789')" name="code2model">  212   </a>      Sum10_out1;
</span><span><a class="LN" id="213">  213   </a>
</span><span><a  class="LN" id="214" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3721')" name="code2model">  214   </a>  alpha0_out1 &lt;= '0';
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="218">  218   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="219">  219   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="220">  220   </a>        triangle_in_2 &lt;= to_signed(16#00000#, 20);
</span><span><a class="LN" id="221">  221   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="222">  222   </a>        triangle_in_2 &lt;= triangle_in_1;
</span><span><a class="LN" id="223">  223   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="224">  224   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="226">  226   </a>
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>
</span><span><a  class="LN" id="229" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3728')" name="code2model">  229   </a>  Relational_Operator1_relop1 &lt;= '1' <span class="KW">WHEN</span> triangle_in_1 &lt;= triangle_in_2 <span class="KW">ELSE</span>
</span><span><a  class="LN" id="230" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3728')" name="code2model">  230   </a>      '0';
</span><span><a class="LN" id="231">  231   </a>
</span><span><a class="LN" id="232">  232   </a>  direction_down &lt;= Relational_Operator1_relop1;
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234">  234   </a>
</span><span><a  class="LN" id="235" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3729')" name="code2model">  235   </a>  Relational_Operator7_relop1 &lt;= '1' <span class="KW">WHEN</span> triangle_in_1 &gt;= triangle_in_2 <span class="KW">ELSE</span>
</span><span><a  class="LN" id="236" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3729')" name="code2model">  236   </a>      '0';
</span><span><a class="LN" id="237">  237   </a>
</span><span><a class="LN" id="238">  238   </a>
</span><span><a class="LN" id="239">  239   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Subsystem1_out2 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="240">  240   </a>      '0';
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a>
</span><span><a class="LN" id="243">  243   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> Subsystem1_out2 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="244">  244   </a>      '0';
</span><span><a class="LN" id="245">  245   </a>
</span><span><a class="LN" id="246">  246   </a>  Subsystem_out1_signed &lt;= signed(Subsystem_out1);
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>
</span><span><a class="LN" id="249">  249   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> Subsystem2_out2 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="250">  250   </a>      '0';
</span><span><a class="LN" id="251">  251   </a>
</span><span><a class="LN" id="252">  252   </a>
</span><span><a  class="LN" id="253" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3784')" name="code2model">  253   </a>  or_out1 &lt;= Subsystem_out2 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="254" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3784')" name="code2model">  254   </a>      Subsystem1_out2;
</span><span><a class="LN" id="255">  255   </a>
</span><span><a class="LN" id="256">  256   </a>
</span><span><a class="LN" id="257">  257   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> or_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="258">  258   </a>      '0';
</span><span><a class="LN" id="259">  259   </a>
</span><span><a class="LN" id="260">  260   </a>  direction_up &lt;= Relational_Operator7_relop1;
</span><span><a class="LN" id="261">  261   </a>
</span><span><a class="LN" id="262">  262   </a>  Subsystem3_out1_signed &lt;= signed(Subsystem3_out1);
</span><span><a class="LN" id="263">  263   </a>
</span><span><a class="LN" id="264">  264   </a>  Subsystem1_out1_signed &lt;= signed(Subsystem1_out1);
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>
</span><span><a  class="LN" id="267" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3788')" name="code2model">  267   </a>  sw3_out1 &lt;= Subsystem_out1_signed <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="268" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3788')" name="code2model">  268   </a>      Subsystem1_out1_signed;
</span><span><a class="LN" id="269">  269   </a>
</span><span><a class="LN" id="270">  270   </a>
</span><span><a  class="LN" id="271" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3787')" name="code2model">  271   </a>  sw2_out1 &lt;= Subsystem3_out1_signed <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="272" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3787')" name="code2model">  272   </a>      sw3_out1;
</span><span><a class="LN" id="273">  273   </a>
</span><span><a class="LN" id="274">  274   </a>  sw2_out1_dtc &lt;= sw2_out1(18 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" id="275">  275   </a>
</span><span><a class="LN" id="276">  276   </a>  Subsystem2_out1_signed &lt;= signed(Subsystem2_out1);
</span><span><a class="LN" id="277">  277   </a>
</span><span><a class="LN" id="278">  278   </a>  Subsystem2_out1_dtc &lt;= Subsystem2_out1_signed(18 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" id="279">  279   </a>
</span><span><a class="LN" id="280">  280   </a>
</span><span><a  class="LN" id="281" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3786')" name="code2model">  281   </a>  sw1_out1 &lt;= sw2_out1_dtc <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a  class="LN" id="282" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:3786')" name="code2model">  282   </a>      Subsystem2_out1_dtc;
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284">  284   </a>  triangle_sig &lt;= std_logic_vector(sw1_out1);
</span><span><a class="LN" id="285">  285   </a>
</span><span><a class="LN" id="286">  286   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
