Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat May 11 22:08:10 2024
| Host         : CSE-P07-2165-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     116         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (268)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (160)
--------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CurrentState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CurrentState_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CurrentState_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: clk_200_generate/clk_out_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clk_input_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (268)
--------------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  284          inf        0.000                      0                  284           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           284 Endpoints
Min Delay           284 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_alarm_reg/G
                            (positive level-sensitive latch)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 4.669ns (46.492%)  route 5.374ns (53.508%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         LDCE                         0.000     0.000 r  clock_alarm_reg/G
    SLICE_X58Y23         LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  clock_alarm_reg/Q
                         net (fo=20, routed)          1.541     2.307    nolabel_line285/minutes_counter/clock_alarm
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_26/O
                         net (fo=1, routed)           0.430     2.861    nolabel_line284/hours_units/segments_OBUF[2]_inst_i_1_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.985 r  nolabel_line284/hours_units/segments_OBUF[0]_inst_i_7/O
                         net (fo=7, routed)           1.294     4.279    nolabel_line285/minutes_counter/segments[0]_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.403 r  nolabel_line285/minutes_counter/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     6.512    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.044 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.044    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_alarm_reg/G
                            (positive level-sensitive latch)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 4.658ns (47.733%)  route 5.100ns (52.267%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         LDCE                         0.000     0.000 r  clock_alarm_reg/G
    SLICE_X58Y23         LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  clock_alarm_reg/Q
                         net (fo=20, routed)          1.417     2.183    nolabel_line285/minutes_counter/clock_alarm
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.838     3.145    nolabel_line284/hours_units/segments_OBUF[2]_inst_i_1_4
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.269 r  nolabel_line284/hours_units/segments_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.131     4.400    nolabel_line285/minutes_counter/segments[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.524 r  nolabel_line285/minutes_counter/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     6.238    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.758 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.758    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_alarm_reg/G
                            (positive level-sensitive latch)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 4.673ns (47.977%)  route 5.067ns (52.023%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         LDCE                         0.000     0.000 r  clock_alarm_reg/G
    SLICE_X58Y23         LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  clock_alarm_reg/Q
                         net (fo=20, routed)          1.417     2.183    nolabel_line285/minutes_counter/clock_alarm
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.838     3.145    nolabel_line284/hours_units/segments_OBUF[2]_inst_i_1_4
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.269 r  nolabel_line284/hours_units/segments_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.139     4.408    nolabel_line285/minutes_counter/segments[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  nolabel_line285/minutes_counter/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     6.205    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.740 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.740    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_alarm_reg/G
                            (positive level-sensitive latch)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.642ns (48.346%)  route 4.960ns (51.654%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         LDCE                         0.000     0.000 r  clock_alarm_reg/G
    SLICE_X58Y23         LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  clock_alarm_reg/Q
                         net (fo=20, routed)          1.541     2.307    nolabel_line285/minutes_counter/clock_alarm
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_26/O
                         net (fo=1, routed)           0.430     2.861    nolabel_line284/hours_units/segments_OBUF[2]_inst_i_1_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.985 r  nolabel_line284/hours_units/segments_OBUF[0]_inst_i_7/O
                         net (fo=7, routed)           1.275     4.260    nolabel_line285/minutes_counter/segments[0]_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.384 r  nolabel_line285/minutes_counter/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     6.098    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.602 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.602    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_alarm_reg/G
                            (positive level-sensitive latch)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 4.874ns (51.084%)  route 4.667ns (48.916%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         LDCE                         0.000     0.000 r  clock_alarm_reg/G
    SLICE_X58Y23         LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  clock_alarm_reg/Q
                         net (fo=20, routed)          1.151     1.917    nolabel_line285/minutes_counter/clock_alarm
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.117     2.034 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.840     2.874    nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.331     3.205 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.999     4.203    nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.327 r  nolabel_line285/minutes_counter/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.677     6.005    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.540 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.540    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line285/minutes_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.669ns (49.354%)  route 4.791ns (50.646%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  nolabel_line285/minutes_counter/counter_reg[4]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line285/minutes_counter/counter_reg[4]/Q
                         net (fo=12, routed)          1.205     1.723    nolabel_line285/minutes_counter/minutes[4]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.150     1.873 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.781     2.654    nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_18_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.348     3.002 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.146     4.148    nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.272 r  nolabel_line285/minutes_counter/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.659     5.931    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.461 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.461    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_alarm_reg/G
                            (positive level-sensitive latch)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 4.649ns (49.537%)  route 4.736ns (50.463%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         LDCE                         0.000     0.000 r  clock_alarm_reg/G
    SLICE_X58Y23         LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  clock_alarm_reg/Q
                         net (fo=20, routed)          1.417     2.183    nolabel_line285/minutes_counter/clock_alarm
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.838     3.145    nolabel_line284/hours_units/segments_OBUF[2]_inst_i_1_4
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.269 r  nolabel_line284/hours_units/segments_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.813     4.082    nolabel_line285/minutes_counter/segments[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.206 r  nolabel_line285/minutes_counter/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.874    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.384 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.384    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.155ns (53.118%)  route 3.667ns (46.882%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         LDCE                         0.000     0.000 r  led_reg[1]/G
    SLICE_X50Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  led_reg[1]/Q
                         net (fo=1, routed)           3.667     4.292    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.822 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.822    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_led_reg/G
                            (positive level-sensitive latch)
  Destination:            alarm_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.775ns  (logic 4.080ns (52.483%)  route 3.694ns (47.517%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         LDCE                         0.000     0.000 r  alarm_led_reg/G
    SLICE_X55Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  alarm_led_reg/Q
                         net (fo=1, routed)           3.694     4.253    alarm_led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.775 r  alarm_led_OBUF_inst/O
                         net (fo=0)                   0.000     7.775    alarm_led
    L1                                                                r  alarm_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.068ns (56.462%)  route 3.137ns (43.538%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         LDCE                         0.000     0.000 r  led_reg[3]/G
    SLICE_X48Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  led_reg[3]/Q
                         net (fo=1, routed)           3.137     3.696    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.205 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.205    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line47/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE                         0.000     0.000 r  nolabel_line47/s1/reg1_reg/C
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line47/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line47/s1/reg1
    SLICE_X49Y19         FDRE                                         r  nolabel_line47/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line48/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE                         0.000     0.000 r  nolabel_line48/s1/reg1_reg/C
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line48/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line48/s1/reg1_reg_n_0
    SLICE_X49Y19         FDRE                                         r  nolabel_line48/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line49/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  nolabel_line49/s1/reg1_reg/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line49/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line49/s1/reg1_reg_n_0
    SLICE_X55Y19         FDRE                                         r  nolabel_line49/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line50/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  nolabel_line50/s1/reg1_reg/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line50/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line50/s1/reg1_reg_n_0
    SLICE_X55Y19         FDRE                                         r  nolabel_line50/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line51/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line51/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE                         0.000     0.000 r  nolabel_line51/s1/reg1_reg/C
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line51/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line51/s1/reg1_reg_n_0
    SLICE_X49Y19         FDRE                                         r  nolabel_line51/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/D1/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line47/s1/reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE                         0.000     0.000 r  nolabel_line47/D1/q3_reg/C
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line47/D1/q3_reg/Q
                         net (fo=1, routed)           0.054     0.195    nolabel_line47/D1/q3
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.240 r  nolabel_line47/D1/reg1_i_1/O
                         net (fo=1, routed)           0.000     0.240    nolabel_line47/s1/w1
    SLICE_X49Y19         FDRE                                         r  nolabel_line47/s1/reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line51/D1/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line51/D1/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.634%)  route 0.122ns (46.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE                         0.000     0.000 r  nolabel_line51/D1/q1_reg/C
    SLICE_X48Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line51/D1/q1_reg/Q
                         net (fo=2, routed)           0.122     0.263    nolabel_line51/D1/q1
    SLICE_X48Y19         FDCE                                         r  nolabel_line51/D1/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/D1/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line50/s1/reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  nolabel_line50/D1/q1_reg/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line50/D1/q1_reg/Q
                         net (fo=2, routed)           0.062     0.226    nolabel_line50/D1/q1
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.271 r  nolabel_line50/D1/reg1_i_1__2/O
                         net (fo=1, routed)           0.000     0.271    nolabel_line50/s1/w1
    SLICE_X55Y19         FDRE                                         r  nolabel_line50/s1/reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/D1/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line48/D1/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE                         0.000     0.000 r  nolabel_line48/D1/q2_reg/C
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line48/D1/q2_reg/Q
                         net (fo=2, routed)           0.132     0.273    nolabel_line48/D1/q2
    SLICE_X48Y19         FDCE                                         r  nolabel_line48/D1/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/D1/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line50/D1/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  nolabel_line50/D1/q2_reg/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line50/D1/q2_reg/Q
                         net (fo=2, routed)           0.121     0.285    nolabel_line50/D1/q2
    SLICE_X54Y19         FDCE                                         r  nolabel_line50/D1/q3_reg/D
  -------------------------------------------------------------------    -------------------





