Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 23 23:04:15 2024
| Host         : ThinkBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4DDR_timing_summary_routed.rpt -pb Nexys4DDR_timing_summary_routed.pb -rpx Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                606         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4409)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2592)
5. checking no_input_delay (0)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4409)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 551 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: clk_divide_128hz/clk_N_reg/Q (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: clk_divide_32hz/clk_N_reg/Q (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: clk_divide_4hz/clk_N_reg/Q (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: clk_divide_512hz/clk_N_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_divide_led/clk_N_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter1/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter2/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter3/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter4/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/Interrupter5/D2/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: cpu/interren/IE/reg_data_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2592)
---------------------------------------------------
 There are 2592 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.100        0.000                      0                   77        0.060        0.000                      0                   77        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
cpu/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            7.100        0.000                      0                   77        0.060        0.000                      0                   77        7.192        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu/clk_wiz/inst/clk_in1
  To Clock:  cpu/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 2.263ns (27.975%)  route 5.826ns (72.025%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.551 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[2]
                         net (fo=3, routed)           0.834     4.386    cpu/vga_display/vaddr_x0__0[7]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.302     4.688 r  cpu/vga_display/vram_reg_0_63_0_2_i_7/O
                         net (fo=144, routed)         2.999     7.686    cpu/ram/vram_reg_64_127_6_8/ADDRB2
    SLICE_X30Y84         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.810 r  cpu/ram/vram_reg_64_127_6_8/RAMB/O
                         net (fo=1, routed)           0.804     8.614    cpu/ram/vram_reg_64_127_6_8_n_1
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.738 r  cpu/ram/vga[7]_i_5/O
                         net (fo=1, routed)           0.000     8.738    cpu/ram/vga[7]_i_5_n_0
    SLICE_X35Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     8.950 r  cpu/ram/vga_reg[7]_i_2/O
                         net (fo=1, routed)           0.448     9.399    cpu/ram/vga_reg[7]_i_2_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.299     9.698 r  cpu/ram/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     9.698    cpu/vga_display/vdata[7]
    SLICE_X43Y84         FDRE                                         r  cpu/vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.506    16.894    cpu/vga_display/clk_out1
    SLICE_X43Y84         FDRE                                         r  cpu/vga_display/vga_reg[7]/C
                         clock pessimism              0.007    16.901    
                         clock uncertainty           -0.132    16.769    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.029    16.798    cpu/vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         16.798    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 2.562ns (31.767%)  route 5.503ns (68.233%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 16.890 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.646 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[1]
                         net (fo=3, routed)           0.579     4.225    cpu/vga_display/vaddr_x0__0[6]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.298     4.523 r  cpu/vga_display/vram_reg_0_63_9_11_i_6/O
                         net (fo=48, routed)          2.677     7.200    cpu/ram/vram_reg_64_127_9_11/ADDRB1
    SLICE_X38Y82         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     7.532 r  cpu/ram/vram_reg_64_127_9_11/RAMB/O
                         net (fo=1, routed)           0.817     8.349    cpu/ram/vram_reg_64_127_9_11_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.473 r  cpu/ram/vga[10]_i_5/O
                         net (fo=1, routed)           0.000     8.473    cpu/ram/vga[10]_i_5_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.212     8.685 r  cpu/ram/vga_reg[10]_i_2/O
                         net (fo=1, routed)           0.690     9.374    cpu/ram/vga_reg[10]_i_2_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.299     9.673 r  cpu/ram/vga[10]_i_1/O
                         net (fo=1, routed)           0.000     9.673    cpu/vga_display/vdata[10]
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.502    16.890    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/C
                         clock pessimism              0.007    16.897    
                         clock uncertainty           -0.132    16.765    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)        0.029    16.794    cpu/vga_display/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         16.794    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 2.364ns (29.422%)  route 5.671ns (70.578%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.646 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[1]
                         net (fo=3, routed)           0.579     4.225    cpu/vga_display/vaddr_x0__0[6]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.303     4.528 r  cpu/vga_display/vram_reg_0_63_0_2_i_8/O
                         net (fo=144, routed)         2.746     7.274    cpu/ram/vram_reg_320_383_0_2/ADDRA1
    SLICE_X30Y81         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.398 r  cpu/ram/vram_reg_320_383_0_2/RAMA/O
                         net (fo=1, routed)           1.102     8.500    cpu/ram/vram_reg_320_383_0_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.624 r  cpu/ram/vga[0]_i_6/O
                         net (fo=1, routed)           0.000     8.624    cpu/ram/vga[0]_i_6_n_0
    SLICE_X36Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     8.841 r  cpu/ram/vga_reg[0]_i_2/O
                         net (fo=1, routed)           0.503     9.344    cpu/ram/vga_reg[0]_i_2_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.299     9.643 r  cpu/ram/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     9.643    cpu/vga_display/vdata[0]
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499    16.887    cpu/vga_display/clk_out1
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/C
                         clock pessimism              0.007    16.894    
                         clock uncertainty           -0.132    16.762    
    SLICE_X47Y80         FDRE (Setup_fdre_C_D)        0.029    16.791    cpu/vga_display/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 2.439ns (30.379%)  route 5.590ns (69.621%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 16.890 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.534 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[0]
                         net (fo=3, routed)           0.556     4.091    cpu/vga_display/vaddr_x0__0[5]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.293     4.384 r  cpu/vga_display/vram_reg_0_63_9_11_i_7/O
                         net (fo=48, routed)          3.143     7.527    cpu/ram/vram_reg_64_127_9_11/ADDRC0
    SLICE_X38Y82         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     7.853 r  cpu/ram/vram_reg_64_127_9_11/RAMC/O
                         net (fo=1, routed)           0.706     8.559    cpu/ram/vram_reg_64_127_9_11_n_2
    SLICE_X39Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.683 r  cpu/ram/vga[11]_i_8/O
                         net (fo=1, routed)           0.000     8.683    cpu/ram/vga[11]_i_8_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     8.895 r  cpu/ram/vga_reg[11]_i_3/O
                         net (fo=1, routed)           0.443     9.338    cpu/ram/vga_reg[11]_i_3_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.299     9.637 r  cpu/ram/vga[11]_i_2/O
                         net (fo=1, routed)           0.000     9.637    cpu/vga_display/vdata[11]
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.502    16.890    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/C
                         clock pessimism              0.007    16.897    
                         clock uncertainty           -0.132    16.765    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)        0.031    16.796    cpu/vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 2.391ns (29.836%)  route 5.623ns (70.164%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.646 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[1]
                         net (fo=3, routed)           0.579     4.225    cpu/vga_display/vaddr_x0__0[6]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.303     4.528 r  cpu/vga_display/vram_reg_0_63_0_2_i_8/O
                         net (fo=144, routed)         2.764     7.293    cpu/ram/vram_reg_384_447_0_2/ADDRC1
    SLICE_X34Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.417 r  cpu/ram/vram_reg_384_447_0_2/RAMC/O
                         net (fo=1, routed)           0.799     8.216    cpu/ram/vram_reg_384_447_0_2_n_2
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  cpu/ram/vga[2]_i_6/O
                         net (fo=1, routed)           0.000     8.340    cpu/ram/vga[2]_i_6_n_0
    SLICE_X35Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     8.585 r  cpu/ram/vga_reg[2]_i_2/O
                         net (fo=1, routed)           0.739     9.324    cpu/ram/vga_reg[2]_i_2_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.298     9.622 r  cpu/ram/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     9.622    cpu/vga_display/vdata[2]
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.500    16.888    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[2]/C
                         clock pessimism              0.007    16.895    
                         clock uncertainty           -0.132    16.763    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)        0.031    16.794    cpu/vga_display/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         16.794    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 2.364ns (29.558%)  route 5.634ns (70.442%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.646 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[1]
                         net (fo=3, routed)           0.579     4.225    cpu/vga_display/vaddr_x0__0[6]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.303     4.528 r  cpu/vga_display/vram_reg_0_63_0_2_i_8/O
                         net (fo=144, routed)         2.738     7.266    cpu/ram/vram_reg_320_383_0_2/ADDRB1
    SLICE_X30Y81         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.390 r  cpu/ram/vram_reg_320_383_0_2/RAMB/O
                         net (fo=1, routed)           0.949     8.340    cpu/ram/vram_reg_320_383_0_2_n_1
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.464 r  cpu/ram/vga[1]_i_6/O
                         net (fo=1, routed)           0.000     8.464    cpu/ram/vga[1]_i_6_n_0
    SLICE_X35Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     8.681 r  cpu/ram/vga_reg[1]_i_2/O
                         net (fo=1, routed)           0.627     9.307    cpu/ram/vga_reg[1]_i_2_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.299     9.606 r  cpu/ram/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     9.606    cpu/vga_display/vdata[1]
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.500    16.888    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/C
                         clock pessimism              0.007    16.895    
                         clock uncertainty           -0.132    16.763    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)        0.029    16.792    cpu/vga_display/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         16.792    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 2.275ns (28.478%)  route 5.714ns (71.522%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.883 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.534 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[0]
                         net (fo=3, routed)           0.556     4.091    cpu/vga_display/vaddr_x0__0[5]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.299     4.390 r  cpu/vga_display/vram_reg_0_63_0_2_i_9/O
                         net (fo=144, routed)         2.784     7.174    cpu/ram/vram_reg_320_383_3_5/ADDRB0
    SLICE_X34Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.298 r  cpu/ram/vram_reg_320_383_3_5/RAMB/O
                         net (fo=1, routed)           1.222     8.520    cpu/ram/vram_reg_320_383_3_5_n_1
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.644 r  cpu/ram/vga[4]_i_6/O
                         net (fo=1, routed)           0.000     8.644    cpu/ram/vga[4]_i_6_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     8.889 r  cpu/ram/vga_reg[4]_i_2/O
                         net (fo=1, routed)           0.411     9.299    cpu/ram/vga_reg[4]_i_2_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.298     9.597 r  cpu/ram/vga[4]_i_1/O
                         net (fo=1, routed)           0.000     9.597    cpu/vga_display/vdata[4]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495    16.883    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/C
                         clock pessimism              0.007    16.890    
                         clock uncertainty           -0.132    16.758    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.031    16.789    cpu/vga_display/vga_reg[4]
  -------------------------------------------------------------------
                         required time                         16.789    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.587ns (32.377%)  route 5.403ns (67.623%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 16.890 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.646 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[1]
                         net (fo=3, routed)           0.579     4.225    cpu/vga_display/vaddr_x0__0[6]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.298     4.523 r  cpu/vga_display/vram_reg_0_63_9_11_i_6/O
                         net (fo=48, routed)          2.685     7.208    cpu/ram/vram_reg_64_127_9_11/ADDRA1
    SLICE_X38Y82         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     7.540 r  cpu/ram/vram_reg_64_127_9_11/RAMA/O
                         net (fo=1, routed)           0.812     8.352    cpu/ram/vram_reg_64_127_9_11_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.476 r  cpu/ram/vga[9]_i_5/O
                         net (fo=1, routed)           0.000     8.476    cpu/ram/vga[9]_i_5_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.238     8.714 r  cpu/ram/vga_reg[9]_i_2/O
                         net (fo=1, routed)           0.586     9.301    cpu/ram/vga_reg[9]_i_2_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.298     9.599 r  cpu/ram/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     9.599    cpu/vga_display/vdata[9]
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.502    16.890    cpu/vga_display/clk_out1
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/C
                         clock pessimism              0.007    16.897    
                         clock uncertainty           -0.132    16.765    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.029    16.794    cpu/vga_display/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         16.794    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 2.295ns (28.989%)  route 5.622ns (71.011%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.893 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.551 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[2]
                         net (fo=3, routed)           0.834     4.386    cpu/vga_display/vaddr_x0__0[7]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.302     4.688 r  cpu/vga_display/vram_reg_0_63_0_2_i_7/O
                         net (fo=144, routed)         2.660     7.348    cpu/ram/vram_reg_320_383_6_8/ADDRC2
    SLICE_X30Y83         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.472 r  cpu/ram/vram_reg_320_383_6_8/RAMC/O
                         net (fo=1, routed)           0.800     8.272    cpu/ram/vram_reg_320_383_6_8_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  cpu/ram/vga[8]_i_6/O
                         net (fo=1, routed)           0.000     8.396    cpu/ram/vga[8]_i_6_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     8.641 r  cpu/ram/vga_reg[8]_i_2/O
                         net (fo=1, routed)           0.586     9.227    cpu/ram/vga_reg[8]_i_2_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.298     9.525 r  cpu/ram/vga[8]_i_1/O
                         net (fo=1, routed)           0.000     9.525    cpu/vga_display/vdata[8]
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505    16.893    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/C
                         clock pessimism              0.007    16.900    
                         clock uncertainty           -0.132    16.768    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.031    16.799    cpu/vga_display/vga_reg[8]
  -------------------------------------------------------------------
                         required time                         16.799    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 cpu/vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.883 - 15.385 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.606     1.608    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     2.064 r  cpu/vga_display/x_counter_reg[2]/Q
                         net (fo=4, routed)           0.741     2.805    cpu/vga_display/x_counter[2]
    SLICE_X52Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.312 r  cpu/vga_display/vram_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.312    cpu/vga_display/vram_reg_0_63_0_2_i_30_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.534 r  cpu/vga_display/vram_reg_0_63_0_2_i_25/O[0]
                         net (fo=3, routed)           0.556     4.091    cpu/vga_display/vaddr_x0__0[5]
    SLICE_X51Y78         LUT2 (Prop_lut2_I0_O)        0.299     4.390 r  cpu/vga_display/vram_reg_0_63_0_2_i_9/O
                         net (fo=144, routed)         2.794     7.184    cpu/ram/vram_reg_320_383_3_5/ADDRA0
    SLICE_X34Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.308 r  cpu/ram/vram_reg_320_383_3_5/RAMA/O
                         net (fo=1, routed)           1.156     8.464    cpu/ram/vram_reg_320_383_3_5_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.588 r  cpu/ram/vga[3]_i_6/O
                         net (fo=1, routed)           0.000     8.588    cpu/ram/vga[3]_i_6_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     8.805 r  cpu/ram/vga_reg[3]_i_2/O
                         net (fo=1, routed)           0.299     9.103    cpu/ram/vga_reg[3]_i_2_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.299     9.402 r  cpu/ram/vga[3]_i_1/O
                         net (fo=1, routed)           0.000     9.402    cpu/vga_display/vdata[3]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683    17.068    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495    16.883    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[3]/C
                         clock pessimism              0.007    16.890    
                         clock uncertainty           -0.132    16.758    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.029    16.787    cpu/vga_display/vga_reg[3]
  -------------------------------------------------------------------
                         required time                         16.787    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  7.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.288ns (67.685%)  route 0.138ns (32.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.980 r  cpu/vga_display/x_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.980    cpu/vga_display/p_1_in[1]
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.819     0.821    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[1]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105     0.921    cpu/vga_display/x_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.308ns (69.136%)  route 0.138ns (30.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.000 r  cpu/vga_display/x_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.000    cpu/vga_display/p_1_in[3]
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.819     0.821    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[3]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105     0.921    cpu/vga_display/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.316ns (69.680%)  route 0.138ns (30.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.008 r  cpu/vga_display/x_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.008    cpu/vga_display/p_1_in[2]
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.819     0.821    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[2]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105     0.921    cpu/vga_display/x_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.330ns (70.588%)  route 0.138ns (29.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.022 r  cpu/vga_display/x_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.022    cpu/vga_display/p_1_in[4]
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.819     0.821    cpu/vga_display/clk_out1
    SLICE_X53Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[4]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105     0.921    cpu/vga_display/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.368ns (72.799%)  route 0.138ns (27.201%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.006 r  cpu/vga_display/x_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    cpu/vga_display/x_counter_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.060 r  cpu/vga_display/x_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.060    cpu/vga_display/p_1_in[5]
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.820     0.822    cpu/vga_display/clk_out1
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[5]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     0.922    cpu/vga_display/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.379ns (73.378%)  route 0.138ns (26.622%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.006 r  cpu/vga_display/x_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    cpu/vga_display/x_counter_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.071 r  cpu/vga_display/x_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    cpu/vga_display/p_1_in[7]
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.820     0.822    cpu/vga_display/clk_out1
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[7]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     0.922    cpu/vga_display/x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.404ns (74.607%)  route 0.138ns (25.393%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.006 r  cpu/vga_display/x_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    cpu/vga_display/x_counter_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.096 r  cpu/vga_display/x_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.096    cpu/vga_display/p_1_in[6]
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.820     0.822    cpu/vga_display/clk_out1
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[6]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     0.922    cpu/vga_display/x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.404ns (74.607%)  route 0.138ns (25.393%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.006 r  cpu/vga_display/x_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    cpu/vga_display/x_counter_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.096 r  cpu/vga_display/x_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.096    cpu/vga_display/p_1_in[8]
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.820     0.822    cpu/vga_display/clk_out1
    SLICE_X53Y78         FDRE                                         r  cpu/vga_display/x_counter_reg[8]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     0.922    cpu/vga_display/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.407ns (74.747%)  route 0.138ns (25.253%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.006 r  cpu/vga_display/x_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    cpu/vga_display/x_counter_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  cpu/vga_display/x_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    cpu/vga_display/x_counter_reg[8]_i_1_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.099 r  cpu/vga_display/x_counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.099    cpu/vga_display/p_1_in[9]
    SLICE_X53Y79         FDRE                                         r  cpu/vga_display/x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.821     0.823    cpu/vga_display/clk_out1
    SLICE_X53Y79         FDRE                                         r  cpu/vga_display/x_counter_reg[9]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.105     0.923    cpu/vga_display/x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cpu/vga_display/x_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.418ns (75.247%)  route 0.138ns (24.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.553     0.555    cpu/vga_display/clk_out1
    SLICE_X51Y77         FDRE                                         r  cpu/vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  cpu/vga_display/x_counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.833    cpu/vga_display/x_counter[0]
    SLICE_X53Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.006 r  cpu/vga_display/x_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    cpu/vga_display/x_counter_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  cpu/vga_display/x_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    cpu/vga_display/x_counter_reg[8]_i_1_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.110 r  cpu/vga_display/x_counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.110    cpu/vga_display/p_1_in[11]
    SLICE_X53Y79         FDRE                                         r  cpu/vga_display/x_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.821     0.823    cpu/vga_display/clk_out1
    SLICE_X53Y79         FDRE                                         r  cpu/vga_display/x_counter_reg[11]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.105     0.923    cpu/vga_display/x_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    cpu/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X49Y79     cpu/vga_display/h_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X48Y79     cpu/vga_display/h_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X48Y85     cpu/vga_display/v_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X48Y90     cpu/vga_display/v_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y80     cpu/vga_display/vga_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y82     cpu/vga_display/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y82     cpu/vga_display/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X47Y81     cpu/vga_display/vga_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y79     cpu/vga_display/h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y79     cpu/vga_display/h_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y79     cpu/vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y79     cpu/vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y85     cpu/vga_display/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y85     cpu/vga_display/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y90     cpu/vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y90     cpu/vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y80     cpu/vga_display/vga_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y80     cpu/vga_display/vga_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y79     cpu/vga_display/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y79     cpu/vga_display/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y79     cpu/vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y79     cpu/vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y85     cpu/vga_display/v_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y85     cpu/vga_display/v_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y90     cpu/vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y90     cpu/vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y80     cpu/vga_display/vga_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y80     cpu/vga_display/vga_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    cpu/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2612 Endpoints
Min Delay          2612 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        148.089ns  (logic 61.841ns (41.759%)  route 86.248ns (58.241%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 f  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 f  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 f  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 r  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 f  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836   140.391    led_counter/LedSplitData[0]
    SLICE_X48Y66         LUT4 (Prop_lut4_I3_O)        0.152   140.543 r  led_counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.850   144.394    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695   148.089 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000   148.089    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        147.909ns  (logic 61.668ns (41.693%)  route 86.241ns (58.307%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 f  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 r  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.606   140.161    led_counter/LedSplitData[0]
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.124   140.285 r  led_counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.073   144.358    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   147.909 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000   147.909    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        147.666ns  (logic 61.655ns (41.753%)  route 86.010ns (58.247%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 f  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 r  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009   140.564    led_counter/LedSplitData[0]
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.124   140.688 r  led_counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.440   144.128    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537   147.665 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000   147.665    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        147.280ns  (logic 61.695ns (41.889%)  route 85.585ns (58.111%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 f  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 r  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836   140.391    led_counter/LedSplitData[0]
    SLICE_X48Y66         LUT4 (Prop_lut4_I1_O)        0.124   140.515 r  led_counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188   143.703    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577   147.280 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000   147.280    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        147.237ns  (logic 61.673ns (41.887%)  route 85.564ns (58.113%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 f  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 r  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829   140.384    led_counter/LedSplitData[0]
    SLICE_X48Y66         LUT4 (Prop_lut4_I1_O)        0.124   140.508 r  led_counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.173   143.681    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   147.237 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000   147.237    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        147.011ns  (logic 61.879ns (42.092%)  route 85.131ns (57.908%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 f  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 r  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.606   140.161    led_counter/LedSplitData[0]
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.150   140.311 r  led_counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.964   143.275    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736   147.010 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000   147.010    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        146.964ns  (logic 61.915ns (42.129%)  route 85.049ns (57.871%))
  Logic Levels:           325  (CARRY4=284 FDRE=1 LUT3=31 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           1.558   138.316    cpu/register_PC/D[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.297   138.613 f  cpu/register_PC/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.818   139.431    led_counter/SEG_OBUF[0]_inst_i_1_7
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124   139.555 r  led_counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829   140.384    led_counter/LedSplitData[0]
    SLICE_X48Y66         LUT4 (Prop_lut4_I3_O)        0.152   140.536 r  led_counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.658   143.195    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769   146.963 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000   146.963    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        137.736ns  (logic 57.573ns (41.800%)  route 80.163ns (58.200%))
  Logic Levels:           321  (CARRY4=284 FDRE=1 LUT3=31 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           0.978   137.735    cpu/regfile/D[0]
    SLICE_X46Y60         FDRE                                         r  cpu/regfile/registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        137.585ns  (logic 57.573ns (41.845%)  route 80.012ns (58.155%))
  Logic Levels:           321  (CARRY4=284 FDRE=1 LUT3=31 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           0.827   137.585    cpu/regfile/D[0]
    SLICE_X46Y59         FDRE                                         r  cpu/regfile/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/register_PC/reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/regfile/registers_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        137.585ns  (logic 57.573ns (41.845%)  route 80.012ns (58.155%))
  Logic Levels:           321  (CARRY4=284 FDRE=1 LUT3=31 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE                         0.000     0.000 r  cpu/register_PC/reg_data_reg[4]/C
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/register_PC/reg_data_reg[4]/Q
                         net (fo=122, routed)         2.798     3.254    cpu/register_PC/PC[3]
    SLICE_X51Y72         LUT5 (Prop_lut5_I2_O)        0.124     3.378 f  cpu/register_PC/vram_reg_0_63_0_2_i_28/O
                         net (fo=65, routed)          4.753     8.131    cpu/register_PC/reg_data_reg[6]_1
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.255 f  cpu/register_PC/SEG_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.665     8.920    cpu/register_PC/SEG_OBUF[6]_inst_i_133_n_0
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.044 f  cpu/register_PC/SEG_OBUF[6]_inst_i_93/O
                         net (fo=3, routed)           2.383    11.427    cpu/alu/MDin[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  cpu/alu/registers[5][31]_i_68/O
                         net (fo=1, routed)           0.000    11.551    cpu/alu/registers[5][31]_i_68_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.101 r  cpu/alu/registers_reg[5][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.101    cpu/alu/registers_reg[5][31]_i_60_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  cpu/alu/registers_reg[5][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.215    cpu/alu/registers_reg[5][31]_i_46_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  cpu/alu/registers_reg[5][31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.329    cpu/alu/registers_reg[5][31]_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  cpu/alu/registers_reg[5][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.443    cpu/alu/registers_reg[5][31]_i_15_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.714 r  cpu/alu/registers_reg[5][31]_i_5/CO[0]
                         net (fo=36, routed)          2.303    15.017    cpu/alu/data4[31]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.373    15.390 r  cpu/alu/registers[5][30]_i_55/O
                         net (fo=1, routed)           0.000    15.390    cpu/alu/registers[5][30]_i_55_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.940 r  cpu/alu/registers_reg[5][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.940    cpu/alu/registers_reg[5][30]_i_48_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  cpu/alu/registers_reg[5][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.054    cpu/alu/registers_reg[5][30]_i_43_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  cpu/alu/registers_reg[5][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.168    cpu/alu/registers_reg[5][30]_i_38_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  cpu/alu/registers_reg[5][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.291    cpu/alu/registers_reg[5][30]_i_33_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.405 r  cpu/alu/registers_reg[5][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.405    cpu/alu/registers_reg[5][30]_i_28_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.519 r  cpu/alu/registers_reg[5][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.519    cpu/alu/registers_reg[5][30]_i_19_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.633 r  cpu/alu/registers_reg[5][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.633    cpu/alu/registers_reg[5][30]_i_9_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.747 r  cpu/alu/registers_reg[5][30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.747    cpu/alu/registers_reg[5][30]_i_4_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.904 r  cpu/alu/registers_reg[5][30]_i_2/CO[1]
                         net (fo=36, routed)          2.140    19.044    cpu/alu/data4[30]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  cpu/alu/registers[5][29]_i_53/O
                         net (fo=1, routed)           0.000    19.373    cpu/alu/registers[5][29]_i_53_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.906 r  cpu/alu/registers_reg[5][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.906    cpu/alu/registers_reg[5][29]_i_46_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  cpu/alu/registers_reg[5][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.023    cpu/alu/registers_reg[5][29]_i_41_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  cpu/alu/registers_reg[5][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.140    cpu/alu/registers_reg[5][29]_i_36_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  cpu/alu/registers_reg[5][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.266    cpu/alu/registers_reg[5][29]_i_31_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.383 r  cpu/alu/registers_reg[5][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.383    cpu/alu/registers_reg[5][29]_i_26_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.500 r  cpu/alu/registers_reg[5][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.500    cpu/alu/registers_reg[5][29]_i_18_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.617 r  cpu/alu/registers_reg[5][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.617    cpu/alu/registers_reg[5][29]_i_9_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.734 r  cpu/alu/registers_reg[5][29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.734    cpu/alu/registers_reg[5][29]_i_4_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.891 r  cpu/alu/registers_reg[5][29]_i_2/CO[1]
                         net (fo=36, routed)          2.423    23.314    cpu/alu/data4[29]
    SLICE_X45Y71         LUT3 (Prop_lut3_I0_O)        0.332    23.646 r  cpu/alu/registers[5][28]_i_48/O
                         net (fo=1, routed)           0.000    23.646    cpu/alu/registers[5][28]_i_48_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.047 r  cpu/alu/registers_reg[5][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.047    cpu/alu/registers_reg[5][28]_i_43_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.161 r  cpu/alu/registers_reg[5][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.161    cpu/alu/registers_reg[5][28]_i_38_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.275 r  cpu/alu/registers_reg[5][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.275    cpu/alu/registers_reg[5][28]_i_33_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.389 r  cpu/alu/registers_reg[5][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    24.398    cpu/alu/registers_reg[5][28]_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  cpu/alu/registers_reg[5][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.512    cpu/alu/registers_reg[5][28]_i_23_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.626 r  cpu/alu/registers_reg[5][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.626    cpu/alu/registers_reg[5][28]_i_17_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.740 r  cpu/alu/registers_reg[5][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.740    cpu/alu/registers_reg[5][28]_i_9_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.854 r  cpu/alu/registers_reg[5][28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.854    cpu/alu/registers_reg[5][28]_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.011 r  cpu/alu/registers_reg[5][28]_i_2/CO[1]
                         net (fo=36, routed)          1.966    26.977    cpu/alu/data4[28]
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  cpu/alu/registers[5][27]_i_66/O
                         net (fo=1, routed)           0.000    27.306    cpu/alu/registers[5][27]_i_66_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  cpu/alu/registers_reg[5][27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.856    cpu/alu/registers_reg[5][27]_i_59_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  cpu/alu/registers_reg[5][27]_i_54/CO[3]
                         net (fo=1, routed)           0.009    27.979    cpu/alu/registers_reg[5][27]_i_54_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.093 r  cpu/alu/registers_reg[5][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.093    cpu/alu/registers_reg[5][27]_i_49_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.207 r  cpu/alu/registers_reg[5][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.207    cpu/alu/registers_reg[5][27]_i_44_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.321 r  cpu/alu/registers_reg[5][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.321    cpu/alu/registers_reg[5][27]_i_39_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.435 r  cpu/alu/registers_reg[5][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.435    cpu/alu/registers_reg[5][27]_i_34_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.549 r  cpu/alu/registers_reg[5][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.549    cpu/alu/registers_reg[5][27]_i_26_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.663 r  cpu/alu/registers_reg[5][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.663    cpu/alu/registers_reg[5][27]_i_13_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.820 r  cpu/alu/registers_reg[5][27]_i_3/CO[1]
                         net (fo=36, routed)          2.412    31.232    cpu/alu/data4[27]
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.329    31.561 r  cpu/alu/registers[5][26]_i_49/O
                         net (fo=1, routed)           0.000    31.561    cpu/alu/registers[5][26]_i_49_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.111 r  cpu/alu/registers_reg[5][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    32.111    cpu/alu/registers_reg[5][26]_i_42_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  cpu/alu/registers_reg[5][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.225    cpu/alu/registers_reg[5][26]_i_37_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.339 r  cpu/alu/registers_reg[5][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.348    cpu/alu/registers_reg[5][26]_i_32_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  cpu/alu/registers_reg[5][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.462    cpu/alu/registers_reg[5][26]_i_27_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  cpu/alu/registers_reg[5][26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.576    cpu/alu/registers_reg[5][26]_i_22_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  cpu/alu/registers_reg[5][26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.690    cpu/alu/registers_reg[5][26]_i_17_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  cpu/alu/registers_reg[5][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.804    cpu/alu/registers_reg[5][26]_i_9_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  cpu/alu/registers_reg[5][26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.918    cpu/alu/registers_reg[5][26]_i_4_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.075 r  cpu/alu/registers_reg[5][26]_i_2/CO[1]
                         net (fo=36, routed)          1.908    34.982    cpu/alu/data4[26]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    35.311 r  cpu/alu/registers[5][25]_i_50/O
                         net (fo=1, routed)           0.000    35.311    cpu/alu/registers[5][25]_i_50_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.861 r  cpu/alu/registers_reg[5][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.861    cpu/alu/registers_reg[5][25]_i_43_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.975 r  cpu/alu/registers_reg[5][25]_i_38/CO[3]
                         net (fo=1, routed)           0.009    35.984    cpu/alu/registers_reg[5][25]_i_38_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  cpu/alu/registers_reg[5][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.098    cpu/alu/registers_reg[5][25]_i_33_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.212 r  cpu/alu/registers_reg[5][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.212    cpu/alu/registers_reg[5][25]_i_28_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.326 r  cpu/alu/registers_reg[5][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.326    cpu/alu/registers_reg[5][25]_i_23_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.440 r  cpu/alu/registers_reg[5][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu/alu/registers_reg[5][25]_i_18_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.554 r  cpu/alu/registers_reg[5][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.554    cpu/alu/registers_reg[5][25]_i_9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.668 r  cpu/alu/registers_reg[5][25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.668    cpu/alu/registers_reg[5][25]_i_4_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.825 r  cpu/alu/registers_reg[5][25]_i_2/CO[1]
                         net (fo=36, routed)          1.699    38.524    cpu/alu/data4[25]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    38.853 r  cpu/alu/registers[5][24]_i_47/O
                         net (fo=1, routed)           0.000    38.853    cpu/alu/registers[5][24]_i_47_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.254 r  cpu/alu/registers_reg[5][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.254    cpu/alu/registers_reg[5][24]_i_42_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.368 r  cpu/alu/registers_reg[5][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.368    cpu/alu/registers_reg[5][24]_i_37_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.482 r  cpu/alu/registers_reg[5][24]_i_32/CO[3]
                         net (fo=1, routed)           0.009    39.491    cpu/alu/registers_reg[5][24]_i_32_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.605 r  cpu/alu/registers_reg[5][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.605    cpu/alu/registers_reg[5][24]_i_27_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.719 r  cpu/alu/registers_reg[5][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.719    cpu/alu/registers_reg[5][24]_i_22_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.833 r  cpu/alu/registers_reg[5][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.833    cpu/alu/registers_reg[5][24]_i_17_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.947 r  cpu/alu/registers_reg[5][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.947    cpu/alu/registers_reg[5][24]_i_9_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.061 r  cpu/alu/registers_reg[5][24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.061    cpu/alu/registers_reg[5][24]_i_4_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.218 r  cpu/alu/registers_reg[5][24]_i_2/CO[1]
                         net (fo=36, routed)          2.443    42.661    cpu/alu/data4[24]
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.329    42.990 r  cpu/alu/registers[5][23]_i_67/O
                         net (fo=1, routed)           0.000    42.990    cpu/alu/registers[5][23]_i_67_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.391 r  cpu/alu/registers_reg[5][23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    43.391    cpu/alu/registers_reg[5][23]_i_62_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.505 r  cpu/alu/registers_reg[5][23]_i_57/CO[3]
                         net (fo=1, routed)           0.000    43.505    cpu/alu/registers_reg[5][23]_i_57_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.619 r  cpu/alu/registers_reg[5][23]_i_52/CO[3]
                         net (fo=1, routed)           0.009    43.628    cpu/alu/registers_reg[5][23]_i_52_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.742 r  cpu/alu/registers_reg[5][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.742    cpu/alu/registers_reg[5][23]_i_47_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.856 r  cpu/alu/registers_reg[5][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.856    cpu/alu/registers_reg[5][23]_i_42_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.970 r  cpu/alu/registers_reg[5][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.970    cpu/alu/registers_reg[5][23]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.084 r  cpu/alu/registers_reg[5][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.084    cpu/alu/registers_reg[5][23]_i_30_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.198 r  cpu/alu/registers_reg[5][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.198    cpu/alu/registers_reg[5][23]_i_13_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.355 r  cpu/alu/registers_reg[5][23]_i_3/CO[1]
                         net (fo=36, routed)          2.273    46.628    cpu/alu/data4[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.329    46.957 r  cpu/alu/registers[5][22]_i_49/O
                         net (fo=1, routed)           0.000    46.957    cpu/alu/registers[5][22]_i_49_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.507 r  cpu/alu/registers_reg[5][22]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.507    cpu/alu/registers_reg[5][22]_i_42_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.621 r  cpu/alu/registers_reg[5][22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.621    cpu/alu/registers_reg[5][22]_i_37_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.735 r  cpu/alu/registers_reg[5][22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.735    cpu/alu/registers_reg[5][22]_i_32_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.849 r  cpu/alu/registers_reg[5][22]_i_27/CO[3]
                         net (fo=1, routed)           0.009    47.858    cpu/alu/registers_reg[5][22]_i_27_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.972 r  cpu/alu/registers_reg[5][22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.972    cpu/alu/registers_reg[5][22]_i_22_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  cpu/alu/registers_reg[5][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.086    cpu/alu/registers_reg[5][22]_i_17_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.200 r  cpu/alu/registers_reg[5][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.200    cpu/alu/registers_reg[5][22]_i_9_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.314 r  cpu/alu/registers_reg[5][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.314    cpu/alu/registers_reg[5][22]_i_4_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.471 r  cpu/alu/registers_reg[5][22]_i_2/CO[1]
                         net (fo=36, routed)          2.260    50.731    cpu/alu/data4[22]
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.329    51.060 r  cpu/alu/registers[5][21]_i_47/O
                         net (fo=1, routed)           0.000    51.060    cpu/alu/registers[5][21]_i_47_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.610 r  cpu/alu/registers_reg[5][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.610    cpu/alu/registers_reg[5][21]_i_40_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.724 r  cpu/alu/registers_reg[5][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.724    cpu/alu/registers_reg[5][21]_i_35_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  cpu/alu/registers_reg[5][21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.838    cpu/alu/registers_reg[5][21]_i_30_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  cpu/alu/registers_reg[5][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.952    cpu/alu/registers_reg[5][21]_i_25_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  cpu/alu/registers_reg[5][21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    52.075    cpu/alu/registers_reg[5][21]_i_20_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.189 r  cpu/alu/registers_reg[5][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.189    cpu/alu/registers_reg[5][21]_i_15_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.303 r  cpu/alu/registers_reg[5][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.303    cpu/alu/registers_reg[5][21]_i_9_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  cpu/alu/registers_reg[5][21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.417    cpu/alu/registers_reg[5][21]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.574 r  cpu/alu/registers_reg[5][21]_i_2/CO[1]
                         net (fo=36, routed)          2.615    55.189    cpu/alu/data4[21]
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.329    55.518 r  cpu/alu/registers[5][20]_i_46/O
                         net (fo=1, routed)           0.000    55.518    cpu/alu/registers[5][20]_i_46_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.916 r  cpu/alu/registers_reg[5][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.916    cpu/alu/registers_reg[5][20]_i_40_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  cpu/alu/registers_reg[5][20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.030    cpu/alu/registers_reg[5][20]_i_35_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.144 r  cpu/alu/registers_reg[5][20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.144    cpu/alu/registers_reg[5][20]_i_30_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.257 r  cpu/alu/registers_reg[5][20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.257    cpu/alu/registers_reg[5][20]_i_25_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.371 r  cpu/alu/registers_reg[5][20]_i_20/CO[3]
                         net (fo=1, routed)           0.009    56.381    cpu/alu/registers_reg[5][20]_i_20_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  cpu/alu/registers_reg[5][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.495    cpu/alu/registers_reg[5][20]_i_15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  cpu/alu/registers_reg[5][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.609    cpu/alu/registers_reg[5][20]_i_9_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  cpu/alu/registers_reg[5][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.723    cpu/alu/registers_reg[5][20]_i_4_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  cpu/alu/registers_reg[5][20]_i_2/CO[1]
                         net (fo=36, routed)          2.586    59.466    cpu/alu/data4[20]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.329    59.795 r  cpu/alu/registers[5][19]_i_67/O
                         net (fo=1, routed)           0.000    59.795    cpu/alu/registers[5][19]_i_67_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.193 r  cpu/alu/registers_reg[5][19]_i_61/CO[3]
                         net (fo=1, routed)           0.000    60.193    cpu/alu/registers_reg[5][19]_i_61_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  cpu/alu/registers_reg[5][19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    60.307    cpu/alu/registers_reg[5][19]_i_56_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  cpu/alu/registers_reg[5][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.421    cpu/alu/registers_reg[5][19]_i_51_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  cpu/alu/registers_reg[5][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.535    cpu/alu/registers_reg[5][19]_i_46_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  cpu/alu/registers_reg[5][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.649    cpu/alu/registers_reg[5][19]_i_41_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  cpu/alu/registers_reg[5][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.763    cpu/alu/registers_reg[5][19]_i_36_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  cpu/alu/registers_reg[5][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    60.886    cpu/alu/registers_reg[5][19]_i_30_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.000 r  cpu/alu/registers_reg[5][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.000    cpu/alu/registers_reg[5][19]_i_13_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.157 r  cpu/alu/registers_reg[5][19]_i_3/CO[1]
                         net (fo=36, routed)          2.285    63.441    cpu/alu/data4[19]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  cpu/alu/registers[5][18]_i_46/O
                         net (fo=1, routed)           0.000    63.770    cpu/alu/registers[5][18]_i_46_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.171 r  cpu/alu/registers_reg[5][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.171    cpu/alu/registers_reg[5][18]_i_41_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.285 r  cpu/alu/registers_reg[5][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.285    cpu/alu/registers_reg[5][18]_i_36_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.399 r  cpu/alu/registers_reg[5][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.399    cpu/alu/registers_reg[5][18]_i_31_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.513 r  cpu/alu/registers_reg[5][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.513    cpu/alu/registers_reg[5][18]_i_26_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.627 r  cpu/alu/registers_reg[5][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.627    cpu/alu/registers_reg[5][18]_i_21_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.741 r  cpu/alu/registers_reg[5][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.741    cpu/alu/registers_reg[5][18]_i_16_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.855 r  cpu/alu/registers_reg[5][18]_i_9/CO[3]
                         net (fo=1, routed)           0.009    64.864    cpu/alu/registers_reg[5][18]_i_9_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  cpu/alu/registers_reg[5][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.978    cpu/alu/registers_reg[5][18]_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.135 r  cpu/alu/registers_reg[5][18]_i_2/CO[1]
                         net (fo=36, routed)          2.130    67.265    cpu/alu/data4[18]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    67.594 r  cpu/alu/registers[5][17]_i_47/O
                         net (fo=1, routed)           0.000    67.594    cpu/alu/registers[5][17]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.127 r  cpu/alu/registers_reg[5][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.127    cpu/alu/registers_reg[5][17]_i_40_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.244 r  cpu/alu/registers_reg[5][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.244    cpu/alu/registers_reg[5][17]_i_35_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.361 r  cpu/alu/registers_reg[5][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.361    cpu/alu/registers_reg[5][17]_i_30_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.478 r  cpu/alu/registers_reg[5][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.478    cpu/alu/registers_reg[5][17]_i_25_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.595 r  cpu/alu/registers_reg[5][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.595    cpu/alu/registers_reg[5][17]_i_20_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.712 r  cpu/alu/registers_reg[5][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.712    cpu/alu/registers_reg[5][17]_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.829 r  cpu/alu/registers_reg[5][17]_i_9/CO[3]
                         net (fo=1, routed)           0.009    68.838    cpu/alu/registers_reg[5][17]_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  cpu/alu/registers_reg[5][17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.955    cpu/alu/registers_reg[5][17]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.112 r  cpu/alu/registers_reg[5][17]_i_2/CO[1]
                         net (fo=36, routed)          2.298    71.410    cpu/alu/data4[17]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.332    71.742 r  cpu/alu/registers[5][16]_i_48/O
                         net (fo=1, routed)           0.000    71.742    cpu/alu/registers[5][16]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.292 r  cpu/alu/registers_reg[5][16]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.292    cpu/alu/registers_reg[5][16]_i_41_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.406 r  cpu/alu/registers_reg[5][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.406    cpu/alu/registers_reg[5][16]_i_36_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.520 r  cpu/alu/registers_reg[5][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.520    cpu/alu/registers_reg[5][16]_i_31_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.634 r  cpu/alu/registers_reg[5][16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.634    cpu/alu/registers_reg[5][16]_i_26_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.748 r  cpu/alu/registers_reg[5][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.748    cpu/alu/registers_reg[5][16]_i_21_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.862 r  cpu/alu/registers_reg[5][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.862    cpu/alu/registers_reg[5][16]_i_16_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.976 r  cpu/alu/registers_reg[5][16]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.985    cpu/alu/registers_reg[5][16]_i_9_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.099 r  cpu/alu/registers_reg[5][16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.099    cpu/alu/registers_reg[5][16]_i_4_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.256 r  cpu/alu/registers_reg[5][16]_i_2/CO[1]
                         net (fo=36, routed)          2.106    75.362    cpu/alu/data4[16]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.329    75.691 r  cpu/alu/registers[5][15]_i_69/O
                         net (fo=1, routed)           0.000    75.691    cpu/alu/registers[5][15]_i_69_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.241 r  cpu/alu/registers_reg[5][15]_i_62/CO[3]
                         net (fo=1, routed)           0.000    76.241    cpu/alu/registers_reg[5][15]_i_62_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.355 r  cpu/alu/registers_reg[5][15]_i_57/CO[3]
                         net (fo=1, routed)           0.000    76.355    cpu/alu/registers_reg[5][15]_i_57_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.469 r  cpu/alu/registers_reg[5][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.469    cpu/alu/registers_reg[5][15]_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.583 r  cpu/alu/registers_reg[5][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu/alu/registers_reg[5][15]_i_47_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.697 r  cpu/alu/registers_reg[5][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.697    cpu/alu/registers_reg[5][15]_i_42_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.811 r  cpu/alu/registers_reg[5][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    76.811    cpu/alu/registers_reg[5][15]_i_37_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.925 r  cpu/alu/registers_reg[5][15]_i_30/CO[3]
                         net (fo=1, routed)           0.009    76.934    cpu/alu/registers_reg[5][15]_i_30_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  cpu/alu/registers_reg[5][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.048    cpu/alu/registers_reg[5][15]_i_13_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  cpu/alu/registers_reg[5][15]_i_3/CO[1]
                         net (fo=36, routed)          1.969    79.174    cpu/alu/data4[15]
    SLICE_X38Y64         LUT3 (Prop_lut3_I0_O)        0.329    79.503 r  cpu/alu/registers[5][14]_i_49/O
                         net (fo=1, routed)           0.000    79.503    cpu/alu/registers[5][14]_i_49_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.036 r  cpu/alu/registers_reg[5][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.036    cpu/alu/registers_reg[5][14]_i_42_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.153 r  cpu/alu/registers_reg[5][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.153    cpu/alu/registers_reg[5][14]_i_37_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.270 r  cpu/alu/registers_reg[5][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.270    cpu/alu/registers_reg[5][14]_i_32_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.387 r  cpu/alu/registers_reg[5][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.387    cpu/alu/registers_reg[5][14]_i_27_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.504 r  cpu/alu/registers_reg[5][14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.504    cpu/alu/registers_reg[5][14]_i_22_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.621 r  cpu/alu/registers_reg[5][14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    80.621    cpu/alu/registers_reg[5][14]_i_16_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.738 r  cpu/alu/registers_reg[5][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.738    cpu/alu/registers_reg[5][14]_i_9_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.855 r  cpu/alu/registers_reg[5][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.855    cpu/alu/registers_reg[5][14]_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.012 r  cpu/alu/registers_reg[5][14]_i_2/CO[1]
                         net (fo=36, routed)          2.356    83.367    cpu/alu/data4[14]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.332    83.699 r  cpu/alu/registers[5][13]_i_45/O
                         net (fo=1, routed)           0.000    83.699    cpu/alu/registers[5][13]_i_45_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.097 r  cpu/alu/registers_reg[5][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.097    cpu/alu/registers_reg[5][13]_i_39_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.211 r  cpu/alu/registers_reg[5][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.211    cpu/alu/registers_reg[5][13]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.325 r  cpu/alu/registers_reg[5][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.325    cpu/alu/registers_reg[5][13]_i_29_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.439 r  cpu/alu/registers_reg[5][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.439    cpu/alu/registers_reg[5][13]_i_24_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.553 r  cpu/alu/registers_reg[5][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.553    cpu/alu/registers_reg[5][13]_i_19_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.667 r  cpu/alu/registers_reg[5][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.667    cpu/alu/registers_reg[5][13]_i_14_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.781 r  cpu/alu/registers_reg[5][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.781    cpu/alu/registers_reg[5][13]_i_9_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  cpu/alu/registers_reg[5][13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.895    cpu/alu/registers_reg[5][13]_i_4_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.052 r  cpu/alu/registers_reg[5][13]_i_2/CO[1]
                         net (fo=36, routed)          2.059    87.112    cpu/alu/data4[13]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.329    87.441 r  cpu/alu/registers[5][12]_i_55/O
                         net (fo=1, routed)           0.000    87.441    cpu/alu/registers[5][12]_i_55_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.842 r  cpu/alu/registers_reg[5][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    87.842    cpu/alu/registers_reg[5][12]_i_50_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.956 r  cpu/alu/registers_reg[5][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    87.956    cpu/alu/registers_reg[5][12]_i_45_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.070 r  cpu/alu/registers_reg[5][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    88.070    cpu/alu/registers_reg[5][12]_i_40_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.184 r  cpu/alu/registers_reg[5][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    88.184    cpu/alu/registers_reg[5][12]_i_35_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.298 r  cpu/alu/registers_reg[5][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.298    cpu/alu/registers_reg[5][12]_i_30_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.412 r  cpu/alu/registers_reg[5][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.412    cpu/alu/registers_reg[5][12]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.526 r  cpu/alu/registers_reg[5][12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.526    cpu/alu/registers_reg[5][12]_i_20_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.640 r  cpu/alu/registers_reg[5][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.640    cpu/alu/registers_reg[5][12]_i_12_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.797 r  cpu/alu/registers_reg[5][12]_i_4/CO[1]
                         net (fo=36, routed)          1.980    90.776    cpu/alu/data4[12]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.576 r  cpu/alu/registers_reg[5][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    91.576    cpu/alu/registers_reg[5][11]_i_78_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.693 r  cpu/alu/registers_reg[5][11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.693    cpu/alu/registers_reg[5][11]_i_73_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.810 r  cpu/alu/registers_reg[5][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.810    cpu/alu/registers_reg[5][11]_i_68_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.927 r  cpu/alu/registers_reg[5][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    91.927    cpu/alu/registers_reg[5][11]_i_63_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.044 r  cpu/alu/registers_reg[5][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.044    cpu/alu/registers_reg[5][11]_i_58_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.161 r  cpu/alu/registers_reg[5][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    92.161    cpu/alu/registers_reg[5][11]_i_53_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.278 r  cpu/alu/registers_reg[5][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.278    cpu/alu/registers_reg[5][11]_i_48_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.395 r  cpu/alu/registers_reg[5][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.395    cpu/alu/registers_reg[5][11]_i_22_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.552 r  cpu/alu/registers_reg[5][11]_i_5/CO[1]
                         net (fo=36, routed)          1.622    94.175    cpu/alu/data4[11]
    SLICE_X44Y62         LUT3 (Prop_lut3_I0_O)        0.332    94.507 r  cpu/alu/registers[5][10]_i_61/O
                         net (fo=1, routed)           0.000    94.507    cpu/alu/registers[5][10]_i_61_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.057 r  cpu/alu/registers_reg[5][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.057    cpu/alu/registers_reg[5][10]_i_54_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.171 r  cpu/alu/registers_reg[5][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.171    cpu/alu/registers_reg[5][10]_i_49_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.285 r  cpu/alu/registers_reg[5][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.285    cpu/alu/registers_reg[5][10]_i_44_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.399 r  cpu/alu/registers_reg[5][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.399    cpu/alu/registers_reg[5][10]_i_39_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.513 r  cpu/alu/registers_reg[5][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.513    cpu/alu/registers_reg[5][10]_i_34_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.627 r  cpu/alu/registers_reg[5][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.627    cpu/alu/registers_reg[5][10]_i_29_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.741 r  cpu/alu/registers_reg[5][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.741    cpu/alu/registers_reg[5][10]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.855 r  cpu/alu/registers_reg[5][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.855    cpu/alu/registers_reg[5][10]_i_10_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.012 r  cpu/alu/registers_reg[5][10]_i_4/CO[1]
                         net (fo=36, routed)          2.217    98.229    cpu/alu/data4[10]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.329    98.558 r  cpu/alu/registers[5][9]_i_49/O
                         net (fo=1, routed)           0.000    98.558    cpu/alu/registers[5][9]_i_49_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.956 r  cpu/alu/registers_reg[5][9]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.956    cpu/alu/registers_reg[5][9]_i_43_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.070 r  cpu/alu/registers_reg[5][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.070    cpu/alu/registers_reg[5][9]_i_38_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.184 r  cpu/alu/registers_reg[5][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.184    cpu/alu/registers_reg[5][9]_i_33_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.298 r  cpu/alu/registers_reg[5][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.298    cpu/alu/registers_reg[5][9]_i_28_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.412 r  cpu/alu/registers_reg[5][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.412    cpu/alu/registers_reg[5][9]_i_23_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.526 r  cpu/alu/registers_reg[5][9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.526    cpu/alu/registers_reg[5][9]_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.640 r  cpu/alu/registers_reg[5][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.640    cpu/alu/registers_reg[5][9]_i_10_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.754 r  cpu/alu/registers_reg[5][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    99.754    cpu/alu/registers_reg[5][9]_i_4_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.911 r  cpu/alu/registers_reg[5][9]_i_2/CO[1]
                         net (fo=36, routed)          2.250   102.161    cpu/alu/data4[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.329   102.490 r  cpu/alu/registers[5][8]_i_47/O
                         net (fo=1, routed)           0.000   102.490    cpu/alu/registers[5][8]_i_47_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   102.870 r  cpu/alu/registers_reg[5][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000   102.870    cpu/alu/registers_reg[5][8]_i_41_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.987 r  cpu/alu/registers_reg[5][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.987    cpu/alu/registers_reg[5][8]_i_36_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.104 r  cpu/alu/registers_reg[5][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.104    cpu/alu/registers_reg[5][8]_i_31_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.221 r  cpu/alu/registers_reg[5][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000   103.221    cpu/alu/registers_reg[5][8]_i_26_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.338 r  cpu/alu/registers_reg[5][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.338    cpu/alu/registers_reg[5][8]_i_21_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.455 r  cpu/alu/registers_reg[5][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000   103.455    cpu/alu/registers_reg[5][8]_i_15_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.572 r  cpu/alu/registers_reg[5][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   103.572    cpu/alu/registers_reg[5][8]_i_9_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.689 r  cpu/alu/registers_reg[5][8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   103.689    cpu/alu/registers_reg[5][8]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.846 r  cpu/alu/registers_reg[5][8]_i_2/CO[1]
                         net (fo=36, routed)          1.753   105.599    cpu/alu/data4[8]
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.332   105.931 r  cpu/alu/registers[5][7]_i_68/O
                         net (fo=1, routed)           0.000   105.931    cpu/alu/registers[5][7]_i_68_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.481 r  cpu/alu/registers_reg[5][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000   106.481    cpu/alu/registers_reg[5][7]_i_61_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.595 r  cpu/alu/registers_reg[5][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   106.595    cpu/alu/registers_reg[5][7]_i_56_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  cpu/alu/registers_reg[5][7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.709    cpu/alu/registers_reg[5][7]_i_51_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  cpu/alu/registers_reg[5][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000   106.823    cpu/alu/registers_reg[5][7]_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.937 r  cpu/alu/registers_reg[5][7]_i_41/CO[3]
                         net (fo=1, routed)           0.000   106.937    cpu/alu/registers_reg[5][7]_i_41_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.051 r  cpu/alu/registers_reg[5][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000   107.051    cpu/alu/registers_reg[5][7]_i_35_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.165 r  cpu/alu/registers_reg[5][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   107.165    cpu/alu/registers_reg[5][7]_i_29_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.279 r  cpu/alu/registers_reg[5][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000   107.279    cpu/alu/registers_reg[5][7]_i_13_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.436 r  cpu/alu/registers_reg[5][7]_i_3/CO[1]
                         net (fo=36, routed)          2.540   109.976    cpu/alu/data4[7]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.329   110.305 r  cpu/alu/registers[5][6]_i_46/O
                         net (fo=1, routed)           0.000   110.305    cpu/alu/registers[5][6]_i_46_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   110.706 r  cpu/alu/registers_reg[5][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.706    cpu/alu/registers_reg[5][6]_i_41_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.820 r  cpu/alu/registers_reg[5][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000   110.820    cpu/alu/registers_reg[5][6]_i_36_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.934 r  cpu/alu/registers_reg[5][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   110.934    cpu/alu/registers_reg[5][6]_i_31_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.048 r  cpu/alu/registers_reg[5][6]_i_26/CO[3]
                         net (fo=1, routed)           0.000   111.048    cpu/alu/registers_reg[5][6]_i_26_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.162 r  cpu/alu/registers_reg[5][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000   111.162    cpu/alu/registers_reg[5][6]_i_21_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.276 r  cpu/alu/registers_reg[5][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000   111.276    cpu/alu/registers_reg[5][6]_i_15_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.390 r  cpu/alu/registers_reg[5][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.390    cpu/alu/registers_reg[5][6]_i_9_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.504 r  cpu/alu/registers_reg[5][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   111.504    cpu/alu/registers_reg[5][6]_i_4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.661 r  cpu/alu/registers_reg[5][6]_i_2/CO[1]
                         net (fo=36, routed)          2.410   114.071    cpu/alu/data4[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329   114.400 r  cpu/alu/registers[5][5]_i_46/O
                         net (fo=1, routed)           0.000   114.400    cpu/alu/registers[5][5]_i_46_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.801 r  cpu/alu/registers_reg[5][5]_i_41/CO[3]
                         net (fo=1, routed)           0.000   114.801    cpu/alu/registers_reg[5][5]_i_41_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.915 r  cpu/alu/registers_reg[5][5]_i_36/CO[3]
                         net (fo=1, routed)           0.000   114.915    cpu/alu/registers_reg[5][5]_i_36_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.029 r  cpu/alu/registers_reg[5][5]_i_31/CO[3]
                         net (fo=1, routed)           0.000   115.029    cpu/alu/registers_reg[5][5]_i_31_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.143 r  cpu/alu/registers_reg[5][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000   115.143    cpu/alu/registers_reg[5][5]_i_26_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.257 r  cpu/alu/registers_reg[5][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000   115.257    cpu/alu/registers_reg[5][5]_i_21_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.371 r  cpu/alu/registers_reg[5][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000   115.371    cpu/alu/registers_reg[5][5]_i_15_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.485 r  cpu/alu/registers_reg[5][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.485    cpu/alu/registers_reg[5][5]_i_9_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.599 r  cpu/alu/registers_reg[5][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   115.599    cpu/alu/registers_reg[5][5]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.756 r  cpu/alu/registers_reg[5][5]_i_2/CO[1]
                         net (fo=36, routed)          2.492   118.249    cpu/alu/data4[5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.329   118.578 r  cpu/alu/registers[5][4]_i_48/O
                         net (fo=1, routed)           0.000   118.578    cpu/alu/registers[5][4]_i_48_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.128 r  cpu/alu/registers_reg[5][4]_i_41/CO[3]
                         net (fo=1, routed)           0.000   119.128    cpu/alu/registers_reg[5][4]_i_41_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.242 r  cpu/alu/registers_reg[5][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   119.242    cpu/alu/registers_reg[5][4]_i_36_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.356 r  cpu/alu/registers_reg[5][4]_i_31/CO[3]
                         net (fo=1, routed)           0.000   119.356    cpu/alu/registers_reg[5][4]_i_31_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.470 r  cpu/alu/registers_reg[5][4]_i_26/CO[3]
                         net (fo=1, routed)           0.000   119.470    cpu/alu/registers_reg[5][4]_i_26_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.584 r  cpu/alu/registers_reg[5][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000   119.584    cpu/alu/registers_reg[5][4]_i_21_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.698 r  cpu/alu/registers_reg[5][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000   119.698    cpu/alu/registers_reg[5][4]_i_15_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.812 r  cpu/alu/registers_reg[5][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000   119.812    cpu/alu/registers_reg[5][4]_i_9_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.926 r  cpu/alu/registers_reg[5][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   119.926    cpu/alu/registers_reg[5][4]_i_4_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   120.083 r  cpu/alu/registers_reg[5][4]_i_2/CO[1]
                         net (fo=36, routed)          1.512   121.595    cpu/alu/data4[4]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.329   121.924 r  cpu/alu/registers[5][3]_i_65/O
                         net (fo=1, routed)           0.000   121.924    cpu/alu/registers[5][3]_i_65_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.474 r  cpu/alu/registers_reg[5][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000   122.474    cpu/alu/registers_reg[5][3]_i_58_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.588 r  cpu/alu/registers_reg[5][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000   122.588    cpu/alu/registers_reg[5][3]_i_53_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.702 r  cpu/alu/registers_reg[5][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   122.702    cpu/alu/registers_reg[5][3]_i_48_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.816 r  cpu/alu/registers_reg[5][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000   122.816    cpu/alu/registers_reg[5][3]_i_43_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.930 r  cpu/alu/registers_reg[5][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000   122.930    cpu/alu/registers_reg[5][3]_i_38_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.044 r  cpu/alu/registers_reg[5][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   123.044    cpu/alu/registers_reg[5][3]_i_32_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.158 r  cpu/alu/registers_reg[5][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000   123.158    cpu/alu/registers_reg[5][3]_i_26_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.272 r  cpu/alu/registers_reg[5][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   123.272    cpu/alu/registers_reg[5][3]_i_13_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.429 r  cpu/alu/registers_reg[5][3]_i_3/CO[1]
                         net (fo=36, routed)          2.058   125.488    cpu/alu/data4[3]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.329   125.817 r  cpu/alu/registers[5][2]_i_48/O
                         net (fo=1, routed)           0.000   125.817    cpu/alu/registers[5][2]_i_48_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.367 r  cpu/alu/registers_reg[5][2]_i_41/CO[3]
                         net (fo=1, routed)           0.000   126.367    cpu/alu/registers_reg[5][2]_i_41_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.481 r  cpu/alu/registers_reg[5][2]_i_36/CO[3]
                         net (fo=1, routed)           0.000   126.481    cpu/alu/registers_reg[5][2]_i_36_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.595 r  cpu/alu/registers_reg[5][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.595    cpu/alu/registers_reg[5][2]_i_31_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.709 r  cpu/alu/registers_reg[5][2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   126.709    cpu/alu/registers_reg[5][2]_i_26_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.823 r  cpu/alu/registers_reg[5][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000   126.823    cpu/alu/registers_reg[5][2]_i_21_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.937 r  cpu/alu/registers_reg[5][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   126.937    cpu/alu/registers_reg[5][2]_i_15_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.051 r  cpu/alu/registers_reg[5][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.051    cpu/alu/registers_reg[5][2]_i_9_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.165 r  cpu/alu/registers_reg[5][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   127.165    cpu/alu/registers_reg[5][2]_i_4_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   127.322 r  cpu/alu/registers_reg[5][2]_i_2/CO[1]
                         net (fo=36, routed)          1.930   129.251    cpu/alu/data4[2]
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.329   129.580 r  cpu/alu/registers[5][1]_i_46/O
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers[5][1]_i_46_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   129.978 r  cpu/alu/registers_reg[5][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   129.978    cpu/alu/registers_reg[5][1]_i_40_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.092 r  cpu/alu/registers_reg[5][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   130.092    cpu/alu/registers_reg[5][1]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.206 r  cpu/alu/registers_reg[5][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   130.206    cpu/alu/registers_reg[5][1]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.320 r  cpu/alu/registers_reg[5][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   130.320    cpu/alu/registers_reg[5][1]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.434 r  cpu/alu/registers_reg[5][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   130.434    cpu/alu/registers_reg[5][1]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.548 r  cpu/alu/registers_reg[5][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   130.548    cpu/alu/registers_reg[5][1]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.662 r  cpu/alu/registers_reg[5][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   130.662    cpu/alu/registers_reg[5][1]_i_9_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.776 r  cpu/alu/registers_reg[5][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000   130.776    cpu/alu/registers_reg[5][1]_i_4_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.933 r  cpu/alu/registers_reg[5][1]_i_2/CO[1]
                         net (fo=36, routed)          2.236   133.170    cpu/alu/data4[1]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.329   133.499 r  cpu/alu/registers[5][0]_i_47/O
                         net (fo=1, routed)           0.000   133.499    cpu/alu/registers[5][0]_i_47_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   134.049 r  cpu/alu/registers_reg[5][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   134.049    cpu/alu/registers_reg[5][0]_i_40_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.163 r  cpu/alu/registers_reg[5][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   134.163    cpu/alu/registers_reg[5][0]_i_35_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.277 r  cpu/alu/registers_reg[5][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   134.277    cpu/alu/registers_reg[5][0]_i_30_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.391 r  cpu/alu/registers_reg[5][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   134.391    cpu/alu/registers_reg[5][0]_i_25_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.505 r  cpu/alu/registers_reg[5][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.505    cpu/alu/registers_reg[5][0]_i_20_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.618 r  cpu/alu/registers_reg[5][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000   134.618    cpu/alu/registers_reg[5][0]_i_15_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.732 r  cpu/alu/registers_reg[5][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000   134.732    cpu/alu/registers_reg[5][0]_i_10_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.846 r  cpu/alu/registers_reg[5][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   134.846    cpu/alu/registers_reg[5][0]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.003 r  cpu/alu/registers_reg[5][0]_i_5/CO[1]
                         net (fo=1, routed)           1.211   136.214    cpu/register_PC/data4[0]
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.329   136.543 r  cpu/register_PC/registers[5][0]_i_3/O
                         net (fo=1, routed)           0.000   136.543    cpu/register_PC/registers[5][0]_i_3_n_0
    SLICE_X38Y60         MUXF7 (Prop_muxf7_I1_O)      0.214   136.757 r  cpu/register_PC/registers_reg[5][0]_i_1/O
                         net (fo=6, routed)           0.827   137.585    cpu/regfile/D[0]
    SLICE_X47Y59         FDRE                                         r  cpu/regfile/registers_reg[7][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/epc/ram_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[21]/C
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[21]/Q
                         net (fo=1, routed)           0.054     0.195    cpu/EPCAddr/Q[20]
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  cpu/EPCAddr/reg_data[21]_i_1/O
                         net (fo=1, routed)           0.000     0.240    cpu/register_PC/PCADDR[20]
    SLICE_X56Y70         FDRE                                         r  cpu/register_PC/reg_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[25]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[25]/Q
                         net (fo=1, routed)           0.054     0.195    cpu/EPCAddr/Q[24]
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  cpu/EPCAddr/reg_data[25]_i_1/O
                         net (fo=1, routed)           0.000     0.240    cpu/register_PC/PCADDR[24]
    SLICE_X56Y71         FDRE                                         r  cpu/register_PC/reg_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/clk_N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[18]/C
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_128hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.080     0.221    clk_divide_128hz/counter_reg[18]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.266 r  clk_divide_128hz/clk_N_i_1__3/O
                         net (fo=1, routed)           0.000     0.266    clk_divide_128hz/clk_N_i_1__3_n_0
    SLICE_X40Y96         FDRE                                         r  clk_divide_128hz/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[11]/C
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/EPCAddr/Q[10]
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  cpu/EPCAddr/reg_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu/register_PC/PCADDR[10]
    SLICE_X56Y68         FDRE                                         r  cpu/register_PC/reg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[15]/C
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[15]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/EPCAddr/Q[14]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  cpu/EPCAddr/reg_data[15]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu/register_PC/PCADDR[14]
    SLICE_X56Y69         FDRE                                         r  cpu/register_PC/reg_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[17]/C
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[17]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/EPCAddr/Q[16]
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  cpu/EPCAddr/reg_data[17]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu/register_PC/PCADDR[16]
    SLICE_X56Y71         FDRE                                         r  cpu/register_PC/reg_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[19]/C
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[19]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/EPCAddr/Q[18]
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  cpu/EPCAddr/reg_data[19]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu/register_PC/PCADDR[18]
    SLICE_X56Y70         FDRE                                         r  cpu/register_PC/reg_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[23]/C
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[23]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/EPCAddr/Q[22]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  cpu/EPCAddr/reg_data[23]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu/register_PC/PCADDR[22]
    SLICE_X56Y72         FDRE                                         r  cpu/register_PC/reg_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[31]/C
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[31]/Q
                         net (fo=1, routed)           0.087     0.228    cpu/EPCAddr/Q[30]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  cpu/EPCAddr/reg_data[31]_i_1/O
                         net (fo=1, routed)           0.000     0.273    cpu/register_PC/PCADDR[30]
    SLICE_X56Y66         FDRE                                         r  cpu/register_PC/reg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/epc/ram_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/register_PC/reg_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE                         0.000     0.000 r  cpu/epc/ram_reg[7]/C
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/epc/ram_reg[7]/Q
                         net (fo=1, routed)           0.091     0.232    cpu/EPCAddr/Q[6]
    SLICE_X54Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.277 r  cpu/EPCAddr/reg_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.277    cpu/register_PC/PCADDR[6]
    SLICE_X54Y64         FDRE                                         r  cpu/register_PC/reg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.132ns  (logic 3.994ns (43.738%)  route 5.138ns (56.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  cpu/vga_display/vga_reg[4]/Q
                         net (fo=1, routed)           5.138     7.210    vga_OBUF[4]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.749 r  vga_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.749    vga[4]
    C6                                                                r  vga[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 3.991ns (43.924%)  route 5.095ns (56.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.623     1.625    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  cpu/vga_display/vga_reg[10]/Q
                         net (fo=1, routed)           5.095     7.177    vga_OBUF[10]
    C5                   OBUF (Prop_obuf_I_O)         3.535    10.712 r  vga_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.712    vga[10]
    C5                                                                r  vga[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.008ns (44.115%)  route 5.077ns (55.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  cpu/vga_display/vga_reg[3]/Q
                         net (fo=1, routed)           5.077     7.149    vga_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    10.701 r  vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.701    vga[3]
    D8                                                                r  vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.990ns  (logic 4.001ns (44.499%)  route 4.990ns (55.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.614     1.616    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  cpu/vga_display/vga_reg[5]/Q
                         net (fo=1, routed)           4.990     7.062    vga_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.607 r  vga_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.607    vga[5]
    A5                                                                r  vga[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.003ns (44.559%)  route 4.981ns (55.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.620     1.622    cpu/vga_display/clk_out1
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  cpu/vga_display/vga_reg[0]/Q
                         net (fo=1, routed)           4.981     7.059    vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    10.606 r  vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.606    vga[0]
    B7                                                                r  vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.002ns (44.818%)  route 4.928ns (55.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.625     1.627    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  cpu/vga_display/vga_reg[6]/Q
                         net (fo=1, routed)           4.928     7.011    vga_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         3.546    10.558 r  vga_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.558    vga[6]
    B6                                                                r  vga[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 4.002ns (45.509%)  route 4.792ns (54.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.626     1.628    cpu/vga_display/clk_out1
    SLICE_X43Y84         FDRE                                         r  cpu/vga_display/vga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  cpu/vga_display/vga_reg[7]/Q
                         net (fo=1, routed)           4.792     6.877    vga_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.546    10.423 r  vga_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.423    vga[7]
    A6                                                                r  vga[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.007ns (45.587%)  route 4.783ns (54.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.621     1.623    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  cpu/vga_display/vga_reg[1]/Q
                         net (fo=1, routed)           4.783     6.862    vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    10.414 r  vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.414    vga[1]
    C7                                                                r  vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 3.979ns (45.756%)  route 4.718ns (54.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.621     1.623    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  cpu/vga_display/vga_reg[2]/Q
                         net (fo=1, routed)           4.718     6.797    vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    10.320 r  vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.320    vga[2]
    D7                                                                r  vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.693ns  (logic 4.004ns (46.065%)  route 4.688ns (53.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809     1.809    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.623     1.625    cpu/vga_display/clk_out1
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  cpu/vga_display/vga_reg[9]/Q
                         net (fo=1, routed)           4.688     6.770    vga_OBUF[9]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.318 r  vga_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.318    vga[9]
    B4                                                                r  vga[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/vga_display/v_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.407ns (48.546%)  route 1.491ns (51.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.563     0.565    cpu/vga_display/clk_out1
    SLICE_X48Y90         FDRE                                         r  cpu/vga_display/v_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cpu/vga_display/v_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.491     2.197    lopt_9
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.462 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.462    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/h_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.406ns (46.402%)  route 1.624ns (53.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.555     0.557    cpu/vga_display/clk_out1
    SLICE_X48Y79         FDRE                                         r  cpu/vga_display/h_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  cpu/vga_display/h_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.624     2.322    lopt_8
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.587 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.587    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.395ns (44.418%)  route 1.746ns (55.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.561     0.563    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  cpu/vga_display/vga_reg[8]/Q
                         net (fo=1, routed)           1.746     2.450    vga_OBUF[8]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.704 r  vga_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.704    vga[8]
    A3                                                                r  vga[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.365ns (43.290%)  route 1.789ns (56.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.557     0.559    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cpu/vga_display/vga_reg[2]/Q
                         net (fo=1, routed)           1.789     2.488    vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.713 r  vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.713    vga[2]
    D7                                                                r  vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.393ns (43.960%)  route 1.776ns (56.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cpu/vga_display/vga_reg[11]/Q
                         net (fo=1, routed)           1.776     2.477    vga_OBUF[11]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.729 r  vga_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.729    vga[11]
    A4                                                                r  vga[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.390ns (43.664%)  route 1.793ns (56.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.558     0.560    cpu/vga_display/clk_out1
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cpu/vga_display/vga_reg[9]/Q
                         net (fo=1, routed)           1.793     2.494    vga_OBUF[9]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.743 r  vga_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.743    vga[9]
    B4                                                                r  vga[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.393ns (43.138%)  route 1.836ns (56.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.557     0.559    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cpu/vga_display/vga_reg[1]/Q
                         net (fo=1, routed)           1.836     2.536    vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.788 r  vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    vga[1]
    C7                                                                r  vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.226ns  (logic 1.388ns (43.037%)  route 1.837ns (56.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.562     0.564    cpu/vga_display/clk_out1
    SLICE_X43Y84         FDRE                                         r  cpu/vga_display/vga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  cpu/vga_display/vga_reg[7]/Q
                         net (fo=1, routed)           1.837     2.542    vga_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.789 r  vga_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.789    vga[7]
    A6                                                                r  vga[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.273ns  (logic 1.388ns (42.410%)  route 1.885ns (57.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.561     0.563    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  cpu/vga_display/vga_reg[6]/Q
                         net (fo=1, routed)           1.885     2.589    vga_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.836 r  vga_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.836    vga[6]
    B6                                                                r  vga[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/vga_display/vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.389ns (41.963%)  route 1.921ns (58.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.556     0.558    cpu/vga_display/clk_out1
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  cpu/vga_display/vga_reg[0]/Q
                         net (fo=1, routed)           1.921     2.619    vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     3.867 r  vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.867    vga[0]
    B7                                                                r  vga[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.809    26.809    cpu/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    cpu/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    25.002 f  cpu/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    cpu/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.624     0.624    cpu/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    cpu/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cpu/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    cpu/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ram/vram_reg_448_511_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.981ns (51.745%)  route 1.847ns (48.255%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_448_511_0_2/RAMC/CLK
    SLICE_X38Y77         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     1.314 r  cpu/ram/vram_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           1.108     2.422    cpu/ram/vram_reg_448_511_0_2_n_2
    SLICE_X35Y79         LUT6 (Prop_lut6_I0_O)        0.124     2.546 r  cpu/ram/vga[2]_i_6/O
                         net (fo=1, routed)           0.000     2.546    cpu/ram/vga[2]_i_6_n_0
    SLICE_X35Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     2.791 r  cpu/ram/vga_reg[2]_i_2/O
                         net (fo=1, routed)           0.739     3.530    cpu/ram/vga_reg[2]_i_2_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.298     3.828 r  cpu/ram/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     3.828    cpu/vga_display/vdata[2]
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.500     1.503    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[2]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_128_191_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.944ns (51.288%)  route 1.846ns (48.712%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_128_191_3_5/RAMC/CLK
    SLICE_X42Y77         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     1.314 r  cpu/ram/vram_reg_128_191_3_5/RAMC/O
                         net (fo=1, routed)           1.208     2.522    cpu/ram/vram_reg_128_191_3_5_n_2
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.646 r  cpu/ram/vga[5]_i_5/O
                         net (fo=1, routed)           0.000     2.646    cpu/ram/vga[5]_i_5_n_0
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I0_O)      0.209     2.855 r  cpu/ram/vga_reg[5]_i_2/O
                         net (fo=1, routed)           0.639     3.493    cpu/ram/vga_reg[5]_i_2_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.297     3.790 r  cpu/ram/vga[5]_i_1/O
                         net (fo=1, routed)           0.000     3.790    cpu/vga_display/vdata[5]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495     1.498    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[5]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_256_319_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.755ns  (logic 1.957ns (52.121%)  route 1.798ns (47.879%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_256_319_9_11/RAMB/CLK
    SLICE_X42Y80         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/vram_reg_256_319_9_11/RAMB/O
                         net (fo=1, routed)           1.108     2.425    cpu/ram/vram_reg_256_319_9_11_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.549 r  cpu/ram/vga[10]_i_6/O
                         net (fo=1, routed)           0.000     2.549    cpu/ram/vga[10]_i_6_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I1_O)      0.217     2.766 r  cpu/ram/vga_reg[10]_i_2/O
                         net (fo=1, routed)           0.690     3.456    cpu/ram/vga_reg[10]_i_2_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.755 r  cpu/ram/vga[10]_i_1/O
                         net (fo=1, routed)           0.000     3.755    cpu/vga_display/vdata[10]
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.502     1.505    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_384_447_9_11/RAMA/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 1.976ns (53.523%)  route 1.716ns (46.477%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_384_447_9_11/RAMA/CLK
    SLICE_X38Y78         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     1.309 r  cpu/ram/vram_reg_384_447_9_11/RAMA/O
                         net (fo=1, routed)           1.130     2.439    cpu/ram/vram_reg_384_447_9_11_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.124     2.563 r  cpu/ram/vga[9]_i_6/O
                         net (fo=1, routed)           0.000     2.563    cpu/ram/vga[9]_i_6_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     2.808 r  cpu/ram/vga_reg[9]_i_2/O
                         net (fo=1, routed)           0.586     3.394    cpu/ram/vga_reg[9]_i_2_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.298     3.692 r  cpu/ram/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     3.692    cpu/vga_display/vdata[9]
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.502     1.505    cpu/vga_display/clk_out1
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_640_703_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.562ns (43.100%)  route 2.062ns (56.900%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_640_703_6_8/RAMC/CLK
    SLICE_X42Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     1.314 r  cpu/ram/vram_reg_640_703_6_8/RAMC/O
                         net (fo=1, routed)           1.111     2.425    cpu/ram/vram_reg_640_703_6_8_n_2
    SLICE_X39Y84         LUT6 (Prop_lut6_I1_O)        0.124     2.549 r  cpu/ram/vga[8]_i_3/O
                         net (fo=1, routed)           0.951     3.500    cpu/ram/vga[8]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.624 r  cpu/ram/vga[8]_i_1/O
                         net (fo=1, routed)           0.000     3.624    cpu/vga_display/vdata[8]
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.505     1.508    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_320_383_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.984ns (54.861%)  route 1.632ns (45.139%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_320_383_3_5/RAMB/CLK
    SLICE_X34Y74         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/vram_reg_320_383_3_5/RAMB/O
                         net (fo=1, routed)           1.222     2.539    cpu/ram/vram_reg_320_383_3_5_n_1
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.124     2.663 r  cpu/ram/vga[4]_i_6/O
                         net (fo=1, routed)           0.000     2.663    cpu/ram/vga[4]_i_6_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     2.908 r  cpu/ram/vga_reg[4]_i_2/O
                         net (fo=1, routed)           0.411     3.318    cpu/ram/vga_reg[4]_i_2_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.298     3.616 r  cpu/ram/vga[4]_i_1/O
                         net (fo=1, routed)           0.000     3.616    cpu/vga_display/vdata[4]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495     1.498    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_320_383_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.949ns (54.841%)  route 1.605ns (45.159%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_320_383_0_2/RAMA/CLK
    SLICE_X30Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     1.309 r  cpu/ram/vram_reg_320_383_0_2/RAMA/O
                         net (fo=1, routed)           1.102     2.411    cpu/ram/vram_reg_320_383_0_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.535 r  cpu/ram/vga[0]_i_6/O
                         net (fo=1, routed)           0.000     2.535    cpu/ram/vga[0]_i_6_n_0
    SLICE_X36Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     2.752 r  cpu/ram/vga_reg[0]_i_2/O
                         net (fo=1, routed)           0.503     3.255    cpu/ram/vga_reg[0]_i_2_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.299     3.554 r  cpu/ram/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     3.554    cpu/vga_display/vdata[0]
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.499     1.502    cpu/vga_display/clk_out1
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_384_447_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.954ns (55.180%)  route 1.587ns (44.820%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_384_447_9_11/RAMC/CLK
    SLICE_X38Y78         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     1.314 r  cpu/ram/vram_reg_384_447_9_11/RAMC/O
                         net (fo=1, routed)           1.144     2.458    cpu/ram/vram_reg_384_447_9_11_n_2
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.124     2.582 r  cpu/ram/vga[11]_i_9/O
                         net (fo=1, routed)           0.000     2.582    cpu/ram/vga[11]_i_9_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     2.799 r  cpu/ram/vga_reg[11]_i_3/O
                         net (fo=1, routed)           0.443     3.242    cpu/ram/vga_reg[11]_i_3_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.541 r  cpu/ram/vga[11]_i_2/O
                         net (fo=1, routed)           0.000     3.541    cpu/vga_display/vdata[11]
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.502     1.505    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_320_383_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 1.957ns (55.393%)  route 1.576ns (44.607%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_320_383_0_2/RAMB/CLK
    SLICE_X30Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  cpu/ram/vram_reg_320_383_0_2/RAMB/O
                         net (fo=1, routed)           0.949     2.266    cpu/ram/vram_reg_320_383_0_2_n_1
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.390 r  cpu/ram/vga[1]_i_6/O
                         net (fo=1, routed)           0.000     2.390    cpu/ram/vga[1]_i_6_n_0
    SLICE_X35Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     2.607 r  cpu/ram/vga_reg[1]_i_2/O
                         net (fo=1, routed)           0.627     3.234    cpu/ram/vga_reg[1]_i_2_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.299     3.533 r  cpu/ram/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     3.533    cpu/vga_display/vdata[1]
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.500     1.503    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_320_383_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.404ns  (logic 1.949ns (57.260%)  route 1.455ns (42.740%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_320_383_3_5/RAMA/CLK
    SLICE_X34Y74         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     1.309 r  cpu/ram/vram_reg_320_383_3_5/RAMA/O
                         net (fo=1, routed)           1.156     2.465    cpu/ram/vram_reg_320_383_3_5_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.124     2.589 r  cpu/ram/vga[3]_i_6/O
                         net (fo=1, routed)           0.000     2.589    cpu/ram/vga[3]_i_6_n_0
    SLICE_X49Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     2.806 r  cpu/ram/vga_reg[3]_i_2/O
                         net (fo=1, routed)           0.299     3.105    cpu/ram/vga_reg[3]_i_2_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.299     3.404 r  cpu/ram/vga[3]_i_1/O
                         net (fo=1, routed)           0.000     3.404    cpu/vga_display/vdata[3]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.683     1.683    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.495     1.498    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ram/vram_reg_832_895_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.478ns (66.177%)  route 0.244ns (33.823%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_832_895_9_11/RAMB/CLK
    SLICE_X46Y83         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/vram_reg_832_895_9_11/RAMB/O
                         net (fo=1, routed)           0.193     0.581    cpu/ram/vram_reg_832_895_9_11_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.626 r  cpu/ram/vga[10]_i_4/O
                         net (fo=1, routed)           0.051     0.677    cpu/ram/vga[10]_i_4_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.722 r  cpu/ram/vga[10]_i_1/O
                         net (fo=1, routed)           0.000     0.722    cpu/vga_display/vdata[10]
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[10]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_832_895_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.478ns (63.643%)  route 0.273ns (36.357%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_832_895_6_8/RAMB/CLK
    SLICE_X42Y83         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/vram_reg_832_895_6_8/RAMB/O
                         net (fo=1, routed)           0.138     0.526    cpu/ram/vram_reg_832_895_6_8_n_1
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.571 r  cpu/ram/vga[7]_i_4/O
                         net (fo=1, routed)           0.135     0.706    cpu/ram/vga[7]_i_4_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.751 r  cpu/ram/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     0.751    cpu/vga_display/vdata[7]
    SLICE_X43Y84         FDRE                                         r  cpu/vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.830     0.832    cpu/vga_display/clk_out1
    SLICE_X43Y84         FDRE                                         r  cpu/vga_display/vga_reg[7]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_832_895_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.476ns (62.865%)  route 0.281ns (37.135%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_832_895_6_8/RAMC/CLK
    SLICE_X42Y83         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 r  cpu/ram/vram_reg_832_895_6_8/RAMC/O
                         net (fo=1, routed)           0.142     0.528    cpu/ram/vram_reg_832_895_6_8_n_2
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.573 r  cpu/ram/vga[8]_i_4/O
                         net (fo=1, routed)           0.139     0.712    cpu/ram/vga[8]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.757 r  cpu/ram/vga[8]_i_1/O
                         net (fo=1, routed)           0.000     0.757    cpu/vga_display/vdata[8]
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.829     0.831    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[8]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_768_831_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.478ns (62.511%)  route 0.287ns (37.489%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_768_831_3_5/RAMB/CLK
    SLICE_X50Y77         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/vram_reg_768_831_3_5/RAMB/O
                         net (fo=1, routed)           0.174     0.562    cpu/ram/vram_reg_768_831_3_5_n_1
    SLICE_X51Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.607 r  cpu/ram/vga[4]_i_4/O
                         net (fo=1, routed)           0.113     0.720    cpu/ram/vga[4]_i_4_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.765 r  cpu/ram/vga[4]_i_1/O
                         net (fo=1, routed)           0.000     0.765    cpu/vga_display/vdata[4]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.820     0.822    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[4]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_960_1023_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.476ns (58.915%)  route 0.332ns (41.085%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_960_1023_9_11/RAMC/CLK
    SLICE_X46Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 r  cpu/ram/vram_reg_960_1023_9_11/RAMC/O
                         net (fo=1, routed)           0.193     0.579    cpu/ram/vram_reg_960_1023_9_11_n_2
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.045     0.624 r  cpu/ram/vga[11]_i_6/O
                         net (fo=1, routed)           0.139     0.763    cpu/ram/vga[11]_i_6_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.808 r  cpu/ram/vga[11]_i_2/O
                         net (fo=1, routed)           0.000     0.808    cpu/vga_display/vdata[11]
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    cpu/vga_display/clk_out1
    SLICE_X47Y82         FDRE                                         r  cpu/vga_display/vga_reg[11]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_960_1023_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.476ns (58.619%)  route 0.336ns (41.381%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_960_1023_3_5/RAMC/CLK
    SLICE_X54Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     0.386 r  cpu/ram/vram_reg_960_1023_3_5/RAMC/O
                         net (fo=1, routed)           0.191     0.577    cpu/ram/vram_reg_960_1023_3_5_n_2
    SLICE_X51Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.622 r  cpu/ram/vga[5]_i_4/O
                         net (fo=1, routed)           0.145     0.767    cpu/ram/vga[5]_i_4_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.812 r  cpu/ram/vga[5]_i_1/O
                         net (fo=1, routed)           0.000     0.812    cpu/vga_display/vdata[5]
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.820     0.822    cpu/vga_display/clk_out1
    SLICE_X49Y76         FDRE                                         r  cpu/vga_display/vga_reg[5]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_960_1023_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.478ns (58.117%)  route 0.344ns (41.883%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_960_1023_0_2/RAMB/CLK
    SLICE_X50Y78         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     0.388 r  cpu/ram/vram_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           0.138     0.526    cpu/ram/vram_reg_960_1023_0_2_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.571 r  cpu/ram/vga[1]_i_4/O
                         net (fo=1, routed)           0.206     0.777    cpu/ram/vga[1]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  cpu/ram/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     0.822    cpu/vga_display/vdata[1]
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.826     0.828    cpu/vga_display/clk_out1
    SLICE_X47Y81         FDRE                                         r  cpu/vga_display/vga_reg[1]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_832_895_6_8/RAMA/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.568ns (66.148%)  route 0.291ns (33.852%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_832_895_6_8/RAMA/CLK
    SLICE_X42Y83         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478     0.478 r  cpu/ram/vram_reg_832_895_6_8/RAMA/O
                         net (fo=1, routed)           0.136     0.614    cpu/ram/vram_reg_832_895_6_8_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.659 r  cpu/ram/vga[6]_i_4/O
                         net (fo=1, routed)           0.154     0.814    cpu/ram/vga[6]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.859 r  cpu/ram/vga[6]_i_1/O
                         net (fo=1, routed)           0.000     0.859    cpu/vga_display/vdata[6]
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.829     0.831    cpu/vga_display/clk_out1
    SLICE_X43Y83         FDRE                                         r  cpu/vga_display/vga_reg[6]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_512_575_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.568ns (65.947%)  route 0.293ns (34.053%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_512_575_0_2/RAMA/CLK
    SLICE_X46Y80         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478     0.478 r  cpu/ram/vram_reg_512_575_0_2/RAMA/O
                         net (fo=1, routed)           0.158     0.636    cpu/ram/vram_reg_512_575_0_2_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.681 r  cpu/ram/vga[0]_i_3/O
                         net (fo=1, routed)           0.135     0.816    cpu/ram/vga[0]_i_3_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.861 r  cpu/ram/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     0.861    cpu/vga_display/vdata[0]
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.825     0.827    cpu/vga_display/clk_out1
    SLICE_X47Y80         FDRE                                         r  cpu/vga_display/vga_reg[0]/C

Slack:                    inf
  Source:                 cpu/ram/vram_reg_960_1023_9_11/RAMA/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            cpu/vga_display/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.568ns (65.153%)  route 0.304ns (34.847%))
  Logic Levels:           3  (LUT6=2 RAMD64E=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         RAMD64E                      0.000     0.000 r  cpu/ram/vram_reg_960_1023_9_11/RAMA/CLK
    SLICE_X46Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478     0.478 r  cpu/ram/vram_reg_960_1023_9_11/RAMA/O
                         net (fo=1, routed)           0.169     0.647    cpu/ram/vram_reg_960_1023_9_11_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  cpu/ram/vga[9]_i_4/O
                         net (fo=1, routed)           0.135     0.827    cpu/ram/vga[9]_i_4_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.872 r  cpu/ram/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     0.872    cpu/vga_display/vdata[9]
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.898     0.898    cpu/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cpu/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cpu/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cpu/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.827     0.829    cpu/vga_display/clk_out1
    SLICE_X49Y82         FDRE                                         r  cpu/vga_display/vga_reg[9]/C





