##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_ENCODERS
		4.2::Critical Path Report for CLOCK_PWM
		4.3::Critical Path Report for CLOCK_PWM_BLINK
		4.4::Critical Path Report for CLOCK_UART
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for SD_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_BLINK:R)
		5.6::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.7::Critical Path Report for (SD_Clock_1:R vs. SD_Clock_1:R)
		5.8::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
		5.9::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
		5.10::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
		5.11::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
		5.12::Critical Path Report for (CLOCK_PWM_BLINK:R vs. CLOCK_PWM_BLINK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: ADC_Ext_CP_Clk                   | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)           | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                      | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)      | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_ENCODERS                   | Frequency: 24.26 MHz  | Target: 1.00 MHz    | 
Clock: CLOCK_PWM                        | Frequency: 41.12 MHz  | Target: 2.00 MHz    | 
Clock: CLOCK_PWM_BLINK                  | Frequency: 64.94 MHz  | Target: 0.00 MHz    | 
Clock: CLOCK_UART                       | Frequency: 50.66 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                        | Frequency: 54.69 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)        | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                        | N/A                   | Target: 48.00 MHz   | 
Clock: SD_Clock_1                       | Frequency: 55.84 MHz  | Target: 48.00 MHz   | 
Clock: \ADC:DSM\/dec_clock              | N/A                   | Target: 100.00 MHz  | 
Clock: counter_cyc_clk                  | N/A                   | Target: 0.00 MHz    | 
Clock: counter_cyc_clk(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock                      | N/A                   | Target: 1.00 MHz    | 
Clock: timer_clock(fixed-function)      | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_ENCODERS   CLOCK_ENCODERS   1e+006           976022      500000           479389      1e+006           982964      N/A              N/A         
CLOCK_PWM        CLOCK_PWM        500000           475679      N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_PWM_BLINK  CLOCK_PWM_BLINK  2e+009           1999984602  N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART       CLOCK_UART       62500            42762       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CLOCK_ENCODERS   20833.3          4147        20833.3          13682       N/A              N/A         N/A              N/A         
CyBUS_CLK        CLOCK_PWM_BLINK  20833.3          13014       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CLOCK_UART       20833.3          6247        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        20833.3          2550        N/A              N/A         N/A              N/A         N/A              N/A         
SD_Clock_1       SD_Clock_1       20833.3          2925        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
MISO(0)_PAD        17421         CLOCK_PWM:R       
\SD:miso0(0)_PAD\  16769         SD_Clock_1:R      


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase   
----------------------  ------------  -----------------  
CLK_ENCODER(0)_PAD      25836         CLOCK_ENCODERS:R   
CS0(0)_PAD              31228         CyBUS_CLK:R        
CS0(0)_PAD              30182         CLOCK_PWM:R        
CS1(0)_PAD              32784         CyBUS_CLK:R        
CS1(0)_PAD              31182         CLOCK_PWM:R        
CS2(0)_PAD              31685         CyBUS_CLK:R        
CS2(0)_PAD              30639         CLOCK_PWM:R        
CS3(0)_PAD              31349         CyBUS_CLK:R        
CS3(0)_PAD              30303         CLOCK_PWM:R        
CS_ENCODER0(0)_PAD      33498         CLOCK_ENCODERS:F   
CS_ENCODER0(0)_PAD      31103         CyBUS_CLK:R        
CS_ENCODER1(0)_PAD      32484         CLOCK_ENCODERS:F   
CS_ENCODER1(0)_PAD      30089         CyBUS_CLK:R        
CS_on_board_IMU(0)_PAD  31462         CyBUS_CLK:R        
CS_on_board_IMU(0)_PAD  30416         CLOCK_PWM:R        
LED_GREEN(0)_PAD        34191         CLOCK_PWM_BLINK:R  
LED_GREEN(0)_PAD        31516         CyBUS_CLK:R        
LED_RED(0)_PAD          34062         CLOCK_PWM_BLINK:R  
LED_RED(0)_PAD          31392         CyBUS_CLK:R        
MOSI(0)_PAD             34921         CLOCK_PWM:R        
MOTOR_2A(0)_PAD         34432         CyBUS_CLK:R        
MOTOR_2A(0)_PAD         33021         CLOCK_PWM:R        
MOTOR_2B(0)_PAD         34801         CyBUS_CLK:R        
MOTOR_2B(0)_PAD         33390         CLOCK_PWM:R        
MOTOR_EN_1(0)_PAD       32266         CyBUS_CLK:R        
MOTOR_EN_2(0)_PAD       30177         CyBUS_CLK:R        
PUMP(0)_PAD             37621         CyBUS_CLK:R        
PUMP(0)_PAD             32931         CLOCK_PWM:R        
RS485_TX(0)_PAD         32458         CLOCK_UART:R       
RS_485_EN(0)_PAD        25995         CLOCK_UART:R       
SCLK(0)_PAD             23113         CLOCK_PWM:R        
\SD:mosi0(0)_PAD\       35288         SD_Clock_1:R       
\SD:sclk0(0)_PAD\       24937         SD_Clock_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_ENCODERS
********************************************
Clock: CLOCK_ENCODERS
Frequency: 24.26 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 479389p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18511
-------------------------------------   ----- 
End-of-path arrival time (ps)           18511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell21  17261  18511  479389  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 41.12 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 475679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23821
-------------------------------------   ----- 
End-of-path arrival time (ps)           23821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  475679  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/main_5          macrocell20     8523  12103  475679  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/q               macrocell20     3350  15453  475679  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/status_6           statusicell6    8368  23821  475679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                             statusicell6        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_PWM_BLINK
*********************************************
Clock: CLOCK_PWM_BLINK
Frequency: 64.94 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2538   6038  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11168  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11168  1999984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 50.66 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 42762p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16228
-------------------------------------   ----- 
End-of-path arrival time (ps)           16228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q             macrocell74    1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_1  macrocell112   9330  10580  42762  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q       macrocell112   3350  13930  42762  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5        macrocell77    2298  16228  42762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.69 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 2550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17784
-------------------------------------   ----- 
End-of-path arrival time (ps)           17784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   2550  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   8784  17784   2550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SD_Clock_1
****************************************
Clock: SD_Clock_1
Frequency: 55.84 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14398
-------------------------------------   ----- 
End-of-path arrival time (ps)           14398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell5   5360   5360   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1      3383   8743   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell1      3350  12093   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell89     2306  14398   2925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell89         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 2550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17784
-------------------------------------   ----- 
End-of-path arrival time (ps)           17784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   2550  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   8784  17784   2550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 6247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell       1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell112   4409   5429   6247  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell112   3350   8779   6247  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell77    2298  11077   6247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#48 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell17       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell17    2050   2050   4147  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell30      2788   4838   4147  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell30      3350   8188   4147  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell10   2308  10497   4147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MISO_ENCODER(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 13682p

Capture Clock Arrival Time                                500000
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. CLOCK_ENCODERS:F#1)   -479167
- Setup time                                               -3500
------------------------------------------------------   ------- 
End-of-path required time (ps)                             17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MISO_ENCODER(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
MISO_ENCODER(0)_SYNC/out                           synccell         1020   1020  13682  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell11   2631   3651  13682  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell11      0  500000  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_BLINK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_1
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 13014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_1    controlcell8   2050   2050  13014  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_0  macrocell109   2259   4309  13014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell109        0      0  RISE       1


5.6::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 42762p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16228
-------------------------------------   ----- 
End-of-path arrival time (ps)           16228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q             macrocell74    1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_1  macrocell112   9330  10580  42762  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q       macrocell112   3350  13930  42762  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5        macrocell77    2298  16228  42762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1


5.7::Critical Path Report for (SD_Clock_1:R vs. SD_Clock_1:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14398
-------------------------------------   ----- 
End-of-path arrival time (ps)           14398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell5   5360   5360   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1      3383   8743   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell1      3350  12093   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell89     2306  14398   2925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell89         0      0  RISE       1


5.8::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 475679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23821
-------------------------------------   ----- 
End-of-path arrival time (ps)           23821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  475679  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/main_5          macrocell20     8523  12103  475679  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/q               macrocell20     3350  15453  475679  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/status_6           statusicell6    8368  23821  475679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                             statusicell6        0      0  RISE       1


5.9::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
*********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 976022p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell13       0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell13    1210   1210  976022  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_0         macrocell33      6936   8146  976022  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell33      3350  11496  976022  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell10   6292  17788  976022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1


5.10::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 479389p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18511
-------------------------------------   ----- 
End-of-path arrival time (ps)           18511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell21  17261  18511  479389  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1


5.11::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
**********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 982964p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        13536
-------------------------------------   ------ 
End-of-path arrival time (ps)           513536
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell14      0  500000  FALL       1

Data path
pin name                                           model name      delay      AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/so_comb   datapathcell14   5160  505160  982964  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell15   8376  513536  982964  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell15      0  500000  FALL       1


5.12::Critical Path Report for (CLOCK_PWM_BLINK:R vs. CLOCK_PWM_BLINK:R)
************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2538   6038  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11168  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11168  1999984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 2550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17784
-------------------------------------   ----- 
End-of-path arrival time (ps)           17784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   2550  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   8784  17784   2550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14398
-------------------------------------   ----- 
End-of-path arrival time (ps)           14398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell5   5360   5360   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1      3383   8743   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell1      3350  12093   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell89     2306  14398   2925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14357
-------------------------------------   ----- 
End-of-path arrival time (ps)           14357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell5   5360   5360   2925  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell114    3363   8723   2966  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell114    3350  12073   2966  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell89     2284  14357   2966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3673p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -2850
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14311
-------------------------------------   ----- 
End-of-path arrival time (ps)           14311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1   count7cell      1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/main_3  macrocell11     5369   7309   3673  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/q       macrocell11     3350  10659   3673  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   3652  14311   3673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#48 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell17       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell17    2050   2050   4147  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell30      2788   4838   4147  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell30      3350   8188   4147  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell10   2308  10497   4147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_6/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 5016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12307
-------------------------------------   ----- 
End-of-path arrival time (ps)           12307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_6/main_0  macrocell56   3245  12307   5016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell56         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_10/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 5016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12307
-------------------------------------   ----- 
End-of-path arrival time (ps)           12307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                      macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5   macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q        macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_10/main_0  macrocell60   3245  12307   5016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell60         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_11/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 5016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12307
-------------------------------------   ----- 
End-of-path arrival time (ps)           12307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                      macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5   macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q        macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_11/main_0  macrocell61   3245  12307   5016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell61         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_7/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 5017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_7/main_0  macrocell57   3244  12306   5017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell57         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_8/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 5017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_8/main_0  macrocell58   3244  12306   5017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell58         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_9/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 5017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_9/main_0  macrocell59   3244  12306   5017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell59         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 5024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell52   3237  12299   5024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell52         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 5024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_3/main_0  macrocell53   3237  12299   5024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell53         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_4/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 5024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_4/main_0  macrocell54   3237  12299   5024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell54         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell50   3222  12284   5039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell51   3222  12284   5039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell51         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_5/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_is_active/main_5  macrocell2    4462   5712   5016  RISE       1
AMuxHw_Decoder_is_active/q       macrocell2    3350   9062   5016  RISE       1
AMuxHw_Decoder_one_hot_5/main_0  macrocell55   3222  12284   5039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell55         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5205/main_2
Capture Clock  : Net_5205/clock_0
Path slack     : 5534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11790
-------------------------------------   ----- 
End-of-path arrival time (ps)           11790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q     macrocell47   1250   1250   5016  RISE       1
Net_5460/main_2  macrocell3    3385   4635   5534  RISE       1
Net_5460/q       macrocell3    3350   7985   5534  RISE       1
Net_5205/main_2  macrocell40   3805  11790   5534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 6247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell       1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell112   4409   5429   6247  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell112   3350   8779   6247  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell77    2298  11077   6247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_3/main_1
Capture Clock  : Net_5190_3/clock_0
Path slack     : 6429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5460/main_2    macrocell3    3385   4635   5534  RISE       1
Net_5460/q         macrocell3    3350   7985   5534  RISE       1
Net_5190_3/main_1  macrocell43   2910  10895   6429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_2/main_1
Capture Clock  : Net_5190_2/clock_0
Path slack     : 6429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5460/main_2    macrocell3    3385   4635   5534  RISE       1
Net_5460/q         macrocell3    3350   7985   5534  RISE       1
Net_5190_2/main_1  macrocell45   2910  10895   6429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 6429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5460/main_2    macrocell3    3385   4635   5534  RISE       1
Net_5460/q         macrocell3    3350   7985   5534  RISE       1
Net_5190_1/main_1  macrocell47   2910  10895   6429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 6429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5460/main_2    macrocell3    3385   4635   5534  RISE       1
Net_5460/q         macrocell3    3350   7985   5534  RISE       1
Net_5190_0/main_1  macrocell49   2910  10895   6429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 6741p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13592
-------------------------------------   ----- 
End-of-path arrival time (ps)           13592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1   count7cell     1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/main_3  macrocell11    5369   7309   3673  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/q       macrocell11    3350  10659   3673  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/status_3    statusicell3   2934  13592   6741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 7065p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q           macrocell86    1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:tx_status_0\/main_2  macrocell13    4985   6235   7065  RISE       1
\SD:SPI0:BSPIM:tx_status_0\/q       macrocell13    3350   9585   7065  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/status_0   statusicell3   3683  13268   7065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 7284p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell5   3580   3580   7284  RISE       1
\SD:SPI0:BSPIM:rx_status_6\/main_5          macrocell15     3811   7391   7284  RISE       1
\SD:SPI0:BSPIM:rx_status_6\/q               macrocell15     3350  10741   7284  RISE       1
\SD:SPI0:BSPIM:RxStsReg\/status_6           statusicell4    2308  13049   7284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 7817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580   7817  RISE       1
\SD:SPI0:BSPIM:state_2\/main_8              macrocell84     5926   9506   7817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 7817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580   7817  RISE       1
\SD:SPI0:BSPIM:state_1\/main_8              macrocell85     5926   9506   7817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 8756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell5   5360   5360   2925  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell88     3207   8567   8756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 8756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell5   5360   5360   2925  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell91     3207   8567   8756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9203p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q            macrocell84     1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell5   4371   5621   9203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 9513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7810
-------------------------------------   ---- 
End-of-path arrival time (ps)           7810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020   9513  RISE       1
cy_srff_1/main_1              macrocell66   6790   7810   9513  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9570p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q            macrocell85     1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell5   4004   5254   9570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9807p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q            macrocell86     1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell5   3766   5016   9807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 9936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_6     macrocell92   5447   7387   9936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10014p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_6    macrocell90   5369   7309  10014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10189p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q         macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_2  macrocell90   5885   7135  10189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 10419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell73   5884   6904  10419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 10419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell74   5884   6904  10419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10430p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6933
-------------------------------------   ---- 
End-of-path arrival time (ps)           6933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1020   1020   6247  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   5913   6933  10430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:Net_22\/main_2
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 10498p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q  macrocell86   1250   1250   5432  RISE       1
\SD:Net_22\/main_2         macrocell94   5576   6826  10498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell94         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10523p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580   7817  RISE       1
\SD:SPI0:BSPIM:state_0\/main_8              macrocell86     3220   6800  10523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10604p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4262  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_3    macrocell90   4780   6720  10604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q           macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell88   5446   6696  10627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10638p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:state_0\/main_0  macrocell86   5435   6685  10638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:Net_1\/main_0
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 10638p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q  macrocell84   1250   1250   7125  RISE       1
\SD:Net_1\/main_0          macrocell87   5435   6685  10638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_7/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 10826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_7/main_4  macrocell57   5247   6497  10826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell57         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_8/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 10826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_8/main_4  macrocell58   5247   6497  10826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell58         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_9/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 10826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_9/main_4  macrocell59   5247   6497  10826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell59         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10831p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:state_0\/main_6      macrocell86   4552   6492  10831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:state_2\/main_6      macrocell84   4451   6391  10932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 10932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   3673  RISE       1
\SD:SPI0:BSPIM:state_1\/main_6      macrocell85   4451   6391  10932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell92   1250   1250   6534  RISE       1
\SD:SPI0:BSPIM:state_0\/main_9  macrocell86   5121   6371  10952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10999p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q           macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell88   5074   6324  10999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11013p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:state_0\/main_1  macrocell86   5061   6311  11013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:Net_1\/main_1
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 11013p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q  macrocell85   1250   1250   7345  RISE       1
\SD:Net_1\/main_1          macrocell87   5061   6311  11013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 11048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell47   1250   1250   5016  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell46   5025   6275  11048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11088p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q        macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_2  macrocell92   4985   6235  11088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:state_2\/main_2  macrocell84   4969   6219  11104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:state_1\/main_2  macrocell85   4969   6219  11104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 11241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell82   5062   6082  11241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11253p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4912  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_7    macrocell90   4130   6070  11253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11258p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4917  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_5    macrocell90   4125   6065  11258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4923  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_4    macrocell90   4118   6058  11265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_3/q
Path End       : AMuxHw_Decoder_old_id_3/main_0
Capture Clock  : AMuxHw_Decoder_old_id_3/clock_0
Path slack     : 11376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_3/q                    macrocell43   1250   1250   5334  RISE       1
AMuxHw_Decoder_old_id_3/main_0  macrocell42   4698   5948  11376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_6/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 11391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_6/main_4  macrocell56   4682   5932  11391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell56         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_10/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 11391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q         macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_10/main_4  macrocell60   4682   5932  11391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_11/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 11391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q         macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_11/main_4  macrocell61   4682   5932  11391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell61         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11499p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4262  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_3     macrocell92   3885   5825  11499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11507p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4262  RISE       1
\SD:SPI0:BSPIM:state_0\/main_3      macrocell86   3876   5816  11507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11528p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4262  RISE       1
\SD:SPI0:BSPIM:state_2\/main_3      macrocell84   3856   5796  11528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11528p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4262  RISE       1
\SD:SPI0:BSPIM:state_1\/main_3      macrocell85   3856   5796  11528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11625p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell92   1250   1250   6534  RISE       1
\SD:SPI0:BSPIM:state_2\/main_9  macrocell84   4448   5698  11625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11625p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell92   1250   1250   6534  RISE       1
\SD:SPI0:BSPIM:state_1\/main_9  macrocell85   4448   5698  11625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11693p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q          macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_0  macrocell93   4380   5630  11693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:Net_22\/main_0
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 11880p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q  macrocell84   1250   1250   7125  RISE       1
\SD:Net_22\/main_0         macrocell94   4193   5443  11880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell94         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11883p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q         macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_0  macrocell90   4190   5440  11883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4912  RISE       1
\SD:SPI0:BSPIM:state_2\/main_7      macrocell84   3365   5305  12018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4912  RISE       1
\SD:SPI0:BSPIM:state_1\/main_7      macrocell85   3365   5305  12018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 12068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q          macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_1  macrocell93   4006   5256  12068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:Net_22\/main_1
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 12101p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q  macrocell85   1250   1250   7345  RISE       1
\SD:Net_22\/main_1         macrocell94   3972   5222  12101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell94         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4912  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_7     macrocell92   3227   5167  12156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12157p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4923  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_4     macrocell92   3227   5167  12157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 12157p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell81   4146   5166  12157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 12157p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1020   1020   6247  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell83   4146   5166  12157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12160p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4917  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_5     macrocell92   3223   5163  12160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 12166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q          macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_2  macrocell93   3908   5158  12166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12172p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4912  RISE       1
\SD:SPI0:BSPIM:state_0\/main_7      macrocell86   3211   5151  12172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4917  RISE       1
\SD:SPI0:BSPIM:state_2\/main_5      macrocell84   3210   5150  12173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4917  RISE       1
\SD:SPI0:BSPIM:state_1\/main_5      macrocell85   3210   5150  12173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_3/main_0
Capture Clock  : Net_5190_3/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_3/main_0               macrocell43   4127   5147  12176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_2/main_0
Capture Clock  : Net_5190_2/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_2/main_0               macrocell45   4127   5147  12176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_1/main_0               macrocell47   4127   5147  12176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_0/main_0               macrocell49   4127   5147  12176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4923  RISE       1
\SD:SPI0:BSPIM:state_2\/main_4      macrocell84   3198   5138  12185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4923  RISE       1
\SD:SPI0:BSPIM:state_1\/main_4      macrocell85   3198   5138  12185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_2/main_4  macrocell52   3882   5132  12191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell52         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_3/main_4  macrocell53   3882   5132  12191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell53         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_4/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 12191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_4/main_4  macrocell54   3882   5132  12191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell54         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_0/main_4  macrocell50   3869   5119  12205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell50         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_1/main_4  macrocell51   3869   5119  12205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell51         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_5/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 12205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell48   1250   1250   6535  RISE       1
AMuxHw_Decoder_one_hot_5/main_4  macrocell55   3869   5119  12205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell55         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 12257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q         macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_1  macrocell90   3816   5066  12257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_2/q
Path End       : cy_srff_2/main_2
Capture Clock  : cy_srff_2/clock_0
Path slack     : 12272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_2/q       macrocell41   1250   1250  12272  RISE       1
cy_srff_2/main_2  macrocell41   3801   5051  12272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_2/main_1
Capture Clock  : cy_srff_2/clock_0
Path slack     : 12344p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell10       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  12344  RISE       1
cy_srff_2/main_1                   macrocell41     2929   4979  12344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell52   3726   4976  12347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell52         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_3/main_3  macrocell53   3726   4976  12347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell53         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_4/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 12347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_4/main_3  macrocell54   3726   4976  12347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell54         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell52   3715   4965  12359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_3/main_1  macrocell53   3715   4965  12359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell53         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_4/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 12359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_4/main_1  macrocell54   3715   4965  12359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell54         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell50   3707   4957  12366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell50         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell51   3707   4957  12366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell51         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_5/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 12366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_5/main_3  macrocell55   3707   4957  12366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell55         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell50   3695   4945  12378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell51   3695   4945  12378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_5/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 12378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_5/main_1  macrocell55   3695   4945  12378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell55         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5205/main_1
Capture Clock  : Net_5205/clock_0
Path slack     : 12401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell10       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  12344  RISE       1
Net_5205/main_1                    macrocell40     2872   4922  12401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_7/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 12465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_7/main_3  macrocell57   3608   4858  12465  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_8/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 12465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_8/main_3  macrocell58   3608   4858  12465  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_9/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 12465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_9/main_3  macrocell59   3608   4858  12465  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell59         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_6/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 12467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_6/main_3  macrocell56   3606   4856  12467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell56         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_10/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 12467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q         macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_10/main_3  macrocell60   3606   4856  12467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_11/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 12467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q         macrocell46   1250   1250   6834  RISE       1
AMuxHw_Decoder_one_hot_11/main_3  macrocell61   3606   4856  12467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell61         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_6/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 12473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_6/main_1  macrocell56   3600   4850  12473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell56         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_10/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 12473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q         macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_10/main_1  macrocell60   3600   4850  12473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell60         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_11/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 12473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q         macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_11/main_1  macrocell61   3600   4850  12473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_7/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 12474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_7/main_1  macrocell57   3600   4850  12474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_8/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 12474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_8/main_1  macrocell58   3600   4850  12474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell58         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_9/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 12474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell42   1250   1250   6841  RISE       1
AMuxHw_Decoder_one_hot_9/main_1  macrocell59   3600   4850  12474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell59         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12497p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4917  RISE       1
\SD:SPI0:BSPIM:state_0\/main_5      macrocell86   2887   4827  12497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12498p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4923  RISE       1
\SD:SPI0:BSPIM:state_0\/main_4      macrocell86   2886   4826  12498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_7/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 12502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_7/main_2  macrocell57   3571   4821  12502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell57         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_8/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 12502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_8/main_2  macrocell58   3571   4821  12502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell58         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_9/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 12502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_9/main_2  macrocell59   3571   4821  12502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell59         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell52   3558   4808  12515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_3/main_2  macrocell53   3558   4808  12515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_4/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 12515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_4/main_2  macrocell54   3558   4808  12515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q       macrocell92   1250   1250   6534  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_8  macrocell92   3494   4744  12579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 12611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell66   1250   1250  12611  RISE       1
cy_srff_1/main_0  macrocell66   3462   4712  12611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_6/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 12658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_6/main_2  macrocell56   3416   4666  12658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell56         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_10/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 12658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q         macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_10/main_2  macrocell60   3416   4666  12658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_11/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 12658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q         macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_11/main_2  macrocell61   3416   4666  12658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell61         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell50   3389   4639  12685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell50         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell51   3389   4639  12685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell51         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_5/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 12685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell44   1250   1250   6831  RISE       1
AMuxHw_Decoder_one_hot_5/main_2  macrocell55   3389   4639  12685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell55         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_old_id_2/main_0
Capture Clock  : AMuxHw_Decoder_old_id_2/clock_0
Path slack     : 12701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                    macrocell45   1250   1250   5702  RISE       1
AMuxHw_Decoder_old_id_2/main_0  macrocell44   3373   4623  12701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell44         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 12722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell49   1250   1250   5715  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell48   3352   4602  12722  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell48         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12781p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q        macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_0  macrocell92   3293   4543  12781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12782p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:state_2\/main_0  macrocell84   3291   4541  12782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12782p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell84   1250   1250   7125  RISE       1
\SD:SPI0:BSPIM:state_1\/main_0  macrocell85   3291   4541  12782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SD:SPI0:BSPIM:BitCounter\/clock
Path slack     : 12898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -4060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:cnt_enable\/q       macrocell93   1250   1250  12898  RISE       1
\SD:SPI0:BSPIM:BitCounter\/enable  count7cell    2625   3875  12898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell4        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  12968  RISE       1
cy_srff_1/main_2                    macrocell66    2305   4355  12968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_3/clk_en
Capture Clock  : Net_5190_3/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_3/clk_en               macrocell43   4723   5743  12990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_2/clk_en
Capture Clock  : Net_5190_2/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_2/clk_en               macrocell45   4723   5743  12990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_1/clk_en               macrocell47   4723   5743  12990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
Net_5190_0/clk_en               macrocell49   4723   5743  12990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 13000p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q        macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_1  macrocell92   3073   4323  13000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_1
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 13014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_1    controlcell8   2050   2050  13014  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_0  macrocell109   2259   4309  13014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_0
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 13030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4294
-------------------------------------   ---- 
End-of-path arrival time (ps)           4294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_0    controlcell8   2050   2050  13030  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_1  macrocell107   2244   4294  13030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 13081p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:state_0\/main_2  macrocell86   2992   4242  13081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:Net_1\/main_2
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 13081p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q  macrocell86   1250   1250   5432  RISE       1
\SD:Net_1\/main_2          macrocell87   2992   4242  13081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13090p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q           macrocell86   1250   1250   5432  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell88   2984   4234  13090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 13151p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:state_2\/main_1  macrocell84   2923   4173  13151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 13151p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell85   1250   1250   7345  RISE       1
\SD:SPI0:BSPIM:state_1\/main_1  macrocell85   2923   4173  13151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_3/main_4
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5190_3/main_4  macrocell43   2622   3872  13451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_2/main_3
Capture Clock  : Net_5190_2/clock_0
Path slack     : 13451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5190_2/main_3  macrocell45   2622   3872  13451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell47   1250   1250   5016  RISE       1
Net_5190_1/main_2  macrocell47   2622   3872  13451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 13464p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:cnt_enable\/q       macrocell93   1250   1250  12898  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_3  macrocell93   2610   3860  13464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:Net_1\/q
Path End       : \SD:Net_1\/main_3
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 13535p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
\SD:Net_1\/q       macrocell87   1250   1250  13535  RISE       1
\SD:Net_1\/main_3  macrocell87   2539   3789  13535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MISO_ENCODER(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 13682p

Capture Clock Arrival Time                                500000
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. CLOCK_ENCODERS:F#1)   -479167
- Setup time                                               -3500
------------------------------------------------------   ------- 
End-of-path required time (ps)                             17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MISO_ENCODER(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
MISO_ENCODER(0)_SYNC/out                           synccell         1020   1020  13682  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell11   2631   3651  13682  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell11      0  500000  FALL       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_3/q
Path End       : Net_5190_3/main_2
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_3/q       macrocell43   1250   1250   5334  RISE       1
Net_5190_3/main_2  macrocell43   2311   3561  13762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:load_cond\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 13767p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:load_cond\/q       macrocell90   1250   1250  13767  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_8  macrocell90   2307   3557  13767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_3/main_3
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell45   1250   1250   5702  RISE       1
Net_5190_3/main_3  macrocell43   2306   3556  13767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_2/main_2
Capture Clock  : Net_5190_2/clock_0
Path slack     : 13767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell45   1250   1250   5702  RISE       1
Net_5190_2/main_2  macrocell45   2306   3556  13767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5205/q
Path End       : Net_5205/main_0
Capture Clock  : Net_5205/clock_0
Path slack     : 13768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5205/q       macrocell40   1250   1250  13768  RISE       1
Net_5205/main_0  macrocell40   2305   3555  13768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:Net_22\/q
Path End       : \SD:Net_22\/main_3
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 13781p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
\SD:Net_22\/q       macrocell94   1250   1250  13781  RISE       1
\SD:Net_22\/main_3  macrocell94   2292   3542  13781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell94         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_3/main_5
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49   1250   1250   5715  RISE       1
Net_5190_3/main_5  macrocell43   2291   3541  13782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_2/main_4
Capture Clock  : Net_5190_2/clock_0
Path slack     : 13782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49   1250   1250   5715  RISE       1
Net_5190_2/main_4  macrocell45   2291   3541  13782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell45         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_3
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49   1250   1250   5715  RISE       1
Net_5190_1/main_3  macrocell47   2291   3541  13782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49   1250   1250   5715  RISE       1
Net_5190_0/main_2  macrocell49   2291   3541  13782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell91   1250   1250  13832  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell88   2241   3491  13832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13840p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:mosi_hs_reg\/q       macrocell88   1250   1250  13840  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell88   2233   3483  13840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : cy_srff_2/main_0
Capture Clock  : cy_srff_2/clock_0
Path slack     : 13966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3357
-------------------------------------   ---- 
End-of-path arrival time (ps)           3357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12176  RISE       1
cy_srff_2/main_0                macrocell41   2337   3357  13966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 15999p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#48 vs. CLOCK_ENCODERS:R#2)   20833
- Recovery time                                              0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell17       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0       controlcell17   2050   2050   4147  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset  statusicell7    2784   4834  15999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 44450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12690
-------------------------------------   ----- 
End-of-path arrival time (ps)           12690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_1  macrocell8    5776   7026  44450  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell8    3350  10376  44450  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2314  12690  44450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 44979p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6190
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11331
-------------------------------------   ----- 
End-of-path arrival time (ps)           11331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell69     1250   1250  44979  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell5      4422   5672  44979  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell5      3350   9022  44979  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2309  11331  44979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 45809p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16191
-------------------------------------   ----- 
End-of-path arrival time (ps)           16191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  45809  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell9      2914   6494  45809  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell9      3350   9844  45809  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell2    6347  16191  45809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 46063p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell74     1250   1250  42762  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   9177  10427  46063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 48410p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell75   9330  10580  48410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 48418p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell77   9322  10572  48418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 48418p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell79   9322  10572  48418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 48418p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell81   9322  10572  48418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 48429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell69     1250   1250  44979  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   6811   8061  48429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 48963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  48963  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell6      3811   7391  48963  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell6      3350  10741  48963  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell1    2296  13037  48963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 50171p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell68     1250   1250  46186  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5069   6319  50171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 50913p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell69   1250   1250  44979  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell67   6827   8077  50913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 50913p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell69   1250   1250  44979  RISE       1
Net_6020/main_1                  macrocell71   6827   8077  50913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51093p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  48963  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell69     4317   7897  51093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 51421p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell78     1250   1250  46419  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3819   5069  51421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51514p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell77   6226   7476  51514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51514p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell81   6226   7476  51514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 51964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell73   5776   7026  51964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 51964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell74   5776   7026  51964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52067p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell75   5673   6923  52067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52113p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell68   1250   1250  46186  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell67   5627   6877  52113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 52113p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell68   1250   1250  46186  RISE       1
Net_6020/main_0                  macrocell71   5627   6877  52113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52312p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  52312  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell67     2308   6678  52312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52312p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell73     1250   1250  47311  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2928   4178  52312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52609p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell76   5131   6381  52609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52609p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell80   5131   6381  52609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52609p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell82   5131   6381  52609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52948p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell76   4792   6042  52948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52948p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell80   4792   6042  52948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52948p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell82   4792   6042  52948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53099p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3391
-------------------------------------   ---- 
End-of-path arrival time (ps)           3391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  48173  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   3201   3391  53099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53178p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell73   4562   5812  53178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53178p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell74   4562   5812  53178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53298p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  47650  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell75   3752   5692  53298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47657  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell75   3745   5685  53305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell69   1250   1250  44979  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell72   4422   5672  53318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  47679  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell75   3724   5664  53326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell76   4360   5610  53380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell80   4360   5610  53380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell74   1250   1250  42762  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell82   4360   5610  53380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 53442p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell70   1250   1250  45991  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell67   4298   5548  53442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 53442p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell70   1250   1250  45991  RISE       1
Net_6020/main_2                  macrocell71   4298   5548  53442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  47842  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell75   3560   5500  53490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53724p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell75   4016   5266  53724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 53737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell77   4003   5253  53737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 53737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell79   4003   5253  53737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 53737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell81   4003   5253  53737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell73   3785   5035  53955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell78   1250   1250  46419  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell74   3785   5035  53955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell75   3709   4959  54031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 54041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell77   3699   4949  54041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 54041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell79   3699   4949  54041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell81   3699   4949  54041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54223p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  47650  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell74   2827   4767  54223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47657  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell74   2819   4759  54231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 54238p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47657  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell76   2812   4752  54238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54238p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47657  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell80   2812   4752  54238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54238p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47657  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell82   2812   4752  54238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  47679  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell74   2798   4738  54252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 54261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  47650  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell76   2789   4729  54261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  47650  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell80   2789   4729  54261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  47650  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell82   2789   4729  54261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 54264p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  47679  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell76   2786   4726  54264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54264p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  47679  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell80   2786   4726  54264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54264p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  47679  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell82   2786   4726  54264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell70   1250   1250  45991  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell72   3409   4659  54331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54417p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  47842  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell74   2633   4573  54417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 54428p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  47842  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell76   2622   4562  54428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54428p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  47842  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell80   2622   4562  54428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54428p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  47842  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell82   2622   4562  54428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54488p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell72   1250   1250  54488  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell67   3252   4502  54488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell72   1250   1250  54488  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell68   3227   4477  54513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell72   1250   1250  54488  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell69   3227   4477  54513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell72   1250   1250  54488  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell70   3227   4477  54513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell68   1250   1250  46186  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell72   3215   4465  54525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54725p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  54725  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell78   2325   4265  54725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  54728  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell78   2322   4262  54728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54741p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  54741  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell78   2309   4249  54741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell78         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 54821p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell76   2919   4169  54821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54821p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell80   2919   4169  54821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54821p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell82   2919   4169  54821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell73   2915   4165  54825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell73   1250   1250  47311  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell74   2915   4165  54825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 54890p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell75     1250   1250  48743  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3230   4480  54890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell82   1250   1250  48397  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell80   2787   4037  54953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell82   1250   1250  48397  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell82   2787   4037  54953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 54963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell77   2777   4027  54963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 54963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell79   2777   4027  54963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell79         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell81   2777   4027  54963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell77   1250   1250  45663  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell75   2774   4024  54966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell82   1250   1250  48397  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell73   2768   4018  54972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell82   1250   1250  48397  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell74   2768   4018  54972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell70   1250   1250  45991  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell68   2629   3879  55111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell70   1250   1250  45991  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell69   2629   3879  55111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell70   1250   1250  45991  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell70   2629   3879  55111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 55131p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell76   2609   3859  55131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55131p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell80   2609   3859  55131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55131p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell82   2609   3859  55131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55131p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell73   2609   3859  55131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55131p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell76   1250   1250  47617  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell74   2609   3859  55131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 55290p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell81    1250   1250  55290  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell2   5460   6710  55290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell69   1250   1250  44979  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell68   2311   3561  55429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell69   1250   1250  44979  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell69   2311   3561  55429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell69   1250   1250  44979  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell70   2311   3561  55429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55431p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell68   1250   1250  46186  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell68   2309   3559  55431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55431p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell68   1250   1250  46186  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell69   2309   3559  55431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55431p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell68   1250   1250  46186  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell70   2309   3559  55431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell67   1250   1250  55434  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell67   2306   3556  55434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3382
-------------------------------------   ---- 
End-of-path arrival time (ps)           3382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  48173  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell68     3192   3382  55608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3382
-------------------------------------   ---- 
End-of-path arrival time (ps)           3382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  48173  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell69     3192   3382  55608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3382
-------------------------------------   ---- 
End-of-path arrival time (ps)           3382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  48173  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell70     3192   3382  55608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55860p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  55860  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell67     2940   3130  55860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  55860  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell68     2915   3105  55885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  55860  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell70     2915   3105  55885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 56512p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2478
-------------------------------------   ---- 
End-of-path arrival time (ps)           2478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  48173  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell72     2288   2478  56512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 57094p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell80    1250   1250  57094  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell2   3656   4906  57094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 475679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23821
-------------------------------------   ----- 
End-of-path arrival time (ps)           23821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  475679  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/main_5          macrocell20     8523  12103  475679  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/q               macrocell20     3350  15453  475679  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/status_6           statusicell6    8368  23821  475679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                             statusicell6        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 479389p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18511
-------------------------------------   ----- 
End-of-path arrival time (ps)           18511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell21  17261  18511  479389  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 479392p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18508
-------------------------------------   ----- 
End-of-path arrival time (ps)           18508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell22  17258  18508  479392  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell22      0  500000  FALL       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 479549p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19951
-------------------------------------   ----- 
End-of-path arrival time (ps)           19951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4    count7cell     1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:dpcounter_one\/main_0  macrocell17    9554  11494  479549  RISE       1
\SPI_IMU:BSPIM:dpcounter_one\/q       macrocell17    3350  14844  479549  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_3     statusicell5   5107  19951  479549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                             statusicell5        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 480459p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17441
-------------------------------------   ----- 
End-of-path arrival time (ps)           17441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell20  16191  17441  480459  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell20      0  500000  FALL       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 480462p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17438
-------------------------------------   ----- 
End-of-path arrival time (ps)           17438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                                   macrocell116    1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell16  16188  17438  480462  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  500000  FALL       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 480462p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17438
-------------------------------------   ----- 
End-of-path arrival time (ps)           17438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell19  16188  17438  480462  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell19      0  500000  FALL       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 481327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18173
-------------------------------------   ----- 
End-of-path arrival time (ps)           18173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/main_1  macrocell18    8169   9419  481327  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/q       macrocell18    3350  12769  481327  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_0   statusicell5   5405  18173  481327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                             statusicell5        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_2
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 481426p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15064
-------------------------------------   ----- 
End-of-path arrival time (ps)           15064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell98    1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_2  macrocell101  13814  15064  481426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 481531p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16369
-------------------------------------   ----- 
End-of-path arrival time (ps)           16369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                          macrocell116    1250   1250  479389  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/clk_en  statusicell10  15119  16369  481531  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell10       0  500000  FALL       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 481745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14745
-------------------------------------   ----- 
End-of-path arrival time (ps)           14745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell96    1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_0  macrocell101  13495  14745  481745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 481994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14496
-------------------------------------   ----- 
End-of-path arrival time (ps)           14496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q         macrocell98    1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_2  macrocell102  13246  14496  481994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_1459/main_3
Capture Clock  : Net_1459/clock_0
Path slack     : 482459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14031
-------------------------------------   ----- 
End-of-path arrival time (ps)           14031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell98   1250   1250  481426  RISE       1
Net_1459/main_3            macrocell62  12781  14031  482459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_3044/main_2
Capture Clock  : Net_3044/clock_0
Path slack     : 482459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14031
-------------------------------------   ----- 
End-of-path arrival time (ps)           14031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell98   1250   1250  481426  RISE       1
Net_3044/main_2            macrocell99  12781  14031  482459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 482459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14031
-------------------------------------   ----- 
End-of-path arrival time (ps)           14031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q        macrocell98    1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_2  macrocell106  12781  14031  482459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_3
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 482536p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13954
-------------------------------------   ----- 
End-of-path arrival time (ps)           13954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb    datapathcell6   5360   5360  482536  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_3  macrocell101    8594  13954  482536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 483092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13398
-------------------------------------   ----- 
End-of-path arrival time (ps)           13398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q         macrocell96    1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_0  macrocell102  12148  13398  483092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_1459/main_1
Capture Clock  : Net_1459/clock_0
Path slack     : 483105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell96   1250   1250  481745  RISE       1
Net_1459/main_1            macrocell62  12135  13385  483105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_3044/main_0
Capture Clock  : Net_3044/clock_0
Path slack     : 483105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell96   1250   1250  481745  RISE       1
Net_3044/main_0            macrocell99  12135  13385  483105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 483105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q        macrocell96    1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_0  macrocell106  12135  13385  483105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 483470p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13020
-------------------------------------   ----- 
End-of-path arrival time (ps)           13020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q         macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_1  macrocell102  11770  13020  483470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 483483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13007
-------------------------------------   ----- 
End-of-path arrival time (ps)           13007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_1  macrocell101  11757  13007  483483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_1459/main_2
Capture Clock  : Net_1459/clock_0
Path slack     : 483487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell97   1250   1250  481327  RISE       1
Net_1459/main_2            macrocell62  11753  13003  483487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_3044/main_1
Capture Clock  : Net_3044/clock_0
Path slack     : 483487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell97   1250   1250  481327  RISE       1
Net_3044/main_1            macrocell99  11753  13003  483487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 483487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q        macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_1  macrocell106  11753  13003  483487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_4
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 484027p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4   count7cell     1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_4  macrocell101  10523  12463  484027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 484197p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13703
-------------------------------------   ----- 
End-of-path arrival time (ps)           13703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                                   macrocell116    1250   1250  479389  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell14  12453  13703  484197  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell14       0  500000  FALL       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 484197p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13703
-------------------------------------   ----- 
End-of-path arrival time (ps)           13703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell13  12453  13703  484197  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell13      0  500000  FALL       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 484197p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13703
-------------------------------------   ----- 
End-of-path arrival time (ps)           13703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_3376/q                          macrocell116   1250   1250  479389  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/clk_en  statusicell9  12453  13703  484197  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell9        0  500000  FALL       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 484251p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell14  12399  13649  484251  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell14      0  500000  FALL       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_7
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 484710p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11780
-------------------------------------   ----- 
End-of-path arrival time (ps)           11780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1   count7cell     1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_7  macrocell101   9840  11780  484710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 484944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb   datapathcell6   5360   5360  482536  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_3  macrocell100    6186  11546  484944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 484944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb        datapathcell6   5360   5360  482536  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/main_0  macrocell103    6186  11546  484944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 484996p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_3    macrocell102   9554  11494  484996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_6
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 485097p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11393
-------------------------------------   ----- 
End-of-path arrival time (ps)           11393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2   count7cell     1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_6  macrocell101   9453  11393  485097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 485124p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12776
-------------------------------------   ----- 
End-of-path arrival time (ps)           12776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell12  11526  12776  485124  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell12      0  500000  FALL       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_5
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 485158p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell     1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_5  macrocell101   9392  11332  485158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 485272p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell     1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_6    macrocell102   9278  11218  485272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 485501p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell98    1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_2  macrocell100   9739  10989  485501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 485676p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell     1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_5    macrocell102   8874  10814  485676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 485679p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell11  10971  12221  485679  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell11      0  500000  FALL       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 485730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_4    macrocell102   8820  10760  485730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486201p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8480
------------------------------------------------   ------ 
End-of-path required time (ps)                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell97     1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   4069   5319  486201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486202p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8480
------------------------------------------------   ------ 
End-of-path required time (ps)                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell96     1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   4068   5318  486202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 486218p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10272
-------------------------------------   ----- 
End-of-path arrival time (ps)           10272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_1  macrocell100   9022  10272  486218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486322p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8480
------------------------------------------------   ------ 
End-of-path required time (ps)                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell98     1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   3948   5198  486322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 486499p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_7    macrocell102   8051   9991  486499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_8
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 486518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0   count7cell     1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_8  macrocell101   8032   9972  486518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 486584p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell18  10066  11316  486584  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell18      0  500000  FALL       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 486796p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell96    1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_0  macrocell100   8444   9694  486796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 487362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9128
-------------------------------------   ---- 
End-of-path arrival time (ps)           9128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  487362  RISE       1
\SPI_IMU:BSPIM:state_1\/main_8              macrocell97     5548   9128  487362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 487511p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                                   macrocell116    1250   1250  479389  RISE       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell15   9139  10389  487511  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell15       0  500000  FALL       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 487511p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell17   9139  10389  487511  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell17      0  500000  FALL       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 487565p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10335
-------------------------------------   ----- 
End-of-path arrival time (ps)           10335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_3376/q                          macrocell116   1250   1250  479389  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/clk_en  statusicell8   9085  10335  487565  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell8        0  500000  FALL       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 487896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  487362  RISE       1
\SPI_IMU:BSPIM:state_2\/main_8              macrocell96     5014   8594  487896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 487896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  487362  RISE       1
\SPI_IMU:BSPIM:state_0\/main_3              macrocell98     5014   8594  487896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_8
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 487896p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  487362  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_8          macrocell104    5014   8594  487896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 488085p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell16   8565   9815  488085  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell16      0  500000  FALL       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 488954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell97   1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:state_1\/main_1  macrocell97   6286   7536  488954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 488954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q          macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_1  macrocell105   6286   7536  488954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 489066p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  489066  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell63    6214   7424  489066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 489340p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  489340  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2310   4600  489340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 489789p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell63     1250   1250  489789  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2901   4151  489789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 489943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell    1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell95   4607   6547  489943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 489943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:state_2\/main_4      macrocell96   4607   6547  489943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_4
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 489943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_4  macrocell104   4607   6547  489943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_9969/main_2
Capture Clock  : Net_9969/clock_0
Path slack     : 490349p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  490349  RISE       1
Net_9969/main_2                            macrocell64     3631   6141  490349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9969/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_9990/main_1
Capture Clock  : Net_9990/clock_0
Path slack     : 490414p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   2430   2430  490414  RISE       1
Net_9990/main_1                            macrocell65     3646   6076  490414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9990/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 490474p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:state_1\/main_4      macrocell97   4076   6016  490474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490474p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477022  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_4   macrocell105   4076   6016  490474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_9969/main_1
Capture Clock  : Net_9969/clock_0
Path slack     : 490543p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   2300   2300  490543  RISE       1
Net_9969/main_1                            macrocell64     3647   5947  490543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9969/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 490913p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6987
-------------------------------------   ---- 
End-of-path arrival time (ps)           6987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell116     1250   1250  479389  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell15   5737   6987  490913  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell15      0  500000  FALL       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491148p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell96   1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:state_1\/main_0  macrocell97   4092   5342  491148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491148p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q          macrocell96    1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_0  macrocell105   4092   5342  491148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell96   1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:state_2\/main_0  macrocell96   4086   5336  491154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 491154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell96   1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:state_0\/main_0  macrocell98   4086   5336  491154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_0
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell96    1250   1250  481745  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_0  macrocell104   4086   5336  491154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 491160p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2   count7cell    1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_2  macrocell95   3390   5330  491160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491160p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:state_2\/main_5      macrocell96   3390   5330  491160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_5
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491160p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell     1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_5  macrocell104   3390   5330  491160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491168p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:state_1\/main_5      macrocell97   3382   5322  491168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491168p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell     1940   1940  476968  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_5   macrocell105   3382   5322  491168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491176p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell97   1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:state_2\/main_1  macrocell96   4064   5314  491176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 491176p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell97   1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:state_0\/main_1  macrocell98   4064   5314  491176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_1
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491176p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell97    1250   1250  481327  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_1  macrocell104   4064   5314  491176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell98   1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:state_2\/main_2  macrocell96   3937   5187  491303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 491303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell98   1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:state_0\/main_2  macrocell98   3937   5187  491303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_2
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell98    1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_2  macrocell104   3937   5187  491303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 491317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4   count7cell    1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_0  macrocell95   3233   5173  491317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:state_2\/main_3      macrocell96   3233   5173  491317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_3
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_3  macrocell104   3233   5173  491317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491323p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:state_1\/main_3      macrocell97   3227   5167  491323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491323p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940  476288  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_3   macrocell105   3227   5167  491323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell98   1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:state_1\/main_2  macrocell97   3809   5059  491431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q          macrocell98    1250   1250  481426  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_2  macrocell105   3809   5059  491431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 491475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0   count7cell    1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_4  macrocell95   3075   5015  491475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:state_2\/main_7      macrocell96   3075   5015  491475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_7
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_7  macrocell104   3075   5015  491475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 491479p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1   count7cell    1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_3  macrocell95   3071   5011  491479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491479p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:state_2\/main_6      macrocell96   3071   5011  491479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_6
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491479p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell     1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_6  macrocell104   3071   5011  491479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:state_1\/main_7      macrocell97   3063   5003  491487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477791  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_7   macrocell105   3063   5003  491487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:state_1\/main_6      macrocell97   3061   5001  491489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell     1940   1940  476563  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_6   macrocell105   3061   5001  491489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_IMU:BSPIM:BitCounter\/clock
Path slack     : 491531p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell105   1250   1250  491531  RISE       1
\SPI_IMU:BSPIM:BitCounter\/enable  count7cell     3159   4409  491531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1459/q
Path End       : Net_1459/main_0
Capture Clock  : Net_1459/clock_0
Path slack     : 491752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1459/q       macrocell62   1250   1250  491752  RISE       1
Net_1459/main_0  macrocell62   3488   4738  491752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_hs_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 492059p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:mosi_hs_reg\/q       macrocell100   1250   1250  492059  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_4  macrocell100   3181   4431  492059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_9969/main_0
Capture Clock  : Net_9969/clock_0
Path slack     : 492345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  489789  RISE       1
Net_9969/main_0                       macrocell64   2895   4145  492345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9969/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_9990/main_0
Capture Clock  : Net_9990/clock_0
Path slack     : 492345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  489789  RISE       1
Net_9990/main_0                       macrocell65   2895   4145  492345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9990/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:ld_ident\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_10
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 492453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:ld_ident\/q            macrocell106   1250   1250  492453  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_10  macrocell101   2787   4037  492453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:prevCompare\/q
Path End       : Net_3426/main_1
Capture Clock  : Net_3426/clock_0
Path slack     : 492469p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:prevCompare\/q  macrocell113   1250   1250  492469  RISE       1
Net_3426/main_1                         macrocell117   2771   4021  492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:ld_ident\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 492469p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:ld_ident\/q       macrocell106   1250   1250  492453  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_3  macrocell106   2771   4021  492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_9
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 492534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q   macrocell104   1250   1250  492534  RISE       1
\SPI_IMU:BSPIM:state_2\/main_9  macrocell96    2706   3956  492534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell96         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_9
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 492534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q       macrocell104   1250   1250  492534  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_9  macrocell104   2706   3956  492534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_9
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 492550p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q   macrocell104   1250   1250  492534  RISE       1
\SPI_IMU:BSPIM:state_1\/main_9  macrocell97    2690   3940  492550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492550p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q      macrocell104   1250   1250  492534  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_8  macrocell105   2690   3940  492550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3044/q
Path End       : Net_3044/main_3
Capture Clock  : Net_3044/clock_0
Path slack     : 492611p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                           macrocell99         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_3044/q       macrocell99   1250   1250  492611  RISE       1
Net_3044/main_3  macrocell99   2629   3879  492611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_pre_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_9
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 492943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:mosi_pre_reg\/q       macrocell101   1250   1250  492943  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_9  macrocell101   2297   3547  492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_cond\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:load_cond\/q       macrocell102   1250   1250  492945  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_8  macrocell102   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell102        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 492951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:mosi_from_dp_reg\/q  macrocell103   1250   1250  492951  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_5  macrocell100   2289   3539  492951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:overflow_reg_i\/q
Path End       : Net_3426/main_0
Capture Clock  : Net_3426/clock_0
Path slack     : 492952p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:overflow_reg_i\/q  macrocell111   1250   1250  492952  RISE       1
Net_3426/main_0                            macrocell117   2288   3538  492952  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_9
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 493010p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell105   1250   1250  491531  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_9  macrocell105   2230   3480  493010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell105        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_rx_data\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 493651p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2850
------------------------------------------------   ------ 
End-of-path required time (ps)                     497150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:load_rx_data\/q     macrocell95     1250   1250  493651  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load  datapathcell6   2249   3499  493651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 976022p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell13       0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell13    1210   1210  976022  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_0         macrocell33      6936   8146  976022  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell33      3350  11496  976022  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell10   6292  17788  976022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 982964p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        13536
-------------------------------------   ------ 
End-of-path arrival time (ps)           513536
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell14      0  500000  FALL       1

Data path
pin name                                           model name      delay      AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/so_comb   datapathcell14   5160  505160  982964  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell15   8376  513536  982964  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell15      0  500000  FALL       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 983011p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        13489
-------------------------------------   ------ 
End-of-path arrival time (ps)           513489
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell18      0  500000  FALL       1

Data path
pin name                                           model name      delay      AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/so_comb   datapathcell18   5160  505160  983011  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell19   8329  513489  983011  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell19      0  500000  FALL       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 985330p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         8660
-------------------------------------   ------ 
End-of-path arrival time (ps)           508660
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell15       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell15    1210  501210  985330  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell15   7450  508660  985330  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell15      0  500000  FALL       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 986656p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10494
-------------------------------------   ------ 
End-of-path arrival time (ps)           510494
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell19   9244  510494  986656  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell19      0  500000  FALL       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 986659p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10491
-------------------------------------   ------ 
End-of-path arrival time (ps)           510491
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell20   9241  510491  986659  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell20      0  500000  FALL       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 986886p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10264
-------------------------------------   ------ 
End-of-path arrival time (ps)           510264
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell15   9014  510264  986886  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell15      0  500000  FALL       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 987102p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6888
-------------------------------------   ------ 
End-of-path arrival time (ps)           506888
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell15       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell15    1210  501210  985330  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell16   5678  506888  987102  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell16      0  500000  FALL       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 987171p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6819
-------------------------------------   ------ 
End-of-path arrival time (ps)           506819
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell15       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell15    1210  501210  985330  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell18   5609  506819  987171  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell18      0  500000  FALL       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 987270p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9880
-------------------------------------   ------ 
End-of-path arrival time (ps)           509880
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell13   8630  509880  987270  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell13      0  500000  FALL       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 987659p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6331
-------------------------------------   ------ 
End-of-path arrival time (ps)           506331
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell15       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell15    1210  501210  985330  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell17   5121  506331  987659  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell17      0  500000  FALL       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 987695p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9455
-------------------------------------   ------ 
End-of-path arrival time (ps)           509455
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell14   8205  509455  987695  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell14      0  500000  FALL       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 987746p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9404
-------------------------------------   ------ 
End-of-path arrival time (ps)           509404
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell22   8154  509404  987746  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell22      0  500000  FALL       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 987750p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9400
-------------------------------------   ------ 
End-of-path arrival time (ps)           509400
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell21   8150  509400  987750  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 988081p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1499500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        11419
-------------------------------------   ------ 
End-of-path arrival time (ps)           511419
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                              model name     delay      AT   slack  edge  Fanout
------------------------------------  -------------  -----  ------  ------  ----  ------
Net_3426/q                            macrocell117    1250  501250  986656  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/status_1  statusicell10  10169  511419  988081  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell10       0  500000  FALL       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10542
-------------------------------------   ----- 
End-of-path arrival time (ps)           10542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell10   2300   2300  983263  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/main_0            macrocell32      2589   4889  988958  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/q                 macrocell32      3350   8239  988958  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2303  10542  988958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 989070p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         4920
-------------------------------------   ------ 
End-of-path arrival time (ps)           504920
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell14       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell14    1210  501210  989070  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell12   3710  504920  989070  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell12      0  500000  FALL       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 989072p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1499500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10428
-------------------------------------   ------ 
End-of-path arrival time (ps)           510428
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                              model name    delay      AT   slack  edge  Fanout
------------------------------------  ------------  -----  ------  ------  ----  ------
Net_3426/q                            macrocell117   1250  501250  986656  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/status_1  statusicell9   9178  510428  989072  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell9        0  500000  FALL       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 989073p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         4917
-------------------------------------   ------ 
End-of-path arrival time (ps)           504917
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell14       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell14    1210  501210  989070  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell11   3707  504917  989073  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell11      0  500000  FALL       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 989091p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         4899
-------------------------------------   ------ 
End-of-path arrival time (ps)           504899
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1210  501210  989091  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell21   3689  504899  989091  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 989093p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         4897
-------------------------------------   ------ 
End-of-path arrival time (ps)           504897
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1210  501210  989091  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell22   3687  504897  989093  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell22      0  500000  FALL       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989097p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell10   2430   2430  989097  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/main_0            macrocell31      2311   4741  989097  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/q                 macrocell31      3350   8091  989097  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0    statusicell7     2312  10403  989097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 989307p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         7843
-------------------------------------   ------ 
End-of-path arrival time (ps)           507843
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell12   6593  507843  989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell12      0  500000  FALL       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 989310p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         7840
-------------------------------------   ------ 
End-of-path arrival time (ps)           507840
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell11   6590  507840  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell11      0  500000  FALL       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 990157p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         3833
-------------------------------------   ------ 
End-of-path arrival time (ps)           503833
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell14       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell14    1210  501210  989070  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell13   2623  503833  990157  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell13      0  500000  FALL       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 990159p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         3831
-------------------------------------   ------ 
End-of-path arrival time (ps)           503831
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell14       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell14    1210  501210  989070  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell14   2621  503831  990159  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell14      0  500000  FALL       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 990177p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         3813
-------------------------------------   ------ 
End-of-path arrival time (ps)           503813
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1210  501210  989091  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell20   2603  503813  990177  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell20      0  500000  FALL       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 990180p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         3810
-------------------------------------   ------ 
End-of-path arrival time (ps)           503810
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1210  501210  989091  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell19   2600  503810  990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell19      0  500000  FALL       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 990742p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6408
-------------------------------------   ------ 
End-of-path arrival time (ps)           506408
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell18   5158  506408  990742  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell18      0  500000  FALL       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:count_stored_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:count_stored_i\/clock_0
Path slack     : 990848p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3376/q                                      macrocell116   1250   1250  978526  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/main_0  macrocell115   4392   5642  990848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/clock_0            macrocell115        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 991494p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         5656
-------------------------------------   ------ 
End-of-path arrival time (ps)           505656
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell16   4406  505656  991494  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell16      0  500000  FALL       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 991587p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell10   2300   2300  983263  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0      macrocell111     2603   4903  991587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell111        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:prevCompare\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:prevCompare\/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell10   2430   2430  989097  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/main_0         macrocell113     2311   4741  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell113        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 992045p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         5105
-------------------------------------   ------ 
End-of-path arrival time (ps)           505105
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell117     1250  501250  986656  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell17   3855  505105  992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell17      0  500000  FALL       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 992750p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1499500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6750
-------------------------------------   ------ 
End-of-path arrival time (ps)           506750
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell117        0  500000  FALL       1

Data path
pin name                              model name    delay      AT   slack  edge  Fanout
------------------------------------  ------------  -----  ------  ------  ----  ------
Net_3426/q                            macrocell117   1250  501250  986656  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell8   5500  506750  992750  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell8        0  500000  FALL       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell10   2290   2290  993075  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell7     4135   6425  993075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell11      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell11    520  500520  996460  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell12      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell12      0  500000  FALL       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell12      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell12    520  500520  996460  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell13      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell13      0  500000  FALL       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell13      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell13    520  500520  996460  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell14      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell14      0  500000  FALL       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell15      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell15    520  500520  996460  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell16      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell16      0  500000  FALL       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell16      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell16    520  500520  996460  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell17      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell17      0  500000  FALL       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell17      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell17    520  500520  996460  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell18      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell18      0  500000  FALL       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell19      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell19    520  500520  996460  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell20      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell20      0  500000  FALL       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell20      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell20    520  500520  996460  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell21      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell21      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell21    520  500520  996460  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell22      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell22      0  500000  FALL       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2538   6038  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11168  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11168  1999984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999986365p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell109        0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:runmode_enable\/q        macrocell109    1250   1250  1999986365  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   6325   7575  1999986365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999987711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/clock                  controlcell9        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  1999987711  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_1      macrocell109   7569   8779  1999987711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1999987902p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2538   6038  1999987902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999987903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2537   6037  1999987903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:runmode_enable\/q
Path End       : Net_7667/main_0
Capture Clock  : Net_7667/clock_0
Path slack     : 1999988903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT       slack  edge  Fanout
------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:runmode_enable\/q  macrocell109   1250   1250  1999986365  RISE       1
Net_7667/main_0                       macrocell110   6337   7587  1999988903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999989174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/clock                  controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  1999989174  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_0      macrocell107   6106   7316  1999989174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999989427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   2290   2290  1999989427  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   2223   4513  1999989427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999989691p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q         macrocell107    1250   1250  1999986528  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2999   4249  1999989691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1999989828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4112
-------------------------------------   ---- 
End-of-path arrival time (ps)           4112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q         macrocell107    1250   1250  1999986528  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   2862   4112  1999989828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5579/main_2
Capture Clock  : Net_5579/clock_0
Path slack     : 1999990507p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  1999990507  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  1999990507  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  1999990507  RISE       1
Net_5579/main_2                             macrocell108    2233   5983  1999990507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_5579/main_1
Capture Clock  : Net_5579/clock_0
Path slack     : 1999990746p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell7   1240   1240  1999990746  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell8      0   1240  1999990746  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell8   2270   3510  1999990746  RISE       1
Net_5579/main_1                             macrocell108    2234   5744  1999990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_7667/main_2
Capture Clock  : Net_7667/clock_0
Path slack     : 1999991739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  1999991739  RISE       1
Net_7667/main_2                            macrocell110    2241   4751  1999991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_7667/main_1
Capture Clock  : Net_7667/clock_0
Path slack     : 1999991936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell9   2300   2300  1999991936  RISE       1
Net_7667/main_1                            macrocell110    2254   4554  1999991936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : Net_5579/main_0
Capture Clock  : Net_5579/clock_0
Path slack     : 1999992249p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT       slack  edge  Fanout
------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q  macrocell107   1250   1250  1999986528  RISE       1
Net_5579/main_0                       macrocell108   2991   4241  1999992249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell108        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

