// Seed: 3157305713
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7
);
  assign id_9[1] = 1;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output tri id_6
);
  assign id_6 = 1'b0;
  module_0(
      id_0, id_5, id_5, id_2, id_5, id_0, id_1, id_1
  );
endmodule
