#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 22 16:56:11 2023
# Process ID: 2808
# Current directory: C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15120 C:\Users\UserTP\Desktop\Project_FPGA\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/vivado.log
# Journal file: C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new
close [ open C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd w ]
add_files C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DCC_FRAME_GENERATOR [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
