#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff94350db80 .scope module, "test" "test" 2 93;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "but_R";
    .port_info 3 /INPUT 1 "but_G";
    .port_info 4 /INPUT 1 "but_B";
    .port_info 5 /OUTPUT 4 "out_R";
    .port_info 6 /OUTPUT 4 "out_G";
    .port_info 7 /OUTPUT 4 "out_B";
    .port_info 8 /OUTPUT 1 "Hsync";
    .port_info 9 /OUTPUT 1 "Vsync";
v0x7ff943527670_0 .net "Hsync", 0 0, v0x7ff9435056a0_0;  1 drivers
v0x7ff943527700_0 .net "Vsync", 0 0, v0x7ff943526760_0;  1 drivers
o0x7ff943732068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff9435277b0_0 .net "but_B", 0 0, o0x7ff943732068;  0 drivers
o0x7ff943732098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff943527880_0 .net "but_G", 0 0, o0x7ff943732098;  0 drivers
o0x7ff9437320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff943527930_0 .net "but_R", 0 0, o0x7ff9437320c8;  0 drivers
o0x7ff9437324b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff943527a00_0 .net "clk", 0 0, o0x7ff9437324b8;  0 drivers
v0x7ff943527ab0_0 .net "div_clk", 0 0, v0x7ff9435274c0_0;  1 drivers
v0x7ff943527b80_0 .net "out_B", 3 0, v0x7ff943526c10_0;  1 drivers
v0x7ff943527c10_0 .net "out_G", 3 0, v0x7ff943526d20_0;  1 drivers
v0x7ff943527d20_0 .net "out_R", 3 0, v0x7ff943526dd0_0;  1 drivers
o0x7ff943732218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff943527db0_0 .net "rst", 0 0, o0x7ff943732218;  0 drivers
S_0x7ff943505440 .scope module, "u_VGA_control" "VGA_control" 2 99, 2 22 0, S_0x7ff94350db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "but_R";
    .port_info 3 /INPUT 1 "but_G";
    .port_info 4 /INPUT 1 "but_B";
    .port_info 5 /OUTPUT 4 "out_R";
    .port_info 6 /OUTPUT 4 "out_G";
    .port_info 7 /OUTPUT 4 "out_B";
    .port_info 8 /OUTPUT 1 "Hsync";
    .port_info 9 /OUTPUT 1 "Vsync";
v0x7ff9435056a0_0 .var "Hsync", 0 0;
v0x7ff943526760_0 .var "Vsync", 0 0;
v0x7ff943526800_0 .net "but_B", 0 0, o0x7ff943732068;  alias, 0 drivers
v0x7ff943526890_0 .net "but_G", 0 0, o0x7ff943732098;  alias, 0 drivers
v0x7ff943526930_0 .net "but_R", 0 0, o0x7ff9437320c8;  alias, 0 drivers
v0x7ff943526a10_0 .net "clk", 0 0, v0x7ff9435274c0_0;  alias, 1 drivers
v0x7ff943526ab0_0 .var "counter_x", 9 0;
v0x7ff943526b60_0 .var "counter_y", 9 0;
v0x7ff943526c10_0 .var "out_B", 3 0;
v0x7ff943526d20_0 .var "out_G", 3 0;
v0x7ff943526dd0_0 .var "out_R", 3 0;
v0x7ff943526e80_0 .net "rst", 0 0, o0x7ff943732218;  alias, 0 drivers
v0x7ff943526f20_0 .var "tmp_b", 3 0;
v0x7ff943526fd0_0 .var "tmp_g", 3 0;
v0x7ff943527080_0 .var "tmp_r", 3 0;
E_0x7ff9435141c0 .event posedge, v0x7ff943526800_0;
E_0x7ff94350fd80 .event posedge, v0x7ff943526890_0;
E_0x7ff94350f4a0 .event posedge, v0x7ff943526930_0;
E_0x7ff94350f290/0 .event negedge, v0x7ff943526e80_0;
E_0x7ff94350f290/1 .event posedge, v0x7ff943526a10_0;
E_0x7ff94350f290 .event/or E_0x7ff94350f290/0, E_0x7ff94350f290/1;
E_0x7ff943505a30 .event posedge, v0x7ff943526a10_0;
S_0x7ff943527220 .scope module, "u_clk_div" "clk_div" 2 98, 2 3 0, S_0x7ff94350db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "div_clk";
v0x7ff943527410_0 .net "clk", 0 0, o0x7ff9437324b8;  alias, 0 drivers
v0x7ff9435274c0_0 .var "div_clk", 0 0;
v0x7ff943527580_0 .net "rst", 0 0, o0x7ff943732218;  alias, 0 drivers
E_0x7ff9435273e0/0 .event negedge, v0x7ff943526e80_0;
E_0x7ff9435273e0/1 .event posedge, v0x7ff943527410_0;
E_0x7ff9435273e0 .event/or E_0x7ff9435273e0/0, E_0x7ff9435273e0/1;
    .scope S_0x7ff943527220;
T_0 ;
    %wait E_0x7ff9435273e0;
    %load/vec4 v0x7ff943527580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff9435274c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff9435274c0_0;
    %inv;
    %store/vec4 v0x7ff9435274c0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff943505440;
T_1 ;
    %wait E_0x7ff943505a30;
    %load/vec4 v0x7ff943526ab0_0;
    %cmpi/u 799, 0, 10;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7ff943526ab0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7ff943526ab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff943526ab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff943505440;
T_2 ;
    %wait E_0x7ff943505a30;
    %load/vec4 v0x7ff943526ab0_0;
    %cmpi/e 799, 0, 10;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7ff943526b60_0;
    %cmpi/u 525, 0, 10;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x7ff943526b60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7ff943526b60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff943526b60_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff943505440;
T_3 ;
    %wait E_0x7ff94350f290;
    %load/vec4 v0x7ff943526e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff943526dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff943526d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff943526c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x7ff943526ab0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ff943526ab0_0;
    %cmpi/u 96, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x7ff9435056a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x7ff943526b60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ff943526b60_0;
    %cmpi/u 2, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x7ff943526760_0, 0;
    %pushi/vec4 96, 0, 10;
    %load/vec4 v0x7ff943526ab0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ff943526ab0_0;
    %cmpi/u 144, 0, 10;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff943526dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff943526d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff943526c10_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7ff943527080_0;
    %assign/vec4 v0x7ff943526dd0_0, 0;
    %load/vec4 v0x7ff943526fd0_0;
    %assign/vec4 v0x7ff943526d20_0, 0;
    %load/vec4 v0x7ff943526f20_0;
    %assign/vec4 v0x7ff943526c10_0, 0;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff943505440;
T_4 ;
    %wait E_0x7ff94350f4a0;
    %load/vec4 v0x7ff943527080_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff943527080_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff943505440;
T_5 ;
    %wait E_0x7ff94350fd80;
    %load/vec4 v0x7ff943526fd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff943526fd0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff943505440;
T_6 ;
    %wait E_0x7ff9435141c0;
    %load/vec4 v0x7ff943526f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff943526f20_0, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "lab_final.v";
