Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 30 14:58:00 2020
| Host         : LAPTOP-CH7L8TQ9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[0]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[10]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[1]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[2]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[3]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[4]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[7]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[8]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[9]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[0]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[1]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[3]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[4]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[5]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[6]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[7]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[8]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: change/key_0/inst/key_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_11/inst/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.596     -213.380                     24                 1808        0.053        0.000                      0                 1808       -0.155       -0.155                       1                  1207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
clk_10/inst/clk_in1                          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0                         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                               1.811        0.000                      0                  707        0.067        0.000                      0                  707        3.000        0.000                       0                   462  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
clk_10/inst/clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                             -18.596     -213.380                     24                  246        0.157        0.000                      0                  246        4.500        0.000                       0                   254  
  clk_out2_clk_wiz_0                               0.726        0.000                      0                  237        0.154        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0                              94.651        0.000                      0                   42        0.253        0.000                      0                   42       49.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             8.052        0.000                      0                  469        0.053        0.000                      0                  469        9.022        0.000                       0                   284  
sys_clk_pin                                        6.023        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  PixelClkIO                5.309        0.000                      0                   38        0.178        0.000                      0                   38  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        5.113        0.000                      0                    1        0.300        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.544        0.000                      0                    4        0.410        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.859ns (22.999%)  route 6.224ns (77.001%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.999     7.134    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.150     7.284 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_15/O
                         net (fo=6, routed)           1.274     8.558    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.328     8.886 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.706     9.592    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.716 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.716    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X33Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.008    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.031    11.527    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 2.077ns (25.817%)  route 5.968ns (74.183%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.884     7.019    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.116     7.135 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_16/O
                         net (fo=4, routed)           1.163     8.298    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.356     8.654 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.676     9.330    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I1_O)        0.348     9.678 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.678    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X33Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.008    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.029    11.525    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.064ns (25.678%)  route 5.974ns (74.322%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.890     7.025    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.120     7.145 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_1/O
                         net (fo=4, routed)           1.056     8.201    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.355     8.556 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.784     9.339    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I1_O)        0.332     9.671 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.671    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X37Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568    11.568    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.029    11.531    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.077ns (25.839%)  route 5.961ns (74.161%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.884     7.019    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.116     7.135 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_16/O
                         net (fo=4, routed)           1.163     8.298    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.356     8.654 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.670     9.324    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.348     9.672 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.672    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X34Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.008    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077    11.573    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 2.064ns (26.154%)  route 5.828ns (73.846%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.890     7.025    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.120     7.145 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_1/O
                         net (fo=4, routed)           1.056     8.201    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.355     8.556 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.638     9.193    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X39Y21         LUT3 (Prop_lut3_I2_O)        0.332     9.525 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.525    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568    11.568    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)        0.029    11.531    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.753ns (22.241%)  route 6.129ns (77.759%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.909     7.044    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.168 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_23/O
                         net (fo=6, routed)           0.697     7.865    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.989 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.682     8.671    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.795 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.597     9.391    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.515 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.515    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.008    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031    11.530    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 1.629ns (21.153%)  route 6.072ns (78.847%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.999     7.134    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.258 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_19/O
                         net (fo=6, routed)           1.111     8.369    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.493 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.718     9.210    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.334 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.334    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X35Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.008    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    11.527    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 1.949ns (25.644%)  route 5.651ns (74.356%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.944     7.080    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.116     7.196 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_5/O
                         net (fo=6, routed)           0.891     8.086    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.328     8.414 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.172     8.587    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.399     9.110    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.234    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568    11.568    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.031    11.533    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 2.062ns (27.265%)  route 5.501ns (72.735%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.934     7.070    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.119     7.189 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_24/O
                         net (fo=4, routed)           0.857     8.046    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.358     8.404 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.464     8.868    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.328     9.196 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.196    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.008    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081    11.580    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 1.825ns (24.797%)  route 5.535ns (75.203%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.633     1.633    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     2.111 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q
                         net (fo=4, routed)           0.826     2.938    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x[6]
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.329     3.267 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31/O
                         net (fo=1, routed)           0.693     3.959    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_31_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.326     4.285 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.726     5.011    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.135 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=71, routed)          1.944     7.080    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.116     7.196 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_5/O
                         net (fo=6, routed)           0.891     8.086    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.328     8.414 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.455     8.869    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.993 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.993    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568    11.568    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.029    11.531    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  2.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.838%)  route 0.258ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y7          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[1]/Q
                         net (fo=4, routed)           0.258     0.987    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.920    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.505%)  route 0.262ns (61.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y7          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[2]/Q
                         net (fo=4, routed)           0.262     0.991    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.920    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.290%)  route 0.276ns (62.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y7          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/Q
                         net (fo=4, routed)           0.276     1.004    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.920    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.794%)  route 0.307ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.592     0.592    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y9          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/Q
                         net (fo=4, routed)           0.307     1.063    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.939    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.212%)  route 0.129ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X23Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[1]/Q
                         net (fo=3, routed)           0.129     0.835    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[1]
    SLICE_X24Y1          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835     0.835    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X24Y1          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X24Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.710    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.738%)  route 0.137ns (49.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X23Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[5]/Q
                         net (fo=4, routed)           0.137     0.843    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[5]
    SLICE_X24Y1          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835     0.835    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X24Y1          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X24Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.716    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.570     0.570    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X0Y44          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     0.711 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.776    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y44          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.839     0.839    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X0Y44          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.570    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.075     0.645    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.141     0.708 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.773    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835     0.835    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.567    
    SLICE_X0Y37          FDPE (Hold_fdpe_C_D)         0.075     0.642    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.590     0.590    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     0.731 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.796    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.859     0.859    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X32Y37         FDPE (Hold_fdpe_C_D)         0.075     0.665    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[48]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.803%)  route 0.131ns (48.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X23Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[8]/Q
                         net (fo=4, routed)           0.131     0.837    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[8]
    SLICE_X24Y2          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[48]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835     0.835    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X24Y2          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[48]_srl5/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X24Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.703    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[48]_srl5
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[45]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[46]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[48]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[45]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[46]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[48]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack      -18.596ns,  Total Violation     -213.380ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.596ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.539ns  (logic 17.773ns (62.276%)  route 10.766ns (37.724%))
  Logic Levels:           59  (CARRY4=45 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.810 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.810    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.924 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.924    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.147 r  change/RGB2HSV_0/HSV_H_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    30.147    change/RGB2HSV_0/HSV_H_reg[8]_i_1_n_7
    SLICE_X19Y29         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.488    11.488    change/RGB2HSV_0/clk_out1
    SLICE_X19Y29         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[8]/C
                         clock pessimism              0.075    11.563    
                         clock uncertainty           -0.074    11.489    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062    11.551    change/RGB2HSV_0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -30.147    
  -------------------------------------------------------------------
                         slack                                -18.596    

Slack (VIOLATED) :        -18.594ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.536ns  (logic 17.770ns (62.272%)  route 10.766ns (37.728%))
  Logic Levels:           58  (CARRY4=44 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.810 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.810    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.144 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    30.144    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_6
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.487    11.487    change/RGB2HSV_0/clk_out1
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[5]/C
                         clock pessimism              0.075    11.562    
                         clock uncertainty           -0.074    11.488    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)        0.062    11.550    change/RGB2HSV_0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -30.144    
  -------------------------------------------------------------------
                         slack                                -18.594    

Slack (VIOLATED) :        -18.573ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.515ns  (logic 17.749ns (62.245%)  route 10.766ns (37.755%))
  Logic Levels:           58  (CARRY4=44 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.810 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.810    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.123 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    30.123    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_4
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.487    11.487    change/RGB2HSV_0/clk_out1
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[7]/C
                         clock pessimism              0.075    11.562    
                         clock uncertainty           -0.074    11.488    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)        0.062    11.550    change/RGB2HSV_0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -30.123    
  -------------------------------------------------------------------
                         slack                                -18.573    

Slack (VIOLATED) :        -18.499ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.441ns  (logic 17.675ns (62.146%)  route 10.766ns (37.854%))
  Logic Levels:           58  (CARRY4=44 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.810 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.810    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.049 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    30.049    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_5
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.487    11.487    change/RGB2HSV_0/clk_out1
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[6]/C
                         clock pessimism              0.075    11.562    
                         clock uncertainty           -0.074    11.488    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)        0.062    11.550    change/RGB2HSV_0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -30.049    
  -------------------------------------------------------------------
                         slack                                -18.499    

Slack (VIOLATED) :        -18.483ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.425ns  (logic 17.659ns (62.125%)  route 10.766ns (37.875%))
  Logic Levels:           58  (CARRY4=44 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.810 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.810    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.033 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    30.033    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_7
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.487    11.487    change/RGB2HSV_0/clk_out1
    SLICE_X19Y28         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[4]/C
                         clock pessimism              0.075    11.562    
                         clock uncertainty           -0.074    11.488    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)        0.062    11.550    change/RGB2HSV_0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -30.033    
  -------------------------------------------------------------------
                         slack                                -18.483    

Slack (VIOLATED) :        -18.336ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.276ns  (logic 17.510ns (61.925%)  route 10.766ns (38.075%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.884 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    29.884    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_4
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.485    11.485    change/RGB2HSV_0/clk_out1
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[3]/C
                         clock pessimism              0.075    11.560    
                         clock uncertainty           -0.074    11.486    
    SLICE_X19Y27         FDRE (Setup_fdre_C_D)        0.062    11.548    change/RGB2HSV_0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -29.884    
  -------------------------------------------------------------------
                         slack                                -18.336    

Slack (VIOLATED) :        -18.277ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.217ns  (logic 17.451ns (61.846%)  route 10.766ns (38.154%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.825 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    29.825    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_5
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.485    11.485    change/RGB2HSV_0/clk_out1
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[2]/C
                         clock pessimism              0.075    11.560    
                         clock uncertainty           -0.074    11.486    
    SLICE_X19Y27         FDRE (Setup_fdre_C_D)        0.062    11.548    change/RGB2HSV_0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -29.825    
  -------------------------------------------------------------------
                         slack                                -18.277    

Slack (VIOLATED) :        -18.154ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.094ns  (logic 17.328ns (61.679%)  route 10.766ns (38.321%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.702 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.702    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_6
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.485    11.485    change/RGB2HSV_0/clk_out1
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[1]/C
                         clock pessimism              0.075    11.560    
                         clock uncertainty           -0.074    11.486    
    SLICE_X19Y27         FDRE (Setup_fdre_C_D)        0.062    11.548    change/RGB2HSV_0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -29.702    
  -------------------------------------------------------------------
                         slack                                -18.154    

Slack (VIOLATED) :        -17.977ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.917ns  (logic 17.151ns (61.436%)  route 10.766ns (38.564%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.608     1.608    change/RGB2HSV_0/clk_out1
    SLICE_X18Y18         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.518     2.126 f  change/RGB2HSV_0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.703     2.829    change/RGB2HSV_0/HSV_Divisior_H[3]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.953 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.633     3.586    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.710 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.426     4.136    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.792 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.792    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.906    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.177 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.631     5.808    change/RGB2HSV_0/CO[0]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.373     6.181 r  change/RGB2HSV_0/HSV_H[8]_i_65/O
                         net (fo=1, routed)           0.000     6.181    change/RGB2HSV_0/HSV_H[8]_i_65_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.731    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.845    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.002 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.598     7.600    change/RGB2HSV_0/HSV_H_reg[8]_0[0]
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.329     7.929 r  change/RGB2HSV_0/HSV_H[8]_i_52/O
                         net (fo=1, routed)           0.000     7.929    change/RGB2HSV_0/HSV_H[8]_i_52_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.327    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.441    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.598 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.570     9.168    change/RGB2HSV_0/HSV_H_reg[8]_2[0]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.329     9.497 r  change/RGB2HSV_0/HSV_H[8]_i_41/O
                         net (fo=1, routed)           0.000     9.497    change/RGB2HSV_0/HSV_H[8]_i_41_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.047 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.047    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.161    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.767    11.085    change/RGB2HSV_0/HSV_H_reg[8]_4[0]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    11.414 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000    11.414    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.947 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.947    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.064    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.221 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.694    12.915    change/RGB2HSV_0/HSV_H_reg[8]_6[0]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.332    13.247 r  change/RGB2HSV_0/HSV_H[8]_i_26/O
                         net (fo=1, routed)           0.000    13.247    change/RGB2HSV_0/HSV_H[8]_i_26_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.797 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.797    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.911    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.068 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.767    14.835    change/RGB2HSV_0/HSV_H_reg[8]_8[0]
    SLICE_X24Y20         LUT3 (Prop_lut3_I0_O)        0.329    15.164 r  change/RGB2HSV_0/HSV_H[7]_i_48/O
                         net (fo=1, routed)           0.000    15.164    change/RGB2HSV_0/HSV_H[7]_i_48_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.697 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.697    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.814    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.971 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.573    16.544    change/RGB2HSV_0/HSV_H_reg[7]_1[0]
    SLICE_X25Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    17.332 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.332    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.446    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.522    18.125    change/RGB2HSV_0/HSV_H_reg[7]_3[0]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.454 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    18.454    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.987 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.987    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.104 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009    19.113    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.270 r  change/RGB2HSV_0/HSV_H_reg[7]_i_12/CO[1]
                         net (fo=13, routed)          0.662    19.932    change/RGB2HSV_0/HSV_H_reg[7]_5[0]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.332    20.264 r  change/RGB2HSV_0/HSV_H[7]_i_57/O
                         net (fo=1, routed)           0.000    20.264    change/RGB2HSV_0/HSV_H[7]_i_57_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.814 r  change/RGB2HSV_0/HSV_H_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.823    change/RGB2HSV_0/HSV_H_reg[7]_i_41_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.937    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.094 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.684    21.778    change/RGB2HSV_0/HSV_H_reg[7]_7[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  change/RGB2HSV_0/HSV_H[3]_i_47/O
                         net (fo=1, routed)           0.000    22.107    change/RGB2HSV_0/HSV_H[3]_i_47_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.640 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.009    22.649    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.766 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.766    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.923 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.831    23.754    change/RGB2HSV_0/HSV_H_reg[3]_1[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.542 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.542    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.656    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.813 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.569    25.382    change/RGB2HSV_0/HSV_H_reg[3]_3[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329    25.711 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    25.711    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.261 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.261    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.375    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.695    27.228    change/RGB2HSV_0/HSV_H_reg[3]_5[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.329    27.557 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    27.557    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.107 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    28.116    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.230    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.501 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    28.905    change/RGB2HSV_0/Res_H[0]
    SLICE_X19Y27         LUT1 (Prop_lut1_I0_O)        0.373    29.278 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    29.278    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    29.525 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    29.525    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_7
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.485    11.485    change/RGB2HSV_0/clk_out1
    SLICE_X19Y27         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[0]/C
                         clock pessimism              0.075    11.560    
                         clock uncertainty           -0.074    11.486    
    SLICE_X19Y27         FDRE (Setup_fdre_C_D)        0.062    11.548    change/RGB2HSV_0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -29.525    
  -------------------------------------------------------------------
                         slack                                -17.977    

Slack (VIOLATED) :        -3.533ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/Max_RGB_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_Dividend_H_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.450ns  (logic 6.342ns (47.152%)  route 7.108ns (52.848%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.607     1.607    change/RGB2HSV_0/clk_out1
    SLICE_X29Y22         FDRE                                         r  change/RGB2HSV_0/Max_RGB_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     2.063 r  change/RGB2HSV_0/Max_RGB_Data_reg[4]/Q
                         net (fo=5, routed)           1.538     3.601    change/RGB2HSV_0/Max_RGB_Data[4]
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.725 r  change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_4/O
                         net (fo=1, routed)           0.423     4.148    change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_4_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.272 r  change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_3/O
                         net (fo=1, routed)           0.162     4.434    change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_3_n_0
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.558 f  change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_2/O
                         net (fo=9, routed)           1.044     5.602    change/RGB2HSV_0/HSV_Dividend_H1
    SLICE_X31Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.726 r  change/RGB2HSV_0/HSV_Dividend_H0_i_58/O
                         net (fo=8, routed)           1.389     7.115    change/RGB2HSV_0/HSV_Dividend_H0_i_58_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.239 r  change/RGB2HSV_0/HSV_Dividend_H0_i_48/O
                         net (fo=1, routed)           0.640     7.879    change/RGB2HSV_0/HSV_Dividend_H0_i_48_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.003 r  change/RGB2HSV_0/HSV_Dividend_H0_i_26/O
                         net (fo=1, routed)           0.000     8.003    change/RGB2HSV_0/HSV_Dividend_H0_i_26_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.553 r  change/RGB2HSV_0/HSV_Dividend_H0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.553    change/RGB2HSV_0/HSV_Dividend_H0_i_4_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  change/RGB2HSV_0/HSV_Dividend_H0_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.676    change/RGB2HSV_0/HSV_Dividend_H0_i_3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.010 r  change/RGB2HSV_0/HSV_Dividend_H0_i_2/O[1]
                         net (fo=1, routed)           0.755     9.765    change/RGB2HSV_0/A[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.020    13.785 r  change/RGB2HSV_0/HSV_Dividend_H0/P[13]
                         net (fo=1, routed)           1.148    14.934    change/RGB2HSV_0/HSV_Dividend_H0_n_92
    SLICE_X19Y16         LUT2 (Prop_lut2_I0_O)        0.124    15.058 r  change/RGB2HSV_0/HSV_Dividend_H[13]_i_1/O
                         net (fo=1, routed)           0.000    15.058    change/RGB2HSV_0/HSV_Dividend_H[13]_i_1_n_0
    SLICE_X19Y16         FDRE                                         r  change/RGB2HSV_0/HSV_Dividend_H_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    10.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    11.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.492    11.492    change/RGB2HSV_0/clk_out1
    SLICE_X19Y16         FDRE                                         r  change/RGB2HSV_0/HSV_Dividend_H_reg[13]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X19Y16         FDRE (Setup_fdre_C_D)        0.032    11.525    change/RGB2HSV_0/HSV_Dividend_H_reg[13]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -3.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.559     0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y29          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     0.700 r  MIPI_Camera_Driver/reg_addr_l_reg[2]/Q
                         net (fo=1, routed)           0.100     0.800    MIPI_Camera_IIC/reg_addr_l_reg[6][2]
    SLICE_X4Y29          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.827     0.827    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y29          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[2]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.070     0.643    MIPI_Camera_IIC/buf_reg_addr_l_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.566     0.566    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y34          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     0.707 r  MIPI_Camera_Driver/OV5647/data_o_reg[19]/Q
                         net (fo=1, routed)           0.117     0.823    MIPI_Camera_Driver/data_o[19]
    SLICE_X4Y34          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832     0.832    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y34          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[3]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.066     0.664    MIPI_Camera_Driver/reg_addr_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564     0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y34          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.103     0.807    MIPI_Camera_IIC/data_w_reg[7][0]
    SLICE_X7Y33          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.831     0.831    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y33          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X7Y33          FDCE (Hold_fdce_C_D)         0.070     0.647    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.559     0.559    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y29          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     0.700 r  MIPI_Camera_Driver/reg_addr_l_reg[1]/Q
                         net (fo=1, routed)           0.100     0.800    MIPI_Camera_IIC/reg_addr_l_reg[6][1]
    SLICE_X4Y29          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.827     0.827    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y29          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[1]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.066     0.639    MIPI_Camera_IIC/buf_reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563     0.563    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y33          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.112     0.816    MIPI_Camera_Driver/data_o[13]
    SLICE_X5Y32          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.830     0.830    MIPI_Camera_Driver/clk_out1
    SLICE_X5Y32          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.076     0.652    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.561     0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y31          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.141     0.702 r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.116     0.818    MIPI_Camera_Driver/data_o[11]
    SLICE_X7Y29          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.827     0.827    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y29          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X7Y29          FDCE (Hold_fdce_C_D)         0.075     0.648    MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/flg_hold_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.348%)  route 0.122ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.552     0.552    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X15Y25         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.122     0.815    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.860 r  MIPI_Camera_Driver/Trigger_Write/flg_hold_i_1/O
                         net (fo=1, routed)           0.000     0.860    MIPI_Camera_Driver/Trigger_Write/flg_hold_i_1_n_0
    SLICE_X14Y25         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/flg_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.819     0.819    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X14Y25         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/flg_hold_reg/C
                         clock pessimism             -0.254     0.565    
    SLICE_X14Y25         FDCE (Hold_fdce_C_D)         0.121     0.686    MIPI_Camera_Driver/Trigger_Write/flg_hold_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563     0.563    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y33          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  MIPI_Camera_Driver/OV5647/data_o_reg[0]/Q
                         net (fo=1, routed)           0.121     0.825    MIPI_Camera_Driver/data_o[0]
    SLICE_X4Y34          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832     0.832    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y34          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
                         clock pessimism             -0.254     0.578    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.070     0.648    MIPI_Camera_Driver/data_w_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.561     0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y31          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     0.725 r  MIPI_Camera_Driver/reg_addr_h_reg[6]/Q
                         net (fo=1, routed)           0.100     0.825    MIPI_Camera_IIC/reg_addr_h_reg[6][6]
    SLICE_X5Y30          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.828     0.828    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y30          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[6]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.072     0.646    MIPI_Camera_IIC/buf_reg_addr_h_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.918%)  route 0.136ns (49.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564     0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y36          FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  MIPI_Camera_Driver/initial_cnt_reg[6]/Q
                         net (fo=3, routed)           0.136     0.841    MIPI_Camera_Driver/OV5647/O49[6]
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833     0.833    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.078     0.657    MIPI_Camera_Driver/OV5647/addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y33      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y33      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y33      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X18Y30     RGB_LED_control_0/B_Out_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y31     RGB_LED_control_0/B_Out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y30      MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y30      MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y31      MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y31      MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y31      MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y31      MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y31      MIPI_Camera_Driver/OV5647/data_o_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.730ns (46.162%)  route 2.018ns (53.838%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.736     5.368    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     6.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.090     6.590    
                         clock uncertainty           -0.067     6.523    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     6.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.730ns (46.162%)  route 2.018ns (53.838%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.736     5.368    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     6.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.090     6.590    
                         clock uncertainty           -0.067     6.523    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     6.094    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.730ns (47.980%)  route 1.876ns (52.020%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.594     5.226    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     6.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.075     6.577    
                         clock uncertainty           -0.067     6.510    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     6.081    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.730ns (47.980%)  route 1.876ns (52.020%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.594     5.226    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     6.502    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.075     6.577    
                         clock uncertainty           -0.067     6.510    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     6.081    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.730ns (48.279%)  route 1.853ns (51.721%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.572     5.204    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     6.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.075     6.575    
                         clock uncertainty           -0.067     6.508    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     6.079    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.730ns (48.279%)  route 1.853ns (51.721%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.572     5.204    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     6.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.075     6.575    
                         clock uncertainty           -0.067     6.508    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     6.079    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.730ns (48.279%)  route 1.853ns (51.721%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 6.500 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.572     5.204    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     6.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.075     6.575    
                         clock uncertainty           -0.067     6.508    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     6.079    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.730ns (49.024%)  route 1.799ns (50.976%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.517     5.149    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     6.503    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.075     6.578    
                         clock uncertainty           -0.067     6.511    
    SLICE_X5Y27          FDSE (Setup_fdse_C_S)       -0.429     6.082    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.082    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.730ns (49.024%)  route 1.799ns (50.976%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.517     5.149    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     6.503    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.075     6.578    
                         clock uncertainty           -0.067     6.511    
    SLICE_X5Y27          FDSE (Setup_fdse_C_S)       -0.429     6.082    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.082    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.730ns (49.024%)  route 1.799ns (50.976%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.620     1.620    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     2.076 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.655     2.732    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     2.856 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     2.856    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.406 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     3.406    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.520 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.520    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.626     4.303    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.329     4.632 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.517     5.149    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     5.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430     6.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064     3.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543     4.909    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     6.503    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.075     6.578    
                         clock uncertainty           -0.067     6.511    
    SLICE_X5Y27          FDSE (Setup_fdse_C_S)       -0.429     6.082    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.082    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     0.560    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073     0.774    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.819 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000     0.819    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826     0.826    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism             -0.253     0.573    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     0.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.806%)  route 0.131ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554     0.554    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.131     0.826    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X7Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822     0.822    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.072     0.660    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     0.560    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099     0.799    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.844 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000     0.844    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826     0.826    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism             -0.253     0.573    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     0.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.956%)  route 0.130ns (48.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555     0.555    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/Q
                         net (fo=2, routed)           0.130     0.826    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_sr[0]
    SLICE_X10Y24         FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.820     0.820    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X10Y24         FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.059     0.645    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556     0.556    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.127     0.823    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X9Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823     0.823    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.070     0.639    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.563%)  route 0.149ns (51.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558     0.558    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.149     0.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826     0.826    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism             -0.253     0.573    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.063     0.636    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.108%)  route 0.152ns (51.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560     0.560    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.152     0.853    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826     0.826    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism             -0.253     0.573    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.063     0.636    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.503%)  route 0.183ns (56.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.553     0.553    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.141     0.694 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.183     0.877    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X7Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823     0.823    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.070     0.659    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.366%)  route 0.184ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554     0.554    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.184     0.879    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825     0.825    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070     0.661    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.133%)  route 0.186ns (56.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.554     0.554    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X8Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.186     0.880    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X7Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823     0.823    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.070     0.659    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y47     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y47     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.651ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.138ns (22.055%)  route 4.022ns (77.945%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.610     1.610    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.518     2.128 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/Q
                         net (fo=14, routed)          1.619     3.747    RGB_LED_control_0/Driver_SK6805_0/Cnt[0]
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124     3.871 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_12/O
                         net (fo=1, routed)           0.946     4.817    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.941 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_8/O
                         net (fo=1, routed)           0.306     5.247    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_8_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.371 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_3/O
                         net (fo=1, routed)           0.428     5.799    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_3_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.923 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.723     6.646    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.770 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     6.770    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.499   101.499    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.003   101.502    
                         clock uncertainty           -0.111   101.392    
    SLICE_X17Y30         FDCE (Setup_fdce_C_D)        0.029   101.421    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        101.421    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                 94.651    

Slack (MET) :             94.925ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.184ns (24.174%)  route 3.714ns (75.826%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 101.489 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.856     6.003    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.379     6.506    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_2_n_0
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.489   101.489    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/C
                         clock pessimism              0.114   101.603    
                         clock uncertainty           -0.111   101.493    
    SLICE_X19Y31         FDCE (Setup_fdce_C_D)       -0.062   101.431    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        101.431    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 94.925    

Slack (MET) :             95.286ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.184ns (25.434%)  route 3.471ns (74.566%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 101.491 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.992     6.140    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.264 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.264    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[4]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.491   101.491    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism              0.090   101.581    
                         clock uncertainty           -0.111   101.471    
    SLICE_X18Y32         FDCE (Setup_fdce_C_D)        0.079   101.550    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        101.550    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 95.286    

Slack (MET) :             95.439ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.184ns (26.287%)  route 3.320ns (73.713%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 101.491 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.841     5.989    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.113 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.113    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[0]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.491   101.491    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
                         clock pessimism              0.090   101.581    
                         clock uncertainty           -0.111   101.471    
    SLICE_X18Y32         FDCE (Setup_fdce_C_D)        0.081   101.552    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.552    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                 95.439    

Slack (MET) :             95.454ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.318ns (29.680%)  route 3.123ns (70.320%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.617     1.617    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X16Y29         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDCE (Prop_fdce_C_Q)         0.419     2.036 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/Q
                         net (fo=7, routed)           0.905     2.942    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg_n_0_[5]
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.299     3.241 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2/O
                         net (fo=4, routed)           0.584     3.825    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.949 f  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_3/O
                         net (fo=4, routed)           0.758     4.707    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_3_n_0
    SLICE_X17Y31         LUT3 (Prop_lut3_I2_O)        0.150     4.857 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_3/O
                         net (fo=3, routed)           0.875     5.732    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_3_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.326     6.058 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     6.058    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_2_n_0
    SLICE_X17Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.500   101.500    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/C
                         clock pessimism              0.090   101.590    
                         clock uncertainty           -0.111   101.480    
    SLICE_X17Y31         FDCE (Setup_fdce_C_D)        0.032   101.512    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        101.512    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 95.454    

Slack (MET) :             95.566ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.184ns (27.072%)  route 3.189ns (72.928%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 101.489 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.711     5.858    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.982 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.982    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[1]_i_1_n_0
    SLICE_X18Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.489   101.489    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
                         clock pessimism              0.092   101.581    
                         clock uncertainty           -0.111   101.471    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.077   101.548    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.548    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 95.566    

Slack (MET) :             95.679ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.184ns (27.793%)  route 3.076ns (72.207%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 101.491 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.597     5.745    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I0_O)        0.124     5.869 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.869    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[2]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.491   101.491    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                         clock pessimism              0.090   101.581    
                         clock uncertainty           -0.111   101.471    
    SLICE_X18Y32         FDCE (Setup_fdce_C_D)        0.077   101.548    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.548    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                 95.679    

Slack (MET) :             95.728ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.176ns (27.657%)  route 3.076ns (72.343%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 101.491 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.597     5.745    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I0_O)        0.116     5.861 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.861    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[3]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.491   101.491    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
                         clock pessimism              0.090   101.581    
                         clock uncertainty           -0.111   101.471    
    SLICE_X18Y32         FDCE (Setup_fdce_C_D)        0.118   101.589    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.589    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 95.728    

Slack (MET) :             95.798ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.184ns (28.755%)  route 2.933ns (71.245%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 101.489 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.455     5.602    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.726 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.726    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.489   101.489    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism              0.114   101.603    
                         clock uncertainty           -0.111   101.493    
    SLICE_X19Y31         FDCE (Setup_fdce_C_D)        0.031   101.524    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        101.524    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                 95.798    

Slack (MET) :             95.800ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.184ns (28.783%)  route 2.929ns (71.217%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 101.489 - 100.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549     1.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.268    -1.718 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.096    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.608     1.608    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/Q
                         net (fo=4, routed)           0.660     2.725    RGB_LED_control_0/Driver_SK6805_0/Cnt[7]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.153     2.878 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5/O
                         net (fo=3, routed)           0.864     3.742    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.327     4.069 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     5.023    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3_n_0
    SLICE_X17Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.147 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.451     5.598    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.722 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.722    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.489   101.489    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism              0.114   101.603    
                         clock uncertainty           -0.111   101.493    
    SLICE_X19Y31         FDCE (Setup_fdce_C_D)        0.029   101.522    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        101.522    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 95.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.014%)  route 0.193ns (50.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.555     0.555    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X16Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/Q
                         net (fo=11, routed)          0.193     0.889    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg_n_0_[3]
    SLICE_X15Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.934 r  RGB_LED_control_0/Driver_SK6805_0/LED_IO_i_2/O
                         net (fo=1, routed)           0.000     0.934    RGB_LED_control_0/Driver_SK6805_0/LED_IO_i_2_n_0
    SLICE_X15Y29         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.824     0.824    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X15Y29         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/LED_IO_reg/C
                         clock pessimism             -0.234     0.590    
    SLICE_X15Y29         FDCE (Hold_fdce_C_D)         0.091     0.681    RGB_LED_control_0/Driver_SK6805_0/LED_IO_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.497%)  route 0.175ns (48.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.555     0.555    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X16Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/Q
                         net (fo=11, routed)          0.175     0.871    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg_n_0_[3]
    SLICE_X17Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.916 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.916    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_1_n_0
    SLICE_X17Y29         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.822     0.822    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y29         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X17Y29         FDCE (Hold_fdce_C_D)         0.091     0.659    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.279%)  route 0.162ns (43.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.556     0.556    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/Q
                         net (fo=9, routed)           0.162     0.882    RGB_LED_control_0/Driver_SK6805_0/Cnt[4]
    SLICE_X19Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.927 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.927    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.822     0.822    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X19Y31         FDCE (Hold_fdce_C_D)         0.092     0.661    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.555     0.555    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/Q
                         net (fo=6, routed)           0.179     0.875    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[0]
    SLICE_X17Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.920    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.823     0.823    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X17Y30         FDCE (Hold_fdce_C_D)         0.091     0.646    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.556     0.556    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/Q
                         net (fo=9, routed)           0.198     0.918    RGB_LED_control_0/Driver_SK6805_0/Cnt[2]
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.961 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.961    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[3]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.823     0.823    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.131     0.687    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.275ns (42.165%)  route 0.377ns (57.835%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.555     0.555    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.128     0.683 f  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=11, routed)          0.195     0.877    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X17Y31         LUT4 (Prop_lut4_I3_O)        0.099     0.976 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.183     1.159    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.207 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.207    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[6]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.822     0.822    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X19Y31         FDCE (Hold_fdce_C_D)         0.107     0.924    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.556     0.556    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/Q
                         net (fo=9, routed)           0.198     0.918    RGB_LED_control_0/Driver_SK6805_0/Cnt[2]
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.045     0.963 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[2]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.823     0.823    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.120     0.676    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.998%)  route 0.194ns (51.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.556     0.556    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/Q
                         net (fo=5, routed)           0.194     0.890    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg_n_0_[9]
    SLICE_X17Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.935 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.935    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_2_n_0
    SLICE_X17Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.824     0.824    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X17Y31         FDCE (Hold_fdce_C_D)         0.092     0.648    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.451%)  route 0.222ns (51.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.555     0.555    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/Q
                         net (fo=13, routed)          0.222     0.941    RGB_LED_control_0/Driver_SK6805_0/Cnt[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.986 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.986    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[4]_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.823     0.823    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X18Y32         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.121     0.691    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.272ns (41.897%)  route 0.377ns (58.103%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.555     0.555    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.128     0.683 f  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=11, routed)          0.195     0.877    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X17Y31         LUT4 (Prop_lut4_I3_O)        0.099     0.976 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.183     1.159    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.204 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.204    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.822     0.822    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y31         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X19Y31         FDCE (Hold_fdce_C_D)         0.091     0.908    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y7    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X18Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X19Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X19Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X19Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X15Y29     RGB_LED_control_0/Driver_SK6805_0/LED_IO_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X16Y29     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X16Y29     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X17Y29     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X16Y29     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X16Y29     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y31     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y32     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.198ns  (logic 0.422ns (35.235%)  route 0.776ns (64.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.414ns = ( 20.936 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.637    20.936    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.422    21.358 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.776    22.133    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.329    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.215    30.185    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.185    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                  8.052    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.255ns  (logic 0.459ns (36.582%)  route 0.796ns (63.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.417ns = ( 20.939 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.640    20.939    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.459    21.398 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.796    22.193    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.520    29.110    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.326    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)       -0.047    30.353    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.353    
                         arrival time                         -22.193    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.202ns  (logic 0.459ns (38.191%)  route 0.743ns (61.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.414ns = ( 20.936 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.637    20.936    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.459    21.395 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.743    22.138    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.329    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.093    30.307    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.307    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.067ns  (logic 0.459ns (43.000%)  route 0.608ns (57.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.417ns = ( 20.939 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.640    20.939    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.459    21.398 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.608    22.006    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.520    29.110    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.326    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)       -0.093    30.307    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.307    
                         arrival time                         -22.006    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.052ns  (logic 0.459ns (43.630%)  route 0.593ns (56.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.414ns = ( 20.936 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.637    20.936    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.459    21.395 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.593    21.988    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.329    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.095    30.305    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.305    
                         arrival time                         -21.988    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.040ns  (logic 0.459ns (44.117%)  route 0.581ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.414ns = ( 20.936 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.637    20.936    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.459    21.395 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.581    21.976    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.329    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.093    30.307    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.307    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.056ns  (logic 0.459ns (43.476%)  route 0.597ns (56.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.417ns = ( 20.939 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.640    20.939    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y2           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.459    21.398 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.597    21.994    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.520    29.110    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.326    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)       -0.062    30.338    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.338    
                         arrival time                         -21.994    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_valid_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.004ns  (logic 0.459ns (45.711%)  route 0.545ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.054ns = ( 29.098 - 19.044 ) 
    Source Clock Delay      (SCD):    11.411ns = ( 20.933 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.634    20.933    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y36          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_valid_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.459    21.392 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_valid_reg[0]/Q
                         net (fo=1, routed)           0.545    21.937    MIPI_Trans_Driver/Data_Read/U0/raw_fe_valid_reg
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.508    29.098    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/C
                         clock pessimism              1.326    30.424    
                         clock uncertainty           -0.035    30.388    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.067    30.321    MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg
  -------------------------------------------------------------------
                         required time                         30.321    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.810ns  (logic 0.422ns (52.081%)  route 0.388ns (47.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.414ns = ( 20.936 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.637    20.936    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.422    21.358 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.388    21.746    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.329    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.222    30.178    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                         -21.746    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.904ns  (logic 0.459ns (50.760%)  route 0.445ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.066ns = ( 29.110 - 19.044 ) 
    Source Clock Delay      (SCD):    11.417ns = ( 20.939 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.755    12.995    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.119 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.708    13.827    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.923 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.065    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.168 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.507    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.489 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.202    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.298 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.640    20.939    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y2           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.459    21.398 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.445    21.843    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.520    29.110    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y1           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.326    30.436    
                         clock uncertainty           -0.035    30.400    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)       -0.093    30.307    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.307    
                         arrival time                         -21.843    
  -------------------------------------------------------------------
                         slack                                  8.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.467%)  route 0.262ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X24Y4          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     3.664 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/Q
                         net (fo=1, routed)           0.262     3.926    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.873    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.469%)  route 0.237ns (61.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X28Y4          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.148     3.649 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[13]/Q
                         net (fo=1, routed)           0.237     3.886    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.243     3.820    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.817%)  route 0.302ns (68.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X25Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/Q
                         net (fo=1, routed)           0.302     3.943    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.873    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.981%)  route 0.319ns (66.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X24Y4          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     3.664 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/Q
                         net (fo=1, routed)           0.319     3.982    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     3.873    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.777%)  route 0.213ns (60.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/Q
                         net (fo=3, routed)           0.213     3.855    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.472     3.558    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.741    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.469%)  route 0.216ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/Q
                         net (fo=3, routed)           0.216     3.858    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.472     3.558    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.741    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.734%)  route 0.223ns (61.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X31Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/Q
                         net (fo=5, routed)           0.223     3.865    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.472     3.558    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.741    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.965%)  route 0.333ns (67.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X24Y4          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     3.664 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/Q
                         net (fo=1, routed)           0.333     3.997    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.873    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.763%)  route 0.333ns (72.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X25Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.128     3.628 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[4]/Q
                         net (fo=1, routed)           0.333     3.961    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242     3.819    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.704%)  route 0.387ns (73.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X25Y4          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/Q
                         net (fo=1, routed)           0.387     4.028    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.828     1.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X18Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.554 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.304     1.859    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.888 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.894    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.929 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.439    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.125    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.154 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     5.030    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.453     3.577    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     3.873    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y3    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y29    MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y1     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y9     MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y2     MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y2     MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.358ns (41.134%)  route 1.943ns (58.866%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     8.514    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.916    clk_11/inst/clk_100MHz
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[28]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.618    14.538    clk_11/inst/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.358ns (41.134%)  route 1.943ns (58.866%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     8.514    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.916    clk_11/inst/clk_100MHz
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[29]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.618    14.538    clk_11/inst/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.358ns (41.134%)  route 1.943ns (58.866%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     8.514    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.916    clk_11/inst/clk_100MHz
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[30]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.618    14.538    clk_11/inst/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.358ns (41.134%)  route 1.943ns (58.866%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     8.514    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.916    clk_11/inst/clk_100MHz
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[31]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.618    14.538    clk_11/inst/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.358ns (41.213%)  route 1.937ns (58.787%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     8.508    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.573    14.911    clk_11/inst/clk_100MHz
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[0]/C
                         clock pessimism              0.275    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.618    14.533    clk_11/inst/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.358ns (41.213%)  route 1.937ns (58.787%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     8.508    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.573    14.911    clk_11/inst/clk_100MHz
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[1]/C
                         clock pessimism              0.275    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.618    14.533    clk_11/inst/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.358ns (41.213%)  route 1.937ns (58.787%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     8.508    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.573    14.911    clk_11/inst/clk_100MHz
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[2]/C
                         clock pessimism              0.275    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.618    14.533    clk_11/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.358ns (41.213%)  route 1.937ns (58.787%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.829     8.508    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.573    14.911    clk_11/inst/clk_100MHz
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[3]/C
                         clock pessimism              0.275    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.618    14.533    clk_11/inst/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.358ns (42.555%)  route 1.833ns (57.445%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     8.404    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.577    14.915    clk_11/inst/clk_100MHz
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[20]/C
                         clock pessimism              0.275    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.618    14.537    clk_11/inst/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.358ns (42.555%)  route 1.833ns (57.445%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.696     5.213    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  clk_11/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.108     6.777    clk_11/inst/Count_reg[15]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.901 r  clk_11/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.901    clk_11/inst/Count0_carry__0_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.451 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    clk_11/inst/Count0_carry__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.679 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.725     8.404    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.577    14.915    clk_11/inst/clk_100MHz
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[21]/C
                         clock pessimism              0.275    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.618    14.537    clk_11/inst/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.444    clk_11/inst/clk_100MHz
    SLICE_X36Y35         FDRE                                         r  clk_11/inst/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_11/inst/Count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.718    clk_11/inst/Count_reg[10]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  clk_11/inst/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    clk_11/inst/Count_reg[8]_i_1_n_5
    SLICE_X36Y35         FDRE                                         r  clk_11/inst/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.958    clk_11/inst/clk_100MHz
    SLICE_X36Y35         FDRE                                         r  clk_11/inst/Count_reg[10]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_11/inst/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.444    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_11/inst/Count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.718    clk_11/inst/Count_reg[14]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  clk_11/inst/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    clk_11/inst/Count_reg[12]_i_1_n_5
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.958    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[14]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_11/inst/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.444    clk_11/inst/clk_100MHz
    SLICE_X36Y34         FDRE                                         r  clk_11/inst/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_11/inst/Count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.719    clk_11/inst/Count_reg[6]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  clk_11/inst/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    clk_11/inst/Count_reg[4]_i_1_n_5
    SLICE_X36Y34         FDRE                                         r  clk_11/inst/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.957    clk_11/inst/clk_100MHz
    SLICE_X36Y34         FDRE                                         r  clk_11/inst/Count_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_11/inst/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.445    clk_11/inst/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  clk_11/inst/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_11/inst/Count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.720    clk_11/inst/Count_reg[18]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clk_11/inst/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clk_11/inst/Count_reg[16]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  clk_11/inst/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.959    clk_11/inst/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  clk_11/inst/Count_reg[18]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_11/inst/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.447    clk_11/inst/clk_100MHz
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_11/inst/Count_reg[30]/Q
                         net (fo=2, routed)           0.134     1.722    clk_11/inst/Count_reg[30]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  clk_11/inst/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    clk_11/inst/Count_reg[28]_i_1_n_5
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.863     1.962    clk_11/inst/clk_100MHz
    SLICE_X36Y40         FDRE                                         r  clk_11/inst/Count_reg[30]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_11/inst/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.446    clk_11/inst/clk_100MHz
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_11/inst/Count_reg[22]/Q
                         net (fo=2, routed)           0.134     1.721    clk_11/inst/Count_reg[22]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clk_11/inst/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clk_11/inst/Count_reg[20]_i_1_n_5
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.961    clk_11/inst/clk_100MHz
    SLICE_X36Y38         FDRE                                         r  clk_11/inst/Count_reg[22]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_11/inst/Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.446    clk_11/inst/clk_100MHz
    SLICE_X36Y39         FDRE                                         r  clk_11/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_11/inst/Count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.721    clk_11/inst/Count_reg[26]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clk_11/inst/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clk_11/inst/Count_reg[24]_i_1_n_5
    SLICE_X36Y39         FDRE                                         r  clk_11/inst/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.961    clk_11/inst/clk_100MHz
    SLICE_X36Y39         FDRE                                         r  clk_11/inst/Count_reg[26]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_11/inst/Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.443    clk_11/inst/clk_100MHz
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.718    clk_11/inst/Count_reg[2]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  clk_11/inst/Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.829    clk_11/inst/Count_reg[0]_i_2_n_5
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.956    clk_11/inst/clk_100MHz
    SLICE_X36Y33         FDRE                                         r  clk_11/inst/Count_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_11/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.444    clk_11/inst/clk_100MHz
    SLICE_X36Y35         FDRE                                         r  clk_11/inst/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_11/inst/Count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.718    clk_11/inst/Count_reg[10]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.862 r  clk_11/inst/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_11/inst/Count_reg[8]_i_1_n_4
    SLICE_X36Y35         FDRE                                         r  clk_11/inst/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.958    clk_11/inst/clk_100MHz
    SLICE_X36Y35         FDRE                                         r  clk_11/inst/Count_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_11/inst/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.444    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_11/inst/Count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.718    clk_11/inst/Count_reg[14]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.862 r  clk_11/inst/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_11/inst/Count_reg[12]_i_1_n_4
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.958    clk_11/inst/clk_100MHz
    SLICE_X36Y36         FDRE                                         r  clk_11/inst/Count_reg[15]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_11/inst/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   clk_11/inst/Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   clk_11/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y35   clk_11/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y35   clk_11/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_11/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_11/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_11/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_11/inst/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clk_11/inst/Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_11/inst/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_11/inst/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_11/inst/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_11/inst/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   clk_11/inst/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   clk_11/inst/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   clk_11/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   clk_11/inst/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_11/inst/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_11/inst/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_11/inst/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_11/inst/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_11/inst/Count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 0.419ns (6.475%)  route 6.052ns (93.524%))
  Logic Levels:           0  
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.052     8.165    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.474    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 0.419ns (6.483%)  route 6.044ns (93.517%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.044     8.158    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    14.710    
                         clock uncertainty           -0.214    14.496    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.472    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.419ns (6.617%)  route 5.913ns (93.383%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.913     8.027    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    14.710    
                         clock uncertainty           -0.214    14.496    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.472    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.419ns (6.948%)  route 5.612ns (93.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.612     7.725    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.474    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.419ns (7.126%)  route 5.461ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.461     7.574    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    14.713    
                         clock uncertainty           -0.214    14.499    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.475    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.419ns (7.314%)  route 5.310ns (92.686%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.310     7.424    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    14.713    
                         clock uncertainty           -0.214    14.499    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.475    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.419ns (7.317%)  route 5.308ns (92.683%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.308     7.421    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    14.717    
                         clock uncertainty           -0.214    14.503    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.479    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 0.419ns (7.498%)  route 5.169ns (92.502%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.694     1.694    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X32Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.419     2.113 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.169     7.283    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    14.717    
                         clock uncertainty           -0.214    14.503    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.479    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.456ns (8.338%)  route 5.013ns (91.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.681     1.681    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDSE (Prop_fdse_C_Q)         0.456     2.137 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.013     7.150    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.873    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 0.456ns (8.434%)  route 4.951ns (91.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.690     1.690    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDSE (Prop_fdse_C_Q)         0.456     2.146 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.951     7.097    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.073    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.164 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    14.717    
                         clock uncertainty           -0.214    14.503    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    13.878    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  6.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.141ns (6.786%)  route 1.937ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.937     2.662    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.141ns (6.697%)  route 1.965ns (93.303%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.965     2.689    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.418ns (10.817%)  route 3.446ns (89.183%))
  Logic Levels:           0  
  Clock Path Skew:        3.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491     1.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    -1.696 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568     1.568    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDSE (Prop_fdse_C_Q)         0.418     1.986 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.446     5.433    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.072    
                         clock uncertainty            0.214     5.286    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     5.223    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.223    
                         arrival time                           5.433    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.164ns (7.681%)  route 1.971ns (92.319%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.971     2.718    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.128ns (6.074%)  route 1.979ns (93.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.128     0.711 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.979     2.690    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     2.427    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.148ns (7.000%)  route 1.966ns (93.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y23         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDSE (Prop_fdse_C_Q)         0.148     0.729 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.966     2.695    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     2.425    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.164ns (7.523%)  route 2.016ns (92.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.016     2.763    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.164ns (7.516%)  route 2.018ns (92.484%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.580     0.580    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.018     2.762    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.367ns (9.310%)  route 3.575ns (90.690%))
  Logic Levels:           0  
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491     1.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    -1.696 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.570     1.570    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDSE (Prop_fdse_C_Q)         0.367     1.937 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.575     5.513    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.072    
                         clock uncertainty            0.214     5.286    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     5.223    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -5.223    
                         arrival time                           5.513    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.164ns (7.484%)  route 2.027ns (92.516%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y23         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDSE (Prop_fdse_C_Q)         0.164     0.745 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.027     2.772    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/G_Out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.489ns  (logic 1.014ns (22.590%)  route 3.475ns (77.410%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 91.611 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    90.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.549    91.549    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    88.282 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    89.904    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    90.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.611    91.611    RGB_LED_control_0/clk_out1
    SLICE_X22Y31         FDCE                                         r  RGB_LED_control_0/G_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.518    92.129 r  RGB_LED_control_0/G_Out_reg[0]/Q
                         net (fo=1, routed)           0.969    93.099    RGB_LED_control_0/Driver_SK6805_0/Q[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    93.223 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_10/O
                         net (fo=1, routed)           0.850    94.073    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_10_n_0
    SLICE_X22Y31         LUT3 (Prop_lut3_I0_O)        0.124    94.197 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_4/O
                         net (fo=1, routed)           0.932    95.129    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_4_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I1_O)        0.124    95.253 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.723    95.976    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.124    96.100 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    96.100    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000   100.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430   101.430    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.064    98.366 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    99.909    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   100.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.499   101.499    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism             -0.084   101.415    
                         clock uncertainty           -0.231   101.185    
    SLICE_X17Y30         FDCE (Setup_fdce_C_D)        0.029   101.214    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                        101.214    
                         arrival time                         -96.100    
  -------------------------------------------------------------------
                         slack                                  5.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/B_Out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.344ns (36.724%)  route 0.593ns (63.276%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.524     0.524    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.554     0.554    RGB_LED_control_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  RGB_LED_control_0/B_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  RGB_LED_control_0/B_Out_reg[6]/Q
                         net (fo=1, routed)           0.051     0.769    RGB_LED_control_0/Driver_SK6805_0/B_Out_reg[7][6]
    SLICE_X19Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.814 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_6/O
                         net (fo=1, routed)           0.162     0.976    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_6_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.021 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_3/O
                         net (fo=1, routed)           0.147     1.168    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_3_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.213 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.232     1.445    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.490 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.490    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.790     0.790    clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.323    -0.534 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -0.029    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.823     0.823    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X17Y30         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.046     0.868    
                         clock uncertainty            0.231     1.099    
    SLICE_X17Y30         FDCE (Hold_fdce_C_D)         0.091     1.190    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.419ns (50.720%)  route 0.407ns (49.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.407     2.461    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.519    11.519    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.095    11.614    
                         clock uncertainty           -0.074    11.540    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.534    11.006    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.419ns (50.720%)  route 0.407ns (49.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.407     2.461    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.519    11.519    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.095    11.614    
                         clock uncertainty           -0.074    11.540    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.534    11.006    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.419ns (50.720%)  route 0.407ns (49.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.407     2.461    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.519    11.519    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.095    11.614    
                         clock uncertainty           -0.074    11.540    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.534    11.006    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.419ns (50.720%)  route 0.407ns (49.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.611     1.611    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.407     2.461    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.491    11.491    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.304 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.519    11.519    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.095    11.614    
                         clock uncertainty           -0.074    11.540    
    SLICE_X0Y43          FDPE (Recov_fdpe_C_PRE)     -0.534    11.006    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  8.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.698%)  route 0.152ns (54.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.152     0.847    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.839     0.839    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.586    
    SLICE_X0Y43          FDPE (Remov_fdpe_C_PRE)     -0.149     0.437    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.698%)  route 0.152ns (54.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.152     0.847    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.839     0.839    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.586    
    SLICE_X0Y43          FDPE (Remov_fdpe_C_PRE)     -0.149     0.437    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.698%)  route 0.152ns (54.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.152     0.847    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.839     0.839    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.586    
    SLICE_X0Y43          FDPE (Remov_fdpe_C_PRE)     -0.149     0.437    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.698%)  route 0.152ns (54.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.548     0.548    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y37          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.152     0.847    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y43          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.815     0.815    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.839     0.839    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X0Y43          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.586    
    SLICE_X0Y43          FDPE (Remov_fdpe_C_PRE)     -0.149     0.437    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.410    





