============================================
core/declaration/wire_2
============================================

module mod ();
  wire [W-1:0] a;
endmodule

----

(source_file
  (module_declaration
    (module_nonansi_header
      (module_keyword)
      name: (simple_identifier)
      (list_of_ports))
    (module_item
      (net_declaration
        (net_type)
        (data_type_or_implicit
          (implicit_data_type
            (packed_dimension
              (constant_range
                (constant_expression
                  left: (constant_expression
                    (constant_primary
                      (simple_identifier)))
                  right: (constant_expression
                    (constant_primary
                      (primary_literal
                        (integral_number
                          (decimal_number
                            (unsigned_number)))))))
                (constant_expression
                  (constant_primary
                    (primary_literal
                      (integral_number
                        (decimal_number
                          (unsigned_number))))))))))
        (list_of_net_decl_assignments
          (net_decl_assignment
            (simple_identifier)))))))
