{
  "totalCount" : 5503,
  "totalCountFiltered" : 5503,
  "duration" : 953,
  "indexDuration" : 522,
  "requestDuration" : 783,
  "searchUid" : "86208692-33ab-47ad-b36c-3eed3c58b04a",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "basicExpression" : null,
  "advancedExpression" : "@latest_version==true",
  "largeExpression" : null,
  "constantExpression" : "@source==prd-document-service-index",
  "disjunctionExpression" : "@latest_version==true (@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9 OR @permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e OR @permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a OR @permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b OR @permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c)",
  "mandatoryExpression" : null,
  "userIdentities" : [ {
    "name" : "anonymous@coveo.com",
    "provider" : "Email Security Provider",
    "type" : "User"
  } ],
  "rankingExpressions" : [ {
    "expression" : "@content_type==technicalReferenceManual",
    "modifier" : 100,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@content_type==archDoc",
    "modifier" : 100,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@content_type==guide",
    "modifier" : 100,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@published>=today-90d",
    "modifier" : 50,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@published>=today-360d",
    "modifier" : 25,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
    "modifier" : 16,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
    "modifier" : 16,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==\"user guide\"",
    "modifier" : 10,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==guide",
    "modifier" : 9,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiesproducts==architectures",
    "modifier" : 7,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
    "modifier" : 250,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
    "modifier" : 238,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a",
    "modifier" : 207,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
    "modifier" : 164,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c",
    "modifier" : 103,
    "isConstant" : false,
    "applyToEveryResult" : true
  } ],
  "rankingExpressionGroups" : [ ],
  "topResults" : [ {
    "expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 250,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 238,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 207,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 164,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 103,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  } ],
  "executionReport" : {
    "duration" : 960,
    "children" : [ {
      "name" : "RequestId",
      "description" : "The id correlating logs for this request",
      "duration" : 0,
      "X-Request-ID" : "7cf96ab0-1d69-4291-a031-65c91be1680f"
    }, {
      "name" : "Organization ID",
      "description" : "Organization ID",
      "duration" : 0,
      "coveo_organization" : "armlimitedproductionubhpo2y4"
    }, {
      "name" : "PerformAuthentication",
      "description" : "Perform authentication",
      "duration" : 0,
      "configured" : {
        "primary" : "CloudToken"
      },
      "result" : {
        "userIds" : [ {
          "name" : "anonymous@coveo.com",
          "kind" : "User",
          "provider" : "Email Security Provider",
          "infos" : { }
        } ],
        "roles" : [ "queryExecutor" ],
        "queryRestrictions" : {
          "pipeline" : null,
          "filter" : null
        },
        "userGroups" : [ ]
      },
      "children" : [ {
        "name" : "ResolveProviderAuthentication",
        "description" : "Resolve authentication of provider: CloudToken",
        "duration" : 0,
        "result" : {
          "userIds" : [ {
            "name" : "anonymous@coveo.com",
            "kind" : "User",
            "provider" : "Email Security Provider",
            "infos" : { }
          } ],
          "roles" : [ "queryExecutor" ],
          "queryRestrictions" : {
            "pipeline" : null,
            "filter" : null
          },
          "userGroups" : [ ]
        }
      } ]
    }, {
      "name" : "PerformAuthentication",
      "description" : "Perform authentication",
      "duration" : 0,
      "configured" : {
        "secondary" : [ "sso" ],
        "mandatory" : [ ]
      },
      "result" : {
        "userIds" : [ {
          "name" : "anonymous@coveo.com",
          "kind" : "User",
          "provider" : "Email Security Provider",
          "infos" : { }
        } ],
        "roles" : [ "queryExecutor" ],
        "queryRestrictions" : {
          "pipeline" : null,
          "filter" : null
        },
        "userGroups" : [ ]
      },
      "children" : [ {
        "name" : "MergeAuthentications",
        "description" : "Merge authentications (if needed)",
        "duration" : 0,
        "result" : {
          "userIds" : [ {
            "name" : "anonymous@coveo.com",
            "kind" : "User",
            "provider" : "Email Security Provider",
            "infos" : { }
          } ],
          "roles" : [ "queryExecutor" ],
          "queryRestrictions" : {
            "pipeline" : null,
            "filter" : null
          },
          "userGroups" : [ ]
        }
      } ]
    }, {
      "name" : "ResolveContext",
      "description" : "Resolve context",
      "duration" : 1,
      "result" : {
        "userAgent" : {
          "raw" : "Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0",
          "browser" : [ "firefox" ],
          "device" : [ "desktop", "pc", "mac", "osx" ],
          "os" : [ "osx", "mac" ]
        },
        "searchHub" : "Docs_hub",
        "tab" : null,
        "referrer" : "",
        "locale" : "en",
        "context" : { },
        "expressions" : {
          "q" : {
            "original" : "",
            "parsed" : null
          },
          "aq" : {
            "original" : "",
            "parsed" : null
          },
          "cq" : {
            "original" : "",
            "parsed" : null
          },
          "dq" : {
            "original" : "",
            "parsed" : null
          },
          "lq" : {
            "original" : "",
            "parsed" : null
          }
        },
        "enableDuplicateFiltering" : false,
        "filterField" : "@document_id",
        "filterFieldRange" : 3,
        "parentField" : "@itemid",
        "childField" : "@parentitem",
        "recommendation" : null,
        "lowercaseOperators" : false,
        "sortCriteria" : [ "relevancy" ]
      }
    }, {
      "name" : "ResolvePipeline",
      "description" : "Resolve pipeline",
      "duration" : 1,
      "result" : {
        "pipeline" : "Docs_Hub",
        "pipelineId" : "579c6cdd-a8d6-4825-aab1-6d1c1100cb69",
        "pipelineHash" : "6381016fbd2daab5a583d0502243b03f",
        "splitTest" : {
          "name" : "Docs_Hub-mirror-1668687627",
          "ratio" : 0.5
        },
        "statementGroups" : [ ]
      }
    }, {
      "name" : "ResolveContext",
      "description" : "Resolve context",
      "duration" : 1,
      "result" : {
        "userAgent" : {
          "raw" : "Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0",
          "browser" : [ "firefox" ],
          "device" : [ "desktop", "pc", "mac", "osx" ],
          "os" : [ "osx", "mac" ]
        },
        "searchHub" : "Docs_hub",
        "tab" : null,
        "referrer" : "",
        "locale" : "en",
        "context" : { },
        "expressions" : {
          "q" : {
            "original" : "",
            "parsed" : null
          },
          "aq" : {
            "original" : "",
            "parsed" : null
          },
          "cq" : {
            "original" : "",
            "parsed" : null
          },
          "dq" : {
            "original" : "",
            "parsed" : null
          },
          "lq" : {
            "original" : "",
            "parsed" : null
          }
        },
        "enableDuplicateFiltering" : false,
        "filterField" : "@document_id",
        "filterFieldRange" : 3,
        "parentField" : "@itemid",
        "childField" : "@parentitem",
        "recommendation" : null,
        "lowercaseOperators" : false,
        "sortCriteria" : [ "relevancy" ]
      }
    }, {
      "name" : "ApplyQueryParamOverrideFeature",
      "description" : "Apply 'queryParamOverride' rules",
      "duration" : 0,
      "applied" : [ ]
    }, {
      "name" : "ResolveContext",
      "description" : "Resolve context",
      "duration" : 0,
      "result" : {
        "userAgent" : {
          "raw" : "Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0",
          "browser" : [ "firefox" ],
          "device" : [ "desktop", "pc", "mac", "osx" ],
          "os" : [ "osx", "mac" ]
        },
        "searchHub" : "Docs_hub",
        "tab" : null,
        "referrer" : "",
        "locale" : "en",
        "context" : { },
        "expressions" : {
          "q" : {
            "original" : "",
            "parsed" : null
          },
          "aq" : {
            "original" : "",
            "parsed" : null
          },
          "cq" : {
            "original" : "",
            "parsed" : null
          },
          "dq" : {
            "original" : "",
            "parsed" : null
          },
          "lq" : {
            "original" : "",
            "parsed" : null
          }
        },
        "enableDuplicateFiltering" : false,
        "filterField" : "@document_id",
        "filterFieldRange" : 3,
        "parentField" : "@itemid",
        "childField" : "@parentitem",
        "recommendation" : null,
        "lowercaseOperators" : false,
        "sortCriteria" : [ "relevancy" ]
      }
    }, {
      "name" : "PreprocessQuery",
      "description" : "Preprocess query",
      "duration" : 26,
      "result" : {
        "in" : {
          "q" : null,
          "aq" : "@latest_version==true",
          "lq" : null,
          "cq" : "@source==prd-document-service-index",
          "dq" : null,
          "mq" : null,
          "parentField" : "@itemid",
          "childField" : "@parentitem",
          "filterField" : "@document_id",
          "filterFieldRange" : 3,
          "enableDuplicateFiltering" : false,
          "numberOfResults" : 50,
          "queryFunctions" : [ ],
          "rankingFunctions" : [ ],
          "sortCriteria" : [ "relevancy" ],
          "rankingExpressions" : [ {
            "expression" : "@content_type==technicalReferenceManual",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==archDoc",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==guide",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-90d",
            "modifier" : 50,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-360d",
            "modifier" : 25,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
            "modifier" : 16,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
            "modifier" : 16,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"user guide\"",
            "modifier" : 10,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==guide",
            "modifier" : 9,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiesproducts==architectures",
            "modifier" : 7,
            "isConstant" : false,
            "applyToEveryResult" : true
          } ],
          "rankingOverrides" : [ ]
        },
        "out" : {
          "q" : null,
          "aq" : "@latest_version==true",
          "lq" : null,
          "cq" : "@source==prd-document-service-index",
          "dq" : null,
          "mq" : null,
          "parentField" : "@itemid",
          "childField" : "@parentitem",
          "filterField" : "@document_id",
          "filterFieldRange" : 3,
          "enableDuplicateFiltering" : false,
          "numberOfResults" : 50,
          "queryFunctions" : [ ],
          "rankingFunctions" : [ ],
          "sortCriteria" : [ "relevancy" ],
          "rankingExpressions" : [ {
            "expression" : "@content_type==technicalReferenceManual",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==archDoc",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==guide",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-90d",
            "modifier" : 50,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-360d",
            "modifier" : 25,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
            "modifier" : 16,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
            "modifier" : 16,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"user guide\"",
            "modifier" : 10,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==guide",
            "modifier" : 9,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiesproducts==architectures",
            "modifier" : 7,
            "isConstant" : false,
            "applyToEveryResult" : true
          } ],
          "rankingOverrides" : [ ]
        }
      },
      "children" : [ {
        "name" : "ApplyFilterFeature",
        "description" : "Apply 'filter' rules",
        "duration" : 0,
        "applied" : [ {
          "type" : "cq",
          "expressions" : [ "@source==\"prd-document-service-index\"" ]
        }, {
          "type" : "aq",
          "expressions" : [ "@latest_version==\"true\"" ]
        } ]
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 1,
        "result" : {
          "type" : "aq",
          "in" : "@latest_version==\"true\"",
          "out" : "@latest_version==\"true\""
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 1,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "cq",
          "in" : "@source==\"prd-document-service-index\"",
          "out" : "@source==\"prd-document-service-index\""
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "ApplyRankingFeature",
        "description" : "Apply 'ranking' rules",
        "duration" : 0,
        "applied" : [ "boost `@content_type==technicalReferenceManual` by 100", "boost `@content_type==archDoc` by 100", "boost `@content_type==guide` by 100", "boost `@published >= today-90d` by 50", "boost `@published >= today-360d` by 25" ]
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@content_type==technicalReferenceManual",
          "out" : "@content_type==technicalReferenceManual"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@content_type==archDoc",
          "out" : "@content_type==archDoc"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@content_type==guide",
          "out" : "@content_type==guide"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@published>=today-90d",
          "out" : "@published>=today-90d"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@published>=today-360d",
          "out" : "@published>=today-360d"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "ApplyTopResultFeature",
        "description" : "Apply 'top' rules",
        "duration" : 0,
        "applied" : [ ]
      }, {
        "name" : "ApplyRankingWeightFeature",
        "description" : "Apply 'rankingweight' rules",
        "duration" : 0,
        "applied" : [ ]
      }, {
        "name" : "CallingRevealTopClicks",
        "description" : "Calling 'topClicks' reveal service",
        "duration" : 13,
        "config" : {
          "model" : "armlimitedproductionubhpo2y4_topclicks_0e95c60e_7d3a_415d_984f_679c6b26da9c",
          "engineVersion" : "~2|~3",
          "modifier" : 250,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "useRefinedQuery" : false,
          "maxResults" : 5,
          "cacheMaximumAge" : "PT10S"
        },
        "basicQueryKeywords" : [ ],
        "largeQueryKeywords" : [ ],
        "userId" : "anonymous@coveo.com",
        "actionHistories" : [ ],
        "userContext" : { },
        "response" : {
          "source" : "reveal",
          "predictions" : [ {
            "document" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
            "score" : 1.0
          }, {
            "document" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
            "score" : 0.9523030164799355
          }, {
            "document" : "@permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a",
            "score" : 0.8289118434255465
          }, {
            "document" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
            "score" : 0.65741061630907
          }, {
            "document" : "@permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c",
            "score" : 0.41515166252848956
          } ],
          "refinedQueries" : [ ],
          "debug" : {"requestId":null,"responseId":"6e6ffa43-f947-48bc-a3d4-890723ef24ba","modelInfo":"{\"modelId\":\"armlimitedproductionubhpo2y4_topclicks_0e95c60e_7d3a_415d_984f_679c6b26da9c\",\"modelName\":\"0e95c60e_7d3a_415d_984f_679c6b26da9c\",\"version\":\"3.45.2\",\"environment\":\"prd\",\"org\":\"armlimitedproductionubhpo2y4\",\"modelVersion\":\"3.45.1670160660\",\"createdDate\":\"2022-12-04T13:58:07.369Z\",\"modelSize\":\"23426\"}","queryParams":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"wordSelection\":\"\",\"lq\":\"\",\"lqWeight\":0.75,\"selectedFacets\":[]}","updatedQueryParameters":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"wordSelection\":\"\",\"lq\":\"\",\"lqWeight\":0.75,\"selectedFacets\":[]}","executionLog":["Context keys not found: originLevel3","Matched user context(s) in model: ."]}
        }
      }, {
        "name" : "EvaluatingTopClicks",
        "description" : "Evaluate 'topClicks' reveal response",
        "duration" : 0,
        "topResults" : [ {
          "expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 250,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 238,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 207,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 164,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 103,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        } ],
        "refinedQueries" : [ ]
      }, {
        "name" : "FacetSense",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0
      }, {
        "name" : "FacetSense",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0
      }, {
        "name" : "CallingRevealFacetSense",
        "description" : "Calling 'facetSense' reveal service",
        "duration" : 12,
        "config" : {
          "customQueryParameters" : {
            "automaticSelection" : {
              "isEnabled" : true
            },
            "rankingBoost" : {
              "isEnabled" : true
            },
            "facetAutoSelect" : { },
            "facetOrdering" : {
              "isEnabled" : true
            },
            "facetValueOrdering" : {
              "isEnabled" : true
            }
          },
          "cacheMaximumAge" : "PT10S"
        },
        "basicQueryKeywords" : [ ],
        "userId" : "anonymous@coveo.com",
        "selectedFacets" : [ ],
        "excludedFacets" : [ ],
        "actionHistories" : [ ],
        "userContext" : { },
        "response" : {
          "facetSenseResults" : {
            "facetOrdering" : [ {
              "field" : "navigationhierarchiescontenttype",
              "score" : 2.4860620373721356
            }, {
              "field" : "navigationhierarchiesproducts",
              "score" : 2.0052795273400728
            }, {
              "field" : "navigationhierarchiesaudience",
              "score" : 0.2981927810303096
            }, {
              "field" : "navigationhierarchiestopics",
              "score" : 0.17594493320299773
            } ],
            "valuesOrdering" : [ {
              "field" : "navigationhierarchiescontenttype",
              "values" : [ {
                "value" : "technical reference manual",
                "score" : 1.0
              }, {
                "value" : "architecture document",
                "score" : 0.9697454604350829
              }, {
                "value" : "user guide",
                "score" : 0.6221358741717964
              }, {
                "value" : "guide",
                "score" : 0.5998616072681423
              }, {
                "value" : "reference guide",
                "score" : 0.4058593841871921
              }, {
                "value" : "application note",
                "score" : 0.29249746367903323
              }, {
                "value" : "knowledge base article",
                "score" : 0.22824943271075288
              } ]
            }, {
              "field" : "navigationhierarchiesproducts",
              "values" : [ {
                "value" : "architectures",
                "score" : 0.4714821125593071
              }, {
                "value" : "architectures;cpu architecture;a-profile;armv8-a",
                "score" : 0.45100836434025415
              }, {
                "value" : " ip products;processors;cortex-m",
                "score" : 0.37283362878114845
              }, {
                "value" : "architectures;cpu architecture",
                "score" : 0.3656677378827463
              }, {
                "value" : "architectures;learn the architecture",
                "score" : 0.3511515629234334
              }, {
                "value" : " architectures;cpu architecture",
                "score" : 0.3213115550327275
              }, {
                "value" : "ip products",
                "score" : 0.308156498074345
              }, {
                "value" : "architectures;system architecture;amba",
                "score" : 0.29249746367903323
              } ]
            }, {
              "field" : "navigationhierarchiesaudience",
              "values" : [ {
                "value" : "software developers",
                "score" : 0.30594067352879756
              }, {
                "value" : "soc designers",
                "score" : 0.26595432850338435
              }, {
                "value" : "hardware engineers",
                "score" : 0.24314058782309425
              }, {
                "value" : "embedded software developers",
                "score" : 0.23698478328636038
              } ]
            }, {
              "field" : "navigationhierarchiestopics",
              "values" : [ {
                "value" : "armv8",
                "score" : 0.32995447594246285
              } ]
            } ],
            "rankingBoost" : [ {
              "field" : "navigationhierarchiescontenttype",
              "value" : "technical reference manual",
              "weight" : 0.3333333333333333
            }, {
              "field" : "navigationhierarchiescontenttype",
              "value" : "architecture document",
              "weight" : 0.3232484868116943
            }, {
              "field" : "navigationhierarchiescontenttype",
              "value" : "user guide",
              "weight" : 0.20737862472393212
            }, {
              "field" : "navigationhierarchiescontenttype",
              "value" : "guide",
              "weight" : 0.19995386908938076
            }, {
              "field" : "navigationhierarchiesproducts",
              "value" : "architectures",
              "weight" : 0.1571607041864357
            } ],
            "automaticSelection" : [ ],
            "suggestions" : [ ]
          },
          "debug" : {"requestId":null,"responseId":"ecb36344-8254-4376-a833-68d90006777f","modelInfo":"{\"modelId\":\"armlimitedproductionubhpo2y4_facetsense_a9c615fb_1f7d_4000_a8c3_89c5c059c9d1\",\"modelName\":\"a9c615fb_1f7d_4000_a8c3_89c5c059c9d1\",\"version\":\"1.29.2\",\"environment\":\"prd\",\"org\":\"armlimitedproductionubhpo2y4\",\"modelVersion\":\"1.29.1670112600\",\"createdDate\":\"2022-12-04T00:38:57.911Z\",\"modelSize\":\"11193\"}","queryParams":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{\"automaticSelection\":{\"isEnabled\":true},\"rankingBoost\":{\"isEnabled\":true},\"facetAutoSelect\":{},\"facetOrdering\":{\"isEnabled\":true},\"facetValueOrdering\":{\"isEnabled\":true}},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"selectedFacets\":[]}","updatedQueryParameters":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{\"automaticSelection\":{\"isEnabled\":true},\"rankingBoost\":{\"isEnabled\":true},\"facetAutoSelect\":{},\"facetOrdering\":{\"isEnabled\":true},\"facetValueOrdering\":{\"isEnabled\":true}},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"selectedFacets\":[]}","executionLog":["Matched user context(s) in model: .","Facet values with score below 0.21211202442709642 will be filtered out.","Missing facet type for field navigationhierarchiestopics and facet value aarch64 is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value soc designers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value hardware engineers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value embedded software developers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value application developers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value kernel developers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value linux developers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value architects is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value architecture document is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value user guide is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value reference guide is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value knowledge base article is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value programmer's guide is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value datasheet is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value technical overview is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value white paper is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Facets with score below 0.1 will be filtered out.","Retrieving facet value suggestions from automatic suggestion candidates.","No facet value candidates available for field(s): "]}
        }
      }, {
        "name" : "FacetSense",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0
      }, {
        "name" : "ApplyFacetSenseRankingExpressionsFeature",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0,
        "applied" : [ {
          "expressions" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
          "modifier" : "16"
        }, {
          "expressions" : "@navigationhierarchiescontenttype==\"architecture document\"",
          "modifier" : "16"
        }, {
          "expressions" : "@navigationhierarchiescontenttype==\"user guide\"",
          "modifier" : "10"
        }, {
          "expressions" : "@navigationhierarchiescontenttype==guide",
          "modifier" : "9"
        }, {
          "expressions" : "@navigationhierarchiesproducts==architectures",
          "modifier" : "7"
        } ]
      } ]
    }, {
      "name" : "BuildFacetSelectedValueOverride",
      "description" : "Build query overrides based on selected facet selected values",
      "duration" : 0,
      "selectedFacets" : [ ],
      "createdOverrides" : [ ]
    }, {
      "name" : "AddExistingQueryParametersToGroupByOverride",
      "description" : "Add query overrides in the query to each Group By results",
      "duration" : 0,
      "queryExpressions" : {
        "aq" : "@latest_version==true",
        "cq" : "@source==prd-document-service-index"
      },
      "overridesFromExpressions" : [ ]
    }, {
      "name" : "PipelineResolveTriggers",
      "description" : "Resolve triggers",
      "duration" : 0,
      "children" : [ {
        "name" : "ApplyTriggerFeature",
        "description" : "Apply 'trigger' rules",
        "duration" : 0,
        "applied" : [ ]
      } ]
    }, {
      "name" : "IndexOperationV8",
      "description" : "Send query to index",
      "duration" : 925,
      "result" : {
        "in" : {
          "BasicExpression" : "@uri",
          "AdvancedExpression" : "@latest_version==true",
          "ConstantExpression" : "@source==prd-document-service-index",
          "DisjunctionExpression" : "@latest_version==true (@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9 OR @permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e OR @permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a OR @permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b OR @permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c)",
          "FirstResult" : 1150,
          "NumberOfResults" : 50,
          "SortBy" : "Relevancy",
          "SortByFields" : [ ],
          "CustomFilter" : "@document_id",
          "CustomFilterRange" : 3,
          "ExcerptLength" : 200,
          "SummaryLength" : 0,
          "TimeZoneOffset" : null,
          "EnableWildcards" : false,
          "EnableQuestionMark" : false,
          "EnableDidYouMean" : true,
          "DisableLogging" : false,
          "ParentFieldName" : "@itemid",
          "ChildFieldName" : "@parentitem",
          "EnableDuplicateFiltering" : false,
          "ExtractFirstSentences" : true,
          "EnableRankingInformation" : false,
          "EnableQueryProfiling" : false,
          "TimeZone" : "Asia/Shanghai",
          "TimeOut" : 10,
          "LanguageExpansion" : null,
          "SpecifiedLanguages" : null,
          "PreferredLanguage" : null,
          "EnableMetatermSyntax" : false,
          "BackgroundQuery" : false,
          "RankingExpressions" : [ {
            "Expression" : "@content_type==technicalReferenceManual",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 100
          }, {
            "Expression" : "@content_type==archDoc",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 100
          }, {
            "Expression" : "@content_type==guide",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 100
          }, {
            "Expression" : "@published>=today-90d",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 50
          }, {
            "Expression" : "@published>=today-360d",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 25
          }, {
            "Expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 16
          }, {
            "Expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 16
          }, {
            "Expression" : "@navigationhierarchiescontenttype==\"user guide\"",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 10
          }, {
            "Expression" : "@navigationhierarchiescontenttype==guide",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 9
          }, {
            "Expression" : "@navigationhierarchiesproducts==architectures",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 7
          }, {
            "Expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 250
          }, {
            "Expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 238
          }, {
            "Expression" : "@permanentid=02b946667a189b63552dc65b48d55e931dd530dded3b90f23fef0b93212a",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 207
          }, {
            "Expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 164
          }, {
            "Expression" : "@permanentid=6a64c51a88f162153ed63db9b3a23a1baec4763b73265510385a27f9fa3c",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 103
          } ],
          "RankingFunctions" : [ ],
          "QueryFunctions" : [ ],
          "RankingOverrides" : [ ],
          "Facets" : [ ],
          "AutomaticFacetsRequest" : { }
        },
        "out" : {
          "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-uzhp5fv6fiqzeaaxmeia3qko2i",
          "logEntryId" : "212536100778102244",
          "serverTime" : 522,
          "requestTime" : 783,
          "totalCount" : 5503,
          "totalCountFiltered" : 5503,
          "groupByCount" : 0
        }
      }
    }, {
      "name" : "FacetResultPostProcessingEvaluationReport",
      "description" : "Post process the result through the processors pipeline",
      "duration" : 0,
      "Index Scores" : [ ],
      "children" : [ {
        "name" : "FacetSense ML score assigning",
        "description" : "Processing facet result: FacetSense ML score assigning",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Setting more values available",
        "description" : "Processing facet result: Setting more values available",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Apply selection from request",
        "description" : "Processing facet result: Apply selection from request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Adding optional facet IDs",
        "description" : "Processing facet result: Adding optional facet IDs",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Freezing facet values if any",
        "description" : "Processing facet result: Freezing facet values if any",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reordering values based on facet sense",
        "description" : "Processing facet result: Reordering values based on facet sense",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Retaining selected values based on request",
        "description" : "Processing facet result: Retaining selected values based on request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet range values based on sort criteria",
        "description" : "Processing facet result: Reorder facet range values based on sort criteria",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values using custom sort",
        "description" : "Processing facet result: Reorder facet values using custom sort",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values pushing selected values on top",
        "description" : "Processing facet result: Reorder facet values pushing selected values on top",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Truncate extra values in request",
        "description" : "Processing facet result: Truncate extra values in request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using index score",
        "description" : "Processing facet result: Reorder facets using index score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using ML score",
        "description" : "Processing facet result: Reorder facets using ML score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      } ]
    }, {
      "name" : "FacetResultPostProcessingEvaluationReport",
      "description" : "Post process the result through the processors pipeline",
      "duration" : 0,
      "Index Scores" : [ ],
      "children" : [ {
        "name" : "FacetSense ML score assigning",
        "description" : "Processing facet result: FacetSense ML score assigning",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Setting more values available",
        "description" : "Processing facet result: Setting more values available",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Apply selection from request",
        "description" : "Processing facet result: Apply selection from request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Adding optional facet IDs",
        "description" : "Processing facet result: Adding optional facet IDs",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Freezing facet values if any",
        "description" : "Processing facet result: Freezing facet values if any",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reordering values based on facet sense",
        "description" : "Processing facet result: Reordering values based on facet sense",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Retaining selected values based on request",
        "description" : "Processing facet result: Retaining selected values based on request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet range values based on sort criteria",
        "description" : "Processing facet result: Reorder facet range values based on sort criteria",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values using custom sort",
        "description" : "Processing facet result: Reorder facet values using custom sort",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values pushing selected values on top",
        "description" : "Processing facet result: Reorder facet values pushing selected values on top",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Truncate extra values in request",
        "description" : "Processing facet result: Truncate extra values in request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using index score",
        "description" : "Processing facet result: Reorder facets using index score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using ML score",
        "description" : "Processing facet result: Reorder facets using ML score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      } ]
    } ]
  },
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-uzhp5fv6fiqzeaaxmeia3qko2i",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtdXpocDVmdjZmaXF6ZWFheG1laWEzcWtvMmk=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "How to use debugger to start a MEM-AP access with a specific attribute",
    "uri" : "https://developer.arm.com/documentation/ka005235/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005235/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005235/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005235/1-0/en",
    "excerpt" : "Article ID: KA005235 Applies To: Arm Development Studio, DS-5 Development Studio ... For example, I want to access a Secure memory address with the DAP MEM-AP. How do I do that?",
    "firstSentences" : "Article ID: KA005235 Applies To: Arm Development Studio, DS-5 Development Studio Confidentiality: Customer Non-confidential Summary Sometimes, I want to start a memory access with a specific ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to use debugger to start a MEM-AP access with a specific attribute ",
      "document_number" : "ka005235",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5366338",
      "sysurihash" : "BgqlqhjFp1gDqI",
      "urihash" : "BgqlqhjFp1gDqI",
      "sysuri" : "https://developer.arm.com/documentation/ka005235/1-0/en",
      "systransactionid" : 988237,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665559988000,
      "topparentid" : 5366338,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665560076000,
      "sysconcepts" : "accesses ; memory ; debugger ; rule parameter ; command ; CSAT ; SoC600 ; memread ; probe functionality ; User Guide ; register ; variants",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252" ],
      "concepts" : "accesses ; memory ; debugger ; rule parameter ; command ; CSAT ; SoC600 ; memread ; probe functionality ; User Guide ; register ; variants",
      "documenttype" : "html",
      "sysindexeddate" : 1665560116000,
      "permanentid" : "958646ef7b0d8acc041caee8eb255c492eeee30d486ff8582971db4c39d1",
      "syslanguage" : [ "English" ],
      "itemid" : "63466e0c4c59b30b51773389",
      "transactionid" : 988237,
      "title" : "How to use debugger to start a MEM-AP access with a specific attribute ",
      "products" : [ "Arm Development Studio", "DS-5 Development Studio", "DS000", "DS100", "DS500" ],
      "date" : 1665560116000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005235:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665560116243546222,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2736,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005235/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665560092608,
      "syssize" : 2736,
      "sysdate" : 1665560116000,
      "haslayout" : "1",
      "topparent" : "5366338",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5366338,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 185,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665560116000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005235/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005235/1-0/?lang=en",
      "modified" : 1665560076000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665560116243546222,
      "uri" : "https://developer.arm.com/documentation/ka005235/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to use debugger to start a MEM-AP access with a specific attribute",
    "Uri" : "https://developer.arm.com/documentation/ka005235/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005235/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005235/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005235/1-0/en",
    "Excerpt" : "Article ID: KA005235 Applies To: Arm Development Studio, DS-5 Development Studio ... For example, I want to access a Secure memory address with the DAP MEM-AP. How do I do that?",
    "FirstSentences" : "Article ID: KA005235 Applies To: Arm Development Studio, DS-5 Development Studio Confidentiality: Customer Non-confidential Summary Sometimes, I want to start a memory access with a specific ..."
  }, {
    "title" : "What is max_clock_tree_path or min_clock_tree_path construct in Arm Memory IP Liberty files?",
    "uri" : "https://developer.arm.com/documentation/ka005200/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005200/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005200/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005200/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is max_clock_tree_path or min_clock_tree_path construct in Arm Memory IP Liberty files? ",
      "document_number" : "ka005200",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5382516",
      "sysurihash" : "WLMdEC6TNeb1WQgs",
      "urihash" : "WLMdEC6TNeb1WQgs",
      "sysuri" : "https://developer.arm.com/documentation/ka005200/1-0/en",
      "systransactionid" : 1048260,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1669267675000,
      "topparentid" : 5382516,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669267733000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1669267784000,
      "permanentid" : "6dc42d3beefc5472312483c62ee6f001d8224127b4b46efb3f92540587cc",
      "syslanguage" : [ "English" ],
      "itemid" : "637f011510394857ebaf327b",
      "transactionid" : 1048260,
      "title" : "What is max_clock_tree_path or min_clock_tree_path construct in Arm Memory IP Liberty files? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00MH000", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18MH000", "CP18MH001", "CP18MH002", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21MH000", "CP21MH001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35MH000", "CP35MH001", "CS01CA500", "CS01CB500", "CS01CG500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04MH500", "CS04MX000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18MH500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE04CA000", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS04CA500", "FS04CB500", "FS05CA500", "FS05CB500", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02MH000", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF29CA000", "GF29CF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32MX000", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF39CB000", "GF39CC000", "GF39CF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS01CA000", "GS01CB000", "GS01CF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS04CA000", "HS04CA001", "HS04CD000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB16CA500", "IB17CF000", "IB17MF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB28CF000", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN02CD000", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP01CE000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS02CA000", "MS02CF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NS99ML000", "OK00CA001", "OK00CA500", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE05CA001", "SE05CD001", "SE06CA500", "SE06CE500", "SE06CF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18MX000", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21MX000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23MX000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28MA000", "SE28MX000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29MA000", "SE29ME000", "SE29MX000", "SE30CA000", "SE30MH000", "SE30MK000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35MH000", "SE35MH001", "SE35MX000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40MX000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI05CA000", "SI05CD000", "SI05CF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08MX000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00MF000", "TS01CA500", "TS01CG500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02MD000", "TS03CA500", "TS03CB500", "TS03CG500", "TS04CA500", "TS04CB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19MH000", "TS19MH500", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24MF000", "TS24MH500", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25MH000", "TS25MH500", "TS25MX000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26MF000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30MH000", "TS30MX000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS32CA500", "TS32CD500", "TS32MD000", "TS32MH000", "TS32MH500", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS35CE000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS40MH000", "TS40MH001", "TS40MH002", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46MD000", "TS46MF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50MX000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS53CA000", "TS53CF000", "TS54CA000", "TS54CF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55MH000", "TS55MH001", "TS55MH002", "TS57CD000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58MA000", "TS58MD000", "TS58MX000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62MH000", "TS62MH001", "TS62MH002", "TS63MD000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS69CA000", "TS69CD000", "TS69CF000", "TS69MA000", "TS69MX000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS72MD000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS76CA000", "TS79CA000", "TS79CG000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83MX000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02MG500", "UM00CA500", "UM00CB500", "UM01CA500", "UM01CB500", "UM02CA500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM05CA500", "UM05CB500", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13MH000", "UM13MH001", "UM13MH002", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17MH000", "UM17MH001", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21MA000", "UM21MX000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM24CA000", "UM24CD000", "UM24CF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25MX000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29MH000", "UM29MH001", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31MX000", "VS00CA500", "VS02CA000", "VS02CA001", "VS02CG000", "XL00CA000", "XL00CE000", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01MF000", "XL01MH000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000" ],
      "date" : 1669267784000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005200:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669267784082704364,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005200/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669267747576,
      "syssize" : 63,
      "sysdate" : 1669267784000,
      "haslayout" : "1",
      "topparent" : "5382516",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5382516,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "Physical IP|Memory FCIs", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669267784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005200/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005200/1-0/?lang=en",
      "modified" : 1669267733000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669267784082704364,
      "uri" : "https://developer.arm.com/documentation/ka005200/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is max_clock_tree_path or min_clock_tree_path construct in Arm Memory IP Liberty files?",
    "Uri" : "https://developer.arm.com/documentation/ka005200/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005200/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005200/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005200/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Mali-G78 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6357a17bc5a70d2cdb15fcaf",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
    "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "firstSentences" : "Mali-G78 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102626_0102_en Mali-G78 Performance Counters Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G78 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102626/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102626/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G78 Performance Counters Reference Guide ",
        "document_number" : "102626",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371844",
        "sysurihash" : "ZFccwfqf4QSL0gF",
        "urihash" : "ZFccwfqf4QSL0gF",
        "sysuri" : "https://developer.arm.com/documentation/102626/0102/en",
        "systransactionid" : 1005344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371844,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687355000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666687381000,
        "permanentid" : "8b473ac58ba19911b8e00b79364e847c68edab24ab9b81e51032b345067f",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a17bc5a70d2cdb15fca2",
        "transactionid" : 1005344,
        "title" : "Mali-G78 Performance Counters Reference Guide ",
        "products" : [ "Mali-G78 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687381000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102626:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687381180779041,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687370283,
        "syssize" : 4444,
        "sysdate" : 1666687381000,
        "haslayout" : "1",
        "topparent" : "5371844",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371844,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687381000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102626/0102/?lang=en",
        "modified" : 1666687355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687381180779041,
        "uri" : "https://developer.arm.com/documentation/102626/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G78 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102626/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Mali-G78 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102626/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102626/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G78 Performance Counters Reference Guide ",
        "document_number" : "102626",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371844",
        "sysurihash" : "ZFccwfqf4QSL0gF",
        "urihash" : "ZFccwfqf4QSL0gF",
        "sysuri" : "https://developer.arm.com/documentation/102626/0102/en",
        "systransactionid" : 1005344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371844,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687355000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666687381000,
        "permanentid" : "8b473ac58ba19911b8e00b79364e847c68edab24ab9b81e51032b345067f",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a17bc5a70d2cdb15fca2",
        "transactionid" : 1005344,
        "title" : "Mali-G78 Performance Counters Reference Guide ",
        "products" : [ "Mali-G78 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687381000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102626:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687381180779041,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687370283,
        "syssize" : 4444,
        "sysdate" : 1666687381000,
        "haslayout" : "1",
        "topparent" : "5371844",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371844,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687381000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102626/0102/?lang=en",
        "modified" : 1666687355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687381180779041,
        "uri" : "https://developer.arm.com/documentation/102626/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G78 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102626/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    }, {
      "title" : "Shader core texture unit",
      "uri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
      "printableUri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
      "clickUri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-texture-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
      "excerpt" : "Texture bytes read from L2 per texture cycle This expression defines the average ... ($MaliCoreL2ReadsTextureL2ReadBeats * 16) \\/ $MaliCoreTextureCyclesTexturingActive Texture bytes read from ...",
      "firstSentences" : "Shader core texture unit The texture unit counters show use of all texture sampling and filtering in shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G78 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102626/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102626/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G78 Performance Counters Reference Guide ",
          "document_number" : "102626",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371844",
          "sysurihash" : "ZFccwfqf4QSL0gF",
          "urihash" : "ZFccwfqf4QSL0gF",
          "sysuri" : "https://developer.arm.com/documentation/102626/0102/en",
          "systransactionid" : 1005344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371844,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687355000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687381000,
          "permanentid" : "8b473ac58ba19911b8e00b79364e847c68edab24ab9b81e51032b345067f",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a17bc5a70d2cdb15fca2",
          "transactionid" : 1005344,
          "title" : "Mali-G78 Performance Counters Reference Guide ",
          "products" : [ "Mali-G78 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102626:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687381180779041,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687370283,
          "syssize" : 4444,
          "sysdate" : 1666687381000,
          "haslayout" : "1",
          "topparent" : "5371844",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371844,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102626/0102/?lang=en",
          "modified" : 1666687355000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687381180779041,
          "uri" : "https://developer.arm.com/documentation/102626/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G78 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102626/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shader core texture unit ",
        "document_number" : "102626",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371844",
        "sysurihash" : "E2aw3FdwBWLVC7BS",
        "urihash" : "E2aw3FdwBWLVC7BS",
        "sysuri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
        "systransactionid" : 1005344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371844,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687355000,
        "sysconcepts" : "texturing unit ; filtering ; cycles ; shader core ; counters show ; instruction ; usage ; optimization ; external memory ; generated framebuffer ; Enabling mipmaps ; MaliCoreTextureQuadsTextureMessages",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371844,
        "parentitem" : "6357a17bc5a70d2cdb15fca2",
        "concepts" : "texturing unit ; filtering ; cycles ; shader core ; counters show ; instruction ; usage ; optimization ; external memory ; generated framebuffer ; Enabling mipmaps ; MaliCoreTextureQuadsTextureMessages",
        "documenttype" : "html",
        "isattachment" : "5371844",
        "sysindexeddate" : 1666687381000,
        "permanentid" : "217b4708f75eee6f30468896d5bf60dac3d2a6f0a213b1cf2fb515a19391",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a17bc5a70d2cdb15fcab",
        "transactionid" : 1005344,
        "title" : "Shader core texture unit ",
        "products" : [ "Mali-G78 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687381000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102626:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687381132010155,
        "sysisattachment" : "5371844",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371844,
        "size" : 4491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-texture-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687370252,
        "syssize" : 4491,
        "sysdate" : 1666687381000,
        "haslayout" : "1",
        "topparent" : "5371844",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371844,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687381000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-texture-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102626/0102/Shader-core-texture-unit?lang=en",
        "modified" : 1666687355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687381132010155,
        "uri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core texture unit",
      "Uri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-texture-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en/Shader-core-texture-unit",
      "Excerpt" : "Texture bytes read from L2 per texture cycle This expression defines the average ... ($MaliCoreL2ReadsTextureL2ReadBeats * 16) \\/ $MaliCoreTextureCyclesTexturingActive Texture bytes read from ...",
      "FirstSentences" : "Shader core texture unit The texture unit counters show use of all texture sampling and filtering in shaders. If the shader core utilization counters show that this unit is a bottleneck, these ..."
    }, {
      "title" : "Shader core varying unit",
      "uri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
      "printableUri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
      "clickUri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-varying-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
      "excerpt" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "firstSentences" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G78 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102626/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102626/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G78 Performance Counters Reference Guide ",
          "document_number" : "102626",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371844",
          "sysurihash" : "ZFccwfqf4QSL0gF",
          "urihash" : "ZFccwfqf4QSL0gF",
          "sysuri" : "https://developer.arm.com/documentation/102626/0102/en",
          "systransactionid" : 1005344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371844,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687355000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687381000,
          "permanentid" : "8b473ac58ba19911b8e00b79364e847c68edab24ab9b81e51032b345067f",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a17bc5a70d2cdb15fca2",
          "transactionid" : 1005344,
          "title" : "Mali-G78 Performance Counters Reference Guide ",
          "products" : [ "Mali-G78 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102626:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687381180779041,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687370283,
          "syssize" : 4444,
          "sysdate" : 1666687381000,
          "haslayout" : "1",
          "topparent" : "5371844",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371844,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102626/0102/?lang=en",
          "modified" : 1666687355000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687381180779041,
          "uri" : "https://developer.arm.com/documentation/102626/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G78 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102626/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102626/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G78 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shader core varying unit ",
        "document_number" : "102626",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371844",
        "sysurihash" : "mW5tlRskV4HURzb",
        "urihash" : "mW5tlRskV4HURzb",
        "sysuri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
        "systransactionid" : 1005344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371844,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687355000,
        "sysconcepts" : "varying unit ; shader core ; data paths ; cycles ; vec2 ; scalar ; counters ; MaliCoreVaryingIssues32BitInterpolationSlots ; reducing precision ; separate vec3 ; optimization opportunities",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371844,
        "parentitem" : "6357a17bc5a70d2cdb15fca2",
        "concepts" : "varying unit ; shader core ; data paths ; cycles ; vec2 ; scalar ; counters ; MaliCoreVaryingIssues32BitInterpolationSlots ; reducing precision ; separate vec3 ; optimization opportunities",
        "documenttype" : "html",
        "isattachment" : "5371844",
        "sysindexeddate" : 1666687381000,
        "permanentid" : "f071dd0f4f269fd18fd8e5d95387ac1bf5d576e1b96260351a334b3031f8",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a17bc5a70d2cdb15fcaa",
        "transactionid" : 1005344,
        "title" : "Shader core varying unit ",
        "products" : [ "Mali-G78 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687381000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102626:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687381097021825,
        "sysisattachment" : "5371844",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371844,
        "size" : 1504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-varying-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687370252,
        "syssize" : 1504,
        "sysdate" : 1666687381000,
        "haslayout" : "1",
        "topparent" : "5371844",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371844,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 97,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687381000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-varying-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102626/0102/Shader-core-varying-unit?lang=en",
        "modified" : 1666687355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687381097021825,
        "uri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core varying unit",
      "Uri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102626/0102/Shader-core-varying-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en/Shader-core-varying-unit",
      "Excerpt" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "FirstSentences" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G78 Performance Counters Reference Guide ",
      "document_number" : "102626",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371844",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "h0x354xhxKFgax",
      "urihash" : "h0x354xhxKFgax",
      "sysuri" : "https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
      "keywords" : "Mali-G78 GPU",
      "systransactionid" : 1005344,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371844,
      "numberofpages" : 50,
      "sysconcepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; Arm Limited ; arm ; performance counters ; workloads ; memory traffic",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "attachmentparentid" : 5371844,
      "parentitem" : "6357a17bc5a70d2cdb15fca2",
      "concepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; Arm Limited ; arm ; performance counters ; workloads ; memory traffic",
      "documenttype" : "pdf",
      "isattachment" : "5371844",
      "sysindexeddate" : 1666687382000,
      "permanentid" : "b300ff242d7eb3800720274ea0e0096ff4d5a16f257e4bf84e59eb22e037",
      "syslanguage" : [ "English" ],
      "itemid" : "6357a17bc5a70d2cdb15fcaf",
      "transactionid" : 1005344,
      "title" : "Mali-G78 Performance Counters Reference Guide ",
      "subject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "date" : 1666687382000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102626:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666687382764719052,
      "sysisattachment" : "5371844",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 5371844,
      "size" : 492591,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6357a17bc5a70d2cdb15fcaf",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666687372374,
      "syssubject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "syssize" : 492591,
      "sysdate" : 1666687382000,
      "topparent" : "5371844",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5371844,
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "wordcount" : 1467,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666687382000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6357a17bc5a70d2cdb15fcaf",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666687382764719052,
      "uri" : "https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Mali-G78 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6357a17bc5a70d2cdb15fcaf",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0102/en/pdf/mali-g78_performance_counters_reference_guide_102626_0102_en.pdf",
    "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "FirstSentences" : "Mali-G78 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102626_0102_en Mali-G78 Performance Counters Reference ..."
  }, {
    "title" : "Mali-G77 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102730/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/102730/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
    "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Shader core texture unit",
      "uri" : "https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
      "printableUri" : "https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
      "clickUri" : "https://developer.arm.com/documentation/102730/0102/Shader-core-texture-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
      "excerpt" : "Texture bytes read from L2 per texture cycle This expression defines the average ... ($MaliCoreL2ReadsTextureL2ReadBeats * 16) \\/ $MaliCoreTextureCyclesTexturingActive Texture bytes read from ...",
      "firstSentences" : "Shader core texture unit The texture unit counters show use of all texture sampling and filtering in shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G77 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102730/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102730/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G77 Performance Counters Reference Guide ",
          "document_number" : "102730",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371831",
          "sysurihash" : "SdlbV1eQ6X2rTie",
          "urihash" : "SdlbV1eQ6X2rTie",
          "sysuri" : "https://developer.arm.com/documentation/102730/0102/en",
          "systransactionid" : 1005342,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371831,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687263000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687323000,
          "permanentid" : "8b039f735e352c1131b367c4a05aecd3087697eb457fb4a02e4b8cba2b2e",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a11fc7882d1f2d340fa6",
          "transactionid" : 1005342,
          "title" : "Mali-G77 Performance Counters Reference Guide ",
          "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687323000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102730:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687323037135974,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687308130,
          "syssize" : 4444,
          "sysdate" : 1666687323000,
          "haslayout" : "1",
          "topparent" : "5371831",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371831,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687323000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102730/0102/?lang=en",
          "modified" : 1666687263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687323037135974,
          "uri" : "https://developer.arm.com/documentation/102730/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G77 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102730/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shader core texture unit ",
        "document_number" : "102730",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371831",
        "sysurihash" : "0n1DHvgAaeSKYc",
        "urihash" : "0n1DHvgAaeSKYc",
        "sysuri" : "https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
        "systransactionid" : 1005342,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371831,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687263000,
        "sysconcepts" : "texturing unit ; filtering ; cycles ; shader core ; counters show ; instruction ; usage ; optimization ; external memory ; generated framebuffer ; Enabling mipmaps ; MaliCoreTextureQuadsTextureMessages",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371831,
        "parentitem" : "6357a11fc7882d1f2d340fa6",
        "concepts" : "texturing unit ; filtering ; cycles ; shader core ; counters show ; instruction ; usage ; optimization ; external memory ; generated framebuffer ; Enabling mipmaps ; MaliCoreTextureQuadsTextureMessages",
        "documenttype" : "html",
        "isattachment" : "5371831",
        "sysindexeddate" : 1666687322000,
        "permanentid" : "334312e5d73706be67a54dff3f5431671149b28fce08d221c1c0ee4cbaf7",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a11fc7882d1f2d340faf",
        "transactionid" : 1005342,
        "title" : "Shader core texture unit ",
        "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687322000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102730:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687322984200808,
        "sysisattachment" : "5371831",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371831,
        "size" : 4491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102730/0102/Shader-core-texture-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687308110,
        "syssize" : 4491,
        "sysdate" : 1666687322000,
        "haslayout" : "1",
        "topparent" : "5371831",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371831,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687322000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/Shader-core-texture-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102730/0102/Shader-core-texture-unit?lang=en",
        "modified" : 1666687263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687322984200808,
        "uri" : "https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core texture unit",
      "Uri" : "https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102730/0102/Shader-core-texture-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en/Shader-core-texture-unit",
      "Excerpt" : "Texture bytes read from L2 per texture cycle This expression defines the average ... ($MaliCoreL2ReadsTextureL2ReadBeats * 16) \\/ $MaliCoreTextureCyclesTexturingActive Texture bytes read from ...",
      "FirstSentences" : "Shader core texture unit The texture unit counters show use of all texture sampling and filtering in shaders. If the shader core utilization counters show that this unit is a bottleneck, these ..."
    }, {
      "title" : "Content behavior",
      "uri" : "https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
      "printableUri" : "https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
      "clickUri" : "https://developer.arm.com/documentation/102730/0102/Content-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
      "excerpt" : "Figure 2. ... Minimize this number by reusing vertices for nearby primitives, improving temporal ... Efficient meshes with a good vertex reuse have average less than 1.5 vertices shaded per ...",
      "firstSentences" : "Content behavior Optimal rendering performance requires both efficient content, and efficient handling of that content by the GPU. The content behavior metrics help you to supply the GPU with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G77 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102730/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102730/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G77 Performance Counters Reference Guide ",
          "document_number" : "102730",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371831",
          "sysurihash" : "SdlbV1eQ6X2rTie",
          "urihash" : "SdlbV1eQ6X2rTie",
          "sysuri" : "https://developer.arm.com/documentation/102730/0102/en",
          "systransactionid" : 1005342,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371831,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687263000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687323000,
          "permanentid" : "8b039f735e352c1131b367c4a05aecd3087697eb457fb4a02e4b8cba2b2e",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a11fc7882d1f2d340fa6",
          "transactionid" : 1005342,
          "title" : "Mali-G77 Performance Counters Reference Guide ",
          "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687323000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102730:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687323037135974,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687308130,
          "syssize" : 4444,
          "sysdate" : 1666687323000,
          "haslayout" : "1",
          "topparent" : "5371831",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371831,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687323000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102730/0102/?lang=en",
          "modified" : 1666687263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687323037135974,
          "uri" : "https://developer.arm.com/documentation/102730/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G77 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102730/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Content behavior ",
        "document_number" : "102730",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371831",
        "sysurihash" : "CqKk1NF7XnL4qAVI",
        "urihash" : "CqKk1NF7XnL4qAVI",
        "sysuri" : "https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
        "systransactionid" : 1005342,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371831,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687263000,
        "sysconcepts" : "GPU ; rendering ; redundancy ; target ; workload ; causing ; optimizations ; usage ; rasterized quads ; input primitives ; stencil testing ; shader threads ; MaliPrimitiveCullingZPlaneTestCulledPrimitives ; MaliCoreQuadsRasterizedFineQuads",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371831,
        "parentitem" : "6357a11fc7882d1f2d340fa6",
        "concepts" : "GPU ; rendering ; redundancy ; target ; workload ; causing ; optimizations ; usage ; rasterized quads ; input primitives ; stencil testing ; shader threads ; MaliPrimitiveCullingZPlaneTestCulledPrimitives ; MaliCoreQuadsRasterizedFineQuads",
        "documenttype" : "html",
        "isattachment" : "5371831",
        "sysindexeddate" : 1666687322000,
        "permanentid" : "db06df830c2670486c4ab2a76c621231e66e00f0b9006b2287fc28cfb6c7",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a11fc7882d1f2d340fab",
        "transactionid" : 1005342,
        "title" : "Content behavior ",
        "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687322000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102730:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687322889635645,
        "sysisattachment" : "5371831",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371831,
        "size" : 16512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102730/0102/Content-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687308130,
        "syssize" : 16512,
        "sysdate" : 1666687322000,
        "haslayout" : "1",
        "topparent" : "5371831",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371831,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 556,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687322000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/Content-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102730/0102/Content-behavior?lang=en",
        "modified" : 1666687263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687322889635645,
        "uri" : "https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
        "syscollection" : "default"
      },
      "Title" : "Content behavior",
      "Uri" : "https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/102730/0102/Content-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en/Content-behavior",
      "Excerpt" : "Figure 2. ... Minimize this number by reusing vertices for nearby primitives, improving temporal ... Efficient meshes with a good vertex reuse have average less than 1.5 vertices shaded per ...",
      "FirstSentences" : "Content behavior Optimal rendering performance requires both efficient content, and efficient handling of that content by the GPU. The content behavior metrics help you to supply the GPU with ..."
    }, {
      "title" : "GPU activity",
      "uri" : "https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
      "printableUri" : "https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
      "clickUri" : "https://developer.arm.com/documentation/102730/0102/GPU-activity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
      "excerpt" : "Figure 1. ... This can cause one or more of the queues to run out of work to process. ... For GPU bound content, it is expected that the GPU queues process work in parallel. ... Figure 3.",
      "firstSentences" : "GPU activity The workloads running on this Mali GPU are coordinated by the Job Manager, the hardware unit that is responsible for scheduling workloads onto the GPU. The Job Manager exposes two ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G77 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102730/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102730/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G77 Performance Counters Reference Guide ",
          "document_number" : "102730",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371831",
          "sysurihash" : "SdlbV1eQ6X2rTie",
          "urihash" : "SdlbV1eQ6X2rTie",
          "sysuri" : "https://developer.arm.com/documentation/102730/0102/en",
          "systransactionid" : 1005342,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371831,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687263000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687323000,
          "permanentid" : "8b039f735e352c1131b367c4a05aecd3087697eb457fb4a02e4b8cba2b2e",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a11fc7882d1f2d340fa6",
          "transactionid" : 1005342,
          "title" : "Mali-G77 Performance Counters Reference Guide ",
          "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687323000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102730:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687323037135974,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687308130,
          "syssize" : 4444,
          "sysdate" : 1666687323000,
          "haslayout" : "1",
          "topparent" : "5371831",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371831,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687323000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102730/0102/?lang=en",
          "modified" : 1666687263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687323037135974,
          "uri" : "https://developer.arm.com/documentation/102730/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G77 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102730/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GPU activity ",
        "document_number" : "102730",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371831",
        "sysurihash" : "cIwb704KCw6gi2SE",
        "urihash" : "cIwb704KCw6gi2SE",
        "sysuri" : "https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
        "systransactionid" : 1005342,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371831,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687263000,
        "sysconcepts" : "GPU activity ; queues ; workloads ; fragment ; vertex shading ; non-fragment ; CPU ; hardware unit ; counters increment ; Output external ; MaliGPUCyclesGPUActive ; efficiently handling",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371831,
        "parentitem" : "6357a11fc7882d1f2d340fa6",
        "concepts" : "GPU activity ; queues ; workloads ; fragment ; vertex shading ; non-fragment ; CPU ; hardware unit ; counters increment ; Output external ; MaliGPUCyclesGPUActive ; efficiently handling",
        "documenttype" : "html",
        "isattachment" : "5371831",
        "sysindexeddate" : 1666687322000,
        "permanentid" : "88ccc0ff2b6ac9a8c62497f16d698d4c0c10e434b88be13db338eb93bdee",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a11fc7882d1f2d340faa",
        "transactionid" : 1005342,
        "title" : "GPU activity ",
        "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687322000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102730:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687322410294311,
        "sysisattachment" : "5371831",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371831,
        "size" : 13574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102730/0102/GPU-activity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687308110,
        "syssize" : 13574,
        "sysdate" : 1666687322000,
        "haslayout" : "1",
        "topparent" : "5371831",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371831,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 454,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687322000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/GPU-activity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102730/0102/GPU-activity?lang=en",
        "modified" : 1666687263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687322410294311,
        "uri" : "https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
        "syscollection" : "default"
      },
      "Title" : "GPU activity",
      "Uri" : "https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
      "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
      "ClickUri" : "https://developer.arm.com/documentation/102730/0102/GPU-activity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en/GPU-activity",
      "Excerpt" : "Figure 1. ... This can cause one or more of the queues to run out of work to process. ... For GPU bound content, it is expected that the GPU queues process work in parallel. ... Figure 3.",
      "FirstSentences" : "GPU activity The workloads running on this Mali GPU are coordinated by the Job Manager, the hardware unit that is responsible for scheduling workloads onto the GPU. The Job Manager exposes two ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G77 Performance Counters Reference Guide ",
      "document_number" : "102730",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371831",
      "sysurihash" : "SdlbV1eQ6X2rTie",
      "urihash" : "SdlbV1eQ6X2rTie",
      "sysuri" : "https://developer.arm.com/documentation/102730/0102/en",
      "systransactionid" : 1005342,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371831,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666687263000,
      "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1666687323000,
      "permanentid" : "8b039f735e352c1131b367c4a05aecd3087697eb457fb4a02e4b8cba2b2e",
      "syslanguage" : [ "English" ],
      "itemid" : "6357a11fc7882d1f2d340fa6",
      "transactionid" : 1005342,
      "title" : "Mali-G77 Performance Counters Reference Guide ",
      "products" : [ "Mali-G77 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666687323000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102730:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666687323037135974,
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "size" : 4444,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666687308130,
      "syssize" : 4444,
      "sysdate" : 1666687323000,
      "haslayout" : "1",
      "topparent" : "5371831",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371831,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G77 GPU. This GPU is part of the Mali Valhall architecture family.",
      "wordcount" : 300,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666687323000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102730/0102/?lang=en",
      "modified" : 1666687263000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666687323037135974,
      "uri" : "https://developer.arm.com/documentation/102730/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Mali-G77 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102730/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102730/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/102730/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102730/0102/en",
    "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Mali-G77 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
  }, {
    "title" : "How to test TPIU trace signals",
    "uri" : "https://developer.arm.com/documentation/ka005142/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005142/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005142/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005142/1-0/en",
    "excerpt" : "The offsets listed in the previous instructions are the offsets of the TPIU registers in the ... Looking at the output for info memory, record the naming used for the CoreSight APB-AP.",
    "firstSentences" : "Article ID: KA005142 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary If available on your board, the Trace Port Interface Unit (TPIU) outputs trace data ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to test TPIU trace signals ",
      "document_number" : "ka005142",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5336609",
      "sysurihash" : "AGyGph2iMbwcMCF",
      "urihash" : "AGyGph2iMbwcMCF",
      "sysuri" : "https://developer.arm.com/documentation/ka005142/1-0/en",
      "systransactionid" : 966463,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663226634000,
      "topparentid" : 5336609,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663226658000,
      "sysconcepts" : "pattern generator ; tracedata pins ; trace connectors ; TPIU ; signals ; CoreSight APB-AP ; base address ; cross talk ; edge timing ; Arm Development Studio ; voltage levels ; instructions ; alternates ; oscilloscope ; synchronization",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "concepts" : "pattern generator ; tracedata pins ; trace connectors ; TPIU ; signals ; CoreSight APB-AP ; base address ; cross talk ; edge timing ; Arm Development Studio ; voltage levels ; instructions ; alternates ; oscilloscope ; synchronization",
      "documenttype" : "html",
      "sysindexeddate" : 1663226695000,
      "permanentid" : "91224d0a5ac2759d924cf807dad963bc932ef90735bd830b779778b4369d",
      "syslanguage" : [ "English" ],
      "itemid" : "6322d322defc2c309b7123e7",
      "transactionid" : 966463,
      "title" : "How to test TPIU trace signals ",
      "products" : [ "Arm Development Studio", "DS000", "DS100" ],
      "date" : 1663226695000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005142:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663226695187408276,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 7080,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005142/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663226664724,
      "syssize" : 7080,
      "sysdate" : 1663226695000,
      "haslayout" : "1",
      "topparent" : "5336609",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5336609,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 322,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663226695000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005142/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005142/1-0/?lang=en",
      "modified" : 1663226658000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663226695187408276,
      "uri" : "https://developer.arm.com/documentation/ka005142/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to test TPIU trace signals",
    "Uri" : "https://developer.arm.com/documentation/ka005142/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005142/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005142/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005142/1-0/en",
    "Excerpt" : "The offsets listed in the previous instructions are the offsets of the TPIU registers in the ... Looking at the output for info memory, record the naming used for the CoreSight APB-AP.",
    "FirstSentences" : "Article ID: KA005142 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary If available on your board, the Trace Port Interface Unit (TPIU) outputs trace data ..."
  }, {
    "title" : "Mali-G76 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6357a0a0c5a70d2cdb15fc74",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
    "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "firstSentences" : "Mali-G76 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102697_0102_en Mali-G76 Performance Counters Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G76 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102697/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102697/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G76 Performance Counters Reference Guide ",
        "document_number" : "102697",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371818",
        "sysurihash" : "RF705CX3hS4N26D7",
        "urihash" : "RF705CX3hS4N26D7",
        "sysuri" : "https://developer.arm.com/documentation/102697/0102/en",
        "systransactionid" : 1005336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687135000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666687159000,
        "permanentid" : "5dd52071100e3b79dc1206053b4978a977a95a16a519141849fc3fd6f2bb",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a09fc5a70d2cdb15fc61",
        "transactionid" : 1005336,
        "title" : "Mali-G76 Performance Counters Reference Guide ",
        "products" : [ "Mali-G76 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687159000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102697:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687159928146337,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687156136,
        "syssize" : 4444,
        "sysdate" : 1666687159000,
        "haslayout" : "1",
        "topparent" : "5371818",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371818,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687159000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102697/0102/?lang=en",
        "modified" : 1666687135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687159928146337,
        "uri" : "https://developer.arm.com/documentation/102697/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G76 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102697/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Content behavior",
      "uri" : "https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
      "printableUri" : "https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
      "clickUri" : "https://developer.arm.com/documentation/102697/0102/Content-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
      "excerpt" : "Figure 2. ... Minimize this number by reusing vertices for nearby primitives, improving temporal ... Efficient meshes with a good vertex reuse have average less than 1.5 vertices shaded per ...",
      "firstSentences" : "Content behavior Optimal rendering performance requires both efficient content, and efficient handling of that content by the GPU. The content behavior metrics help you to supply the GPU with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G76 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102697/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102697/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G76 Performance Counters Reference Guide ",
          "document_number" : "102697",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371818",
          "sysurihash" : "RF705CX3hS4N26D7",
          "urihash" : "RF705CX3hS4N26D7",
          "sysuri" : "https://developer.arm.com/documentation/102697/0102/en",
          "systransactionid" : 1005336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371818,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687135000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687159000,
          "permanentid" : "5dd52071100e3b79dc1206053b4978a977a95a16a519141849fc3fd6f2bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a09fc5a70d2cdb15fc61",
          "transactionid" : 1005336,
          "title" : "Mali-G76 Performance Counters Reference Guide ",
          "products" : [ "Mali-G76 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687159000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102697:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687159928146337,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687156136,
          "syssize" : 4444,
          "sysdate" : 1666687159000,
          "haslayout" : "1",
          "topparent" : "5371818",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371818,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687159000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102697/0102/?lang=en",
          "modified" : 1666687135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687159928146337,
          "uri" : "https://developer.arm.com/documentation/102697/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G76 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102697/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Content behavior ",
        "document_number" : "102697",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371818",
        "sysurihash" : "IU98m2AuIYy7f7Zp",
        "urihash" : "IU98m2AuIYy7f7Zp",
        "sysuri" : "https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
        "systransactionid" : 1005336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687135000,
        "sysconcepts" : "GPU ; rendering ; redundancy ; target ; workload ; causing ; optimizations ; usage ; rasterized quads ; input primitives ; stencil testing ; shader threads ; MaliPrimitiveCullingZPlaneTestCulledPrimitives ; MaliCoreQuadsRasterizedFineQuads",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371818,
        "parentitem" : "6357a09fc5a70d2cdb15fc61",
        "concepts" : "GPU ; rendering ; redundancy ; target ; workload ; causing ; optimizations ; usage ; rasterized quads ; input primitives ; stencil testing ; shader threads ; MaliPrimitiveCullingZPlaneTestCulledPrimitives ; MaliCoreQuadsRasterizedFineQuads",
        "documenttype" : "html",
        "isattachment" : "5371818",
        "sysindexeddate" : 1666687161000,
        "permanentid" : "be7a2b314db5ba17d341c9a3f50701e446d70fc2a01a0d8ae0887f68cd5b",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a0a0c5a70d2cdb15fc66",
        "transactionid" : 1005336,
        "title" : "Content behavior ",
        "products" : [ "Mali-G76 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687161000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102697:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687161258897732,
        "sysisattachment" : "5371818",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371818,
        "size" : 16510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102697/0102/Content-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687156136,
        "syssize" : 16510,
        "sysdate" : 1666687161000,
        "haslayout" : "1",
        "topparent" : "5371818",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371818,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 556,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687161000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102697/0102/Content-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102697/0102/Content-behavior?lang=en",
        "modified" : 1666687135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687161258897732,
        "uri" : "https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
        "syscollection" : "default"
      },
      "Title" : "Content behavior",
      "Uri" : "https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/102697/0102/Content-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en/Content-behavior",
      "Excerpt" : "Figure 2. ... Minimize this number by reusing vertices for nearby primitives, improving temporal ... Efficient meshes with a good vertex reuse have average less than 1.5 vertices shaded per ...",
      "FirstSentences" : "Content behavior Optimal rendering performance requires both efficient content, and efficient handling of that content by the GPU. The content behavior metrics help you to supply the GPU with ..."
    }, {
      "title" : "Mali-G76 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102697/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102697/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G76 Performance Counters Reference Guide ",
        "document_number" : "102697",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371818",
        "sysurihash" : "RF705CX3hS4N26D7",
        "urihash" : "RF705CX3hS4N26D7",
        "sysuri" : "https://developer.arm.com/documentation/102697/0102/en",
        "systransactionid" : 1005336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687135000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666687159000,
        "permanentid" : "5dd52071100e3b79dc1206053b4978a977a95a16a519141849fc3fd6f2bb",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a09fc5a70d2cdb15fc61",
        "transactionid" : 1005336,
        "title" : "Mali-G76 Performance Counters Reference Guide ",
        "products" : [ "Mali-G76 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687159000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102697:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687159928146337,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687156136,
        "syssize" : 4444,
        "sysdate" : 1666687159000,
        "haslayout" : "1",
        "topparent" : "5371818",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371818,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687159000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102697/0102/?lang=en",
        "modified" : 1666687135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687159928146337,
        "uri" : "https://developer.arm.com/documentation/102697/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G76 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102697/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    }, {
      "title" : "CPU performance",
      "uri" : "https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
      "printableUri" : "https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
      "clickUri" : "https://developer.arm.com/documentation/102697/0102/CPU-performance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
      "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G76 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102697/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102697/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G76 Performance Counters Reference Guide ",
          "document_number" : "102697",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371818",
          "sysurihash" : "RF705CX3hS4N26D7",
          "urihash" : "RF705CX3hS4N26D7",
          "sysuri" : "https://developer.arm.com/documentation/102697/0102/en",
          "systransactionid" : 1005336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371818,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666687135000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666687159000,
          "permanentid" : "5dd52071100e3b79dc1206053b4978a977a95a16a519141849fc3fd6f2bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6357a09fc5a70d2cdb15fc61",
          "transactionid" : 1005336,
          "title" : "Mali-G76 Performance Counters Reference Guide ",
          "products" : [ "Mali-G76 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666687159000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102697:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666687159928146337,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666687156136,
          "syssize" : 4444,
          "sysdate" : 1666687159000,
          "haslayout" : "1",
          "topparent" : "5371818",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371818,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666687159000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102697/0102/?lang=en",
          "modified" : 1666687135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666687159928146337,
          "uri" : "https://developer.arm.com/documentation/102697/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G76 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102697/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102697/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G76 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPU performance ",
        "document_number" : "102697",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371818",
        "sysurihash" : "yNUth4nyZH0IMm0",
        "urihash" : "yNUth4nyZH0IMm0",
        "sysuri" : "https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
        "systransactionid" : 1005336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371818,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666687135000,
        "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371818,
        "parentitem" : "6357a09fc5a70d2cdb15fc61",
        "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "documenttype" : "html",
        "isattachment" : "5371818",
        "sysindexeddate" : 1666687159000,
        "permanentid" : "ad553a5db92f0ff819b8bf63fda2a76f2b28cb0b74abe9b34e4c4eb2e373",
        "syslanguage" : [ "English" ],
        "itemid" : "6357a09fc5a70d2cdb15fc64",
        "transactionid" : 1005336,
        "title" : "CPU performance ",
        "products" : [ "Mali-G76 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666687159000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102697:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666687159891244706,
        "sysisattachment" : "5371818",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371818,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102697/0102/CPU-performance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666687156136,
        "syssize" : 1866,
        "sysdate" : 1666687159000,
        "haslayout" : "1",
        "topparent" : "5371818",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371818,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666687159000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102697/0102/CPU-performance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102697/0102/CPU-performance?lang=en",
        "modified" : 1666687135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666687159891244706,
        "uri" : "https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
        "syscollection" : "default"
      },
      "Title" : "CPU performance",
      "Uri" : "https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
      "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
      "ClickUri" : "https://developer.arm.com/documentation/102697/0102/CPU-performance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en/CPU-performance",
      "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G76 Performance Counters Reference Guide ",
      "document_number" : "102697",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371818",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "gODMBQVfWpiAD5ew",
      "urihash" : "gODMBQVfWpiAD5ew",
      "sysuri" : "https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
      "keywords" : "Mali-G76 GPU",
      "systransactionid" : 1005336,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371818,
      "numberofpages" : 49,
      "sysconcepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; counters ; bottleneck ; fragments ; arm ; performance counters ; workloads ; memory traffic ; export laws",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "attachmentparentid" : 5371818,
      "parentitem" : "6357a09fc5a70d2cdb15fc61",
      "concepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; counters ; bottleneck ; fragments ; arm ; performance counters ; workloads ; memory traffic ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5371818",
      "sysindexeddate" : 1666687161000,
      "permanentid" : "d046d298d134ea2ec4e584f90324efe202c2a693374638712a0b08a10a8d",
      "syslanguage" : [ "English" ],
      "itemid" : "6357a0a0c5a70d2cdb15fc74",
      "transactionid" : 1005336,
      "title" : "Mali-G76 Performance Counters Reference Guide ",
      "subject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "date" : 1666687161000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102697:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666687161627713078,
      "sysisattachment" : "5371818",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 5371818,
      "size" : 488826,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6357a0a0c5a70d2cdb15fc74",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666687158880,
      "syssubject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "syssize" : 488826,
      "sysdate" : 1666687161000,
      "topparent" : "5371818",
      "author" : "Arm Ltd.",
      "label_version" : "0102",
      "systopparentid" : 5371818,
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G76 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "wordcount" : 1469,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666687161000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6357a0a0c5a70d2cdb15fc74",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666687161627713078,
      "uri" : "https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Mali-G76 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6357a0a0c5a70d2cdb15fc74",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102697/0102/en/pdf/mali-g76_performance_counters_reference_guide_102697_0102_en.pdf",
    "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "FirstSentences" : "Mali-G76 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102697_0102_en Mali-G76 Performance Counters Reference ..."
  }, {
    "title" : "Mali-G72 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102642/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
    "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Shader core load/store unit",
      "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "printableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "clickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "excerpt" : "Avoid padding in strided data accesses. Write compute shaders so that adjacent threads in a warp access adjacent addresses in memory. ... ($MaliCoreL2ReadsLoadStoreL2ReadBeats * 16) \\/ ($ ...",
      "firstSentences" : "Shader core load\\/store unit The load\\/store unit counters show the use of the general-purpose L1 data cache. This unit is used for all shader data accesses except texturing and framebuffer write- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G72 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G72 Performance Counters Reference Guide ",
          "document_number" : "102642",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371805",
          "sysurihash" : "sa5XV4OlxeZqaDAR",
          "urihash" : "sa5XV4OlxeZqaDAR",
          "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
          "systransactionid" : 1005329,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686970000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686991000,
          "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
          "syslanguage" : [ "English" ],
          "itemid" : "63579ffac7882d1f2d340f7c",
          "transactionid" : 1005329,
          "title" : "Mali-G72 Performance Counters Reference Guide ",
          "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686991000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102642:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686991935093616,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686986840,
          "syssize" : 4444,
          "sysdate" : 1666686991000,
          "haslayout" : "1",
          "topparent" : "5371805",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371805,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686991000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102642/0102/?lang=en",
          "modified" : 1666686970000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686991935093616,
          "uri" : "https://developer.arm.com/documentation/102642/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G72 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shader core load/store unit ",
        "document_number" : "102642",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371805",
        "sysurihash" : "pBly9FSNujkBxVpb",
        "urihash" : "pBly9FSNujkBxVpb",
        "sysuri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
        "systransactionid" : 1005329,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686970000,
        "sysconcepts" : "store unit ; data accesses ; loads ; caches ; reads ; shaders ; counters ; L1 ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; multicycle operations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371805,
        "parentitem" : "63579ffac7882d1f2d340f7c",
        "concepts" : "store unit ; data accesses ; loads ; caches ; reads ; shaders ; counters ; L1 ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; multicycle operations",
        "documenttype" : "html",
        "isattachment" : "5371805",
        "sysindexeddate" : 1666686991000,
        "permanentid" : "7c70618a6b5b8b4e47571d3bf3b45bb5ddfbe82297e8348197c3e63e2797",
        "syslanguage" : [ "English" ],
        "itemid" : "63579ffbc7882d1f2d340f86",
        "transactionid" : 1005329,
        "title" : "Shader core load/store unit ",
        "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686991000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102642:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686991913259253,
        "sysisattachment" : "5371805",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371805,
        "size" : 4385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686986821,
        "syssize" : 4385,
        "sysdate" : 1666686991000,
        "haslayout" : "1",
        "topparent" : "5371805",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371805,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686991000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102642/0102/Shader-core-load-store-unit?lang=en",
        "modified" : 1666686970000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686991913259253,
        "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core load/store unit",
      "Uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-load-store-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-load-store-unit",
      "Excerpt" : "Avoid padding in strided data accesses. Write compute shaders so that adjacent threads in a warp access adjacent addresses in memory. ... ($MaliCoreL2ReadsLoadStoreL2ReadBeats * 16) \\/ ($ ...",
      "FirstSentences" : "Shader core load\\/store unit The load\\/store unit counters show the use of the general-purpose L1 data cache. This unit is used for all shader data accesses except texturing and framebuffer write- ..."
    }, {
      "title" : "CPU performance",
      "uri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "printableUri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "clickUri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G72 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G72 Performance Counters Reference Guide ",
          "document_number" : "102642",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371805",
          "sysurihash" : "sa5XV4OlxeZqaDAR",
          "urihash" : "sa5XV4OlxeZqaDAR",
          "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
          "systransactionid" : 1005329,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686970000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686991000,
          "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
          "syslanguage" : [ "English" ],
          "itemid" : "63579ffac7882d1f2d340f7c",
          "transactionid" : 1005329,
          "title" : "Mali-G72 Performance Counters Reference Guide ",
          "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686991000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102642:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686991935093616,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686986840,
          "syssize" : 4444,
          "sysdate" : 1666686991000,
          "haslayout" : "1",
          "topparent" : "5371805",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371805,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686991000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102642/0102/?lang=en",
          "modified" : 1666686970000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686991935093616,
          "uri" : "https://developer.arm.com/documentation/102642/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G72 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPU performance ",
        "document_number" : "102642",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371805",
        "sysurihash" : "W1rJSmHODXTZiG",
        "urihash" : "W1rJSmHODXTZiG",
        "sysuri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
        "systransactionid" : 1005329,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686970000,
        "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371805,
        "parentitem" : "63579ffac7882d1f2d340f7c",
        "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "documenttype" : "html",
        "isattachment" : "5371805",
        "sysindexeddate" : 1666686991000,
        "permanentid" : "0f0b4ef4a2bbd466ac55b663ae98ed67b51c11c5f82ab1970f8e00c03ef6",
        "syslanguage" : [ "English" ],
        "itemid" : "63579ffbc7882d1f2d340f7f",
        "transactionid" : 1005329,
        "title" : "CPU performance ",
        "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686991000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102642:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686991896049109,
        "sysisattachment" : "5371805",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371805,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686986840,
        "syssize" : 1866,
        "sysdate" : 1666686991000,
        "haslayout" : "1",
        "topparent" : "5371805",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371805,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686991000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102642/0102/CPU-performance?lang=en",
        "modified" : 1666686970000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686991896049109,
        "uri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
        "syscollection" : "default"
      },
      "Title" : "CPU performance",
      "Uri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "ClickUri" : "https://developer.arm.com/documentation/102642/0102/CPU-performance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/CPU-performance",
      "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
    }, {
      "title" : "Shader core memory traffic",
      "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "printableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "clickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "excerpt" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory ... Use the data breakdown to identify the unit making the accesses, and target that unit for ...",
      "firstSentences" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory access a shader core makes to the L2 cache and external memory system. Use the data breakdown to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G72 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G72 Performance Counters Reference Guide ",
          "document_number" : "102642",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371805",
          "sysurihash" : "sa5XV4OlxeZqaDAR",
          "urihash" : "sa5XV4OlxeZqaDAR",
          "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
          "systransactionid" : 1005329,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686970000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686991000,
          "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
          "syslanguage" : [ "English" ],
          "itemid" : "63579ffac7882d1f2d340f7c",
          "transactionid" : 1005329,
          "title" : "Mali-G72 Performance Counters Reference Guide ",
          "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686991000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102642:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686991935093616,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686986840,
          "syssize" : 4444,
          "sysdate" : 1666686991000,
          "haslayout" : "1",
          "topparent" : "5371805",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371805,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686991000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102642/0102/?lang=en",
          "modified" : 1666686970000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686991935093616,
          "uri" : "https://developer.arm.com/documentation/102642/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G72 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shader core memory traffic ",
        "document_number" : "102642",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371805",
        "sysurihash" : "NrUBHIpMNL2lmF",
        "urihash" : "NrUBHIpMNL2lmF",
        "sysuri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
        "systransactionid" : 1005329,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686970000,
        "sysconcepts" : "memory system ; shader core ; L2 cache ; fragment front-end ; load ; tile buffer ; MaliCoreWritesTileBufferWriteBeats",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371805,
        "parentitem" : "63579ffac7882d1f2d340f7c",
        "concepts" : "memory system ; shader core ; L2 cache ; fragment front-end ; load ; tile buffer ; MaliCoreWritesTileBufferWriteBeats",
        "documenttype" : "html",
        "isattachment" : "5371805",
        "sysindexeddate" : 1666686991000,
        "permanentid" : "9071b3b7752c8eb884722aa9781addca279bda483cc531b0bc092200907a",
        "syslanguage" : [ "English" ],
        "itemid" : "63579ffbc7882d1f2d340f87",
        "transactionid" : 1005329,
        "title" : "Shader core memory traffic ",
        "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686991000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102642:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686991872954104,
        "sysisattachment" : "5371805",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371805,
        "size" : 2459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686986821,
        "syssize" : 2459,
        "sysdate" : 1666686991000,
        "haslayout" : "1",
        "topparent" : "5371805",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371805,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686991000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102642/0102/Shader-core-memory-traffic?lang=en",
        "modified" : 1666686970000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686991872954104,
        "uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
        "syscollection" : "default"
      },
      "Title" : "Shader core memory traffic",
      "Uri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "ClickUri" : "https://developer.arm.com/documentation/102642/0102/Shader-core-memory-traffic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en/Shader-core-memory-traffic",
      "Excerpt" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory ... Use the data breakdown to identify the unit making the accesses, and target that unit for ...",
      "FirstSentences" : "Shader core memory traffic The shader core memory traffic counters show the total amount of memory access a shader core makes to the L2 cache and external memory system. Use the data breakdown to ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G72 Performance Counters Reference Guide ",
      "document_number" : "102642",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371805",
      "sysurihash" : "sa5XV4OlxeZqaDAR",
      "urihash" : "sa5XV4OlxeZqaDAR",
      "sysuri" : "https://developer.arm.com/documentation/102642/0102/en",
      "systransactionid" : 1005329,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371805,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666686970000,
      "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1666686991000,
      "permanentid" : "8ae259aab62a4b08a578b9828c41cd969cfd76793d0d3754f3832d59091b",
      "syslanguage" : [ "English" ],
      "itemid" : "63579ffac7882d1f2d340f7c",
      "transactionid" : 1005329,
      "title" : "Mali-G72 Performance Counters Reference Guide ",
      "products" : [ "Mali-G72 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666686991000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102642:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666686991935093616,
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "size" : 4444,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666686986840,
      "syssize" : 4444,
      "sysdate" : 1666686991000,
      "haslayout" : "1",
      "topparent" : "5371805",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371805,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G72 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "wordcount" : 300,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666686991000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102642/0102/?lang=en",
      "modified" : 1666686970000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666686991935093616,
      "uri" : "https://developer.arm.com/documentation/102642/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Mali-G72 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102642/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102642/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/102642/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102642/0102/en",
    "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Mali-G72 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
  }, {
    "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "excerpt" : "To provide feedback on CoreSight ETM-Cortex-M85 TM982, create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 23-Nov-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice Date of issue: 23-Nov-2022 Non-Confidential Copyright  2021, 2022 Arm Limited (or its affiliates). All rights reserved. This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "document_number" : "SDEN2236666",
        "document_version" : "0400",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5388436",
        "sysurihash" : "RMKQthxaQbsKCc",
        "urihash" : "RMKQthxaQbsKCc",
        "sysuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "systransactionid" : 1058932,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1669852800000,
        "topparentid" : 5388436,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669899309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1669899343000,
        "permanentid" : "3c5111e6e779781e2491f8482c851d1ae2f67778b181bf0c3800a6f69eae",
        "syslanguage" : [ "English" ],
        "itemid" : "6388a42de1ed1c2162fc7676",
        "transactionid" : 1058932,
        "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "products" : [ "Cortex-M85" ],
        "date" : 1669899343000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Digital Signal Processing", "Machine Learning" ],
        "document_id" : "SDEN2236666:0400:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669899343638048962,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669899341037,
        "syssize" : 237,
        "sysdate" : 1669899343000,
        "haslayout" : "1",
        "topparent" : "5388436",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5388436,
        "navigationhierarchiescategories" : [ "AI/ML", "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669899343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN2236666/0400/?lang=en",
        "modified" : 1669899309000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669899343638048962,
        "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "Excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "document_number" : "SDEN2236666",
        "document_version" : "0400",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5388436",
        "sysurihash" : "RMKQthxaQbsKCc",
        "urihash" : "RMKQthxaQbsKCc",
        "sysuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "systransactionid" : 1058932,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1669852800000,
        "topparentid" : 5388436,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669899309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1669899343000,
        "permanentid" : "3c5111e6e779781e2491f8482c851d1ae2f67778b181bf0c3800a6f69eae",
        "syslanguage" : [ "English" ],
        "itemid" : "6388a42de1ed1c2162fc7676",
        "transactionid" : 1058932,
        "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
        "products" : [ "Cortex-M85" ],
        "date" : 1669899343000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Digital Signal Processing", "Machine Learning" ],
        "document_id" : "SDEN2236666:0400:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669899343638048962,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669899341037,
        "syssize" : 237,
        "sysdate" : 1669899343000,
        "haslayout" : "1",
        "topparent" : "5388436",
        "label_version" : "4.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5388436,
        "navigationhierarchiescategories" : [ "AI/ML", "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669899343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN2236666/0400/?lang=en",
        "modified" : 1669899309000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669899343638048962,
        "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en",
      "Excerpt" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CoreSight\\u2122 ETM-Cortex-M85 TM982 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. CoreSight ETM-Cortex-M85 TM982 Software Developer ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
      "document_number" : "SDEN2236666",
      "document_version" : "0400",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5388436",
      "sysurihash" : "8uptx5dF4vxHgLD5",
      "urihash" : "8uptx5dF4vxHgLD5",
      "sysuri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
      "systransactionid" : 1058932,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1669852800000,
      "topparentid" : 5388436,
      "numberofpages" : 10,
      "sysconcepts" : "documentation ; errata ; implementations ; arm ; critical error ; workarounds ; applications ; written agreement ; export laws ; party patents ; levels of severity ; provisions ; verification ; limitations ; conflicting ; awaiting escalation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d" ],
      "attachmentparentid" : 5388436,
      "parentitem" : "6388a42de1ed1c2162fc7676",
      "concepts" : "documentation ; errata ; implementations ; arm ; critical error ; workarounds ; applications ; written agreement ; export laws ; party patents ; levels of severity ; provisions ; verification ; limitations ; conflicting ; awaiting escalation",
      "documenttype" : "pdf",
      "isattachment" : "5388436",
      "sysindexeddate" : 1669899343000,
      "permanentid" : "aa0f903cef344a69802286ed896c9e298a8aa01214e06798b91f87767e34",
      "syslanguage" : [ "English" ],
      "itemid" : "6388a42ee1ed1c2162fc7678",
      "transactionid" : 1058932,
      "title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice ",
      "date" : 1669899343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN2236666:0400:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Application Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669899343878318318,
      "sysisattachment" : "5388436",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5388436,
      "size" : 181282,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669899343057,
      "syssize" : 181282,
      "sysdate" : 1669899343000,
      "topparent" : "5388436",
      "label_version" : "4.0",
      "systopparentid" : 5388436,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 476,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M85" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669899343000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669899343878318318,
      "uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6388a42ee1ed1c2162fc7678",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2236666/0400/en/pdf/coresight_etm_cortex_m85_tm982_software_developer_errata_notice_v4_0.pdf",
    "Excerpt" : "To provide feedback on CoreSight ETM-Cortex-M85 TM982, create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 23-Nov-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "CoreSight ETM-Cortex-M85 TM982 Software Developer Errata Notice Date of issue: 23-Nov-2022 Non-Confidential Copyright  2021, 2022 Arm Limited (or its affiliates). All rights reserved. This ..."
  }, {
    "title" : "Enable ITM streaming with Arm DS",
    "uri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005246/1-0/en",
    "excerpt" : "unsigned int *) 0xe0001000; \\/\\/ Default DWT base Address\\n pDWT[0] |= (1 << 10) | (1 << 0); \\/\\/ ... Check that the DWT_CYCCNT feature is supported (bit 25 in DWT_CTRL is 0) and enabled using ...",
    "firstSentences" : "Article ID: KA005246 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Summary The Arm Instruction Trace Macrocell provides a high speed channel from ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Enable ITM streaming with Arm DS ",
      "document_number" : "ka005246",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5370226",
      "sysurihash" : "JDf3aSRKWpBXJh2a",
      "urihash" : "JDf3aSRKWpBXJh2a",
      "sysuri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
      "systransactionid" : 999065,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666298392000,
      "topparentid" : 5370226,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666298446000,
      "sysconcepts" : "TPIU clock ; printf ; ITM ports ; source files ; system software ; debugger ; semi-hosting ; streaming ; environments ; package start ; Event window ; original project ; semi-hosing usage ; support used ; hardware platform ; documentation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "TPIU clock ; printf ; ITM ports ; source files ; system software ; debugger ; semi-hosting ; streaming ; environments ; package start ; Event window ; original project ; semi-hosing usage ; support used ; hardware platform ; documentation",
      "documenttype" : "html",
      "sysindexeddate" : 1666298475000,
      "permanentid" : "1eec0f026c9c9577ad5e20b4bd31e370b72e6fc604be913716ffbfeae72d",
      "syslanguage" : [ "English" ],
      "itemid" : "6351b24e49bc4367bb3d86ad",
      "transactionid" : 999065,
      "title" : "Enable ITM streaming with Arm DS ",
      "products" : [ "Arm Development Studio", "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DS000", "DS100", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1666298475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005246:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666298475698585588,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6021,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666298467165,
      "syssize" : 6021,
      "sysdate" : 1666298475000,
      "haslayout" : "1",
      "topparent" : "5370226",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5370226,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 344,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666298475000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005246/1-0/?lang=en",
      "modified" : 1666298446000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666298475698585588,
      "uri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Enable ITM streaming with Arm DS",
    "Uri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005246/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005246/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005246/1-0/en",
    "Excerpt" : "unsigned int *) 0xe0001000; \\/\\/ Default DWT base Address\\n pDWT[0] |= (1 << 10) | (1 << 0); \\/\\/ ... Check that the DWT_CYCCNT feature is supported (bit 25 in DWT_CTRL is 0) and enabled using ...",
    "FirstSentences" : "Article ID: KA005246 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Summary The Arm Instruction Trace Macrocell provides a high speed channel from ..."
  }, {
    "title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632ddba8da191e7fe057c84d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
    "excerpt" : "To provide feedback on Arm Neoverse CMN-700 Coherent Mesh Network, create a ticket ... Arm values inclusive communities. ... Date of issue: 07-Sep-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice Date of issue: 07-Sep-2022 Non-Confidential Copyright  2020-2022 Arm Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "printableUri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "clickUri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden2039384/0007/en",
      "excerpt" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-700 Coherent Mesh ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice ",
        "document_number" : "sden2039384",
        "document_version" : "0007",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5346960",
        "sysurihash" : "UzdnofgKmH4Bc1R3",
        "urihash" : "UzdnofgKmH4Bc1R3",
        "sysuri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
        "systransactionid" : 1003626,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5346960,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663949736000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|60b9f95c237e4e09d0d3cd27", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|60b9f95c237e4e09d0d3cd27" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666600907000,
        "permanentid" : "3f911ec9ba76629ce6cf9af34a6f0bc9099366dc79614208b621dfbf173a",
        "syslanguage" : [ "English" ],
        "itemid" : "632ddba8da191e7fe057c84b",
        "transactionid" : 1003626,
        "title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice ",
        "products" : [ "Neoverse CMN-700" ],
        "date" : 1666600907000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Cloud", "Edge computing", "High Performance Computing (HPC)", "Hyperscale", "Networking" ],
        "document_id" : "sden2039384:0007:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1666600907720276877,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600890657,
        "syssize" : 257,
        "sysdate" : 1666600907000,
        "haslayout" : "1",
        "topparent" : "5346960",
        "label_version" : "7.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5346960,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "HPC" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700" ],
        "document_revision" : "7.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600907000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/sden2039384/0007/?lang=en",
        "modified" : 1663949736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600907720276877,
        "uri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "PrintableUri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "ClickUri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden2039384/0007/en",
      "Excerpt" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-700 Coherent Mesh ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "printableUri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "clickUri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden2039384/0007/en",
      "excerpt" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-700 Coherent Mesh ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice ",
        "document_number" : "sden2039384",
        "document_version" : "0007",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5346960",
        "sysurihash" : "UzdnofgKmH4Bc1R3",
        "urihash" : "UzdnofgKmH4Bc1R3",
        "sysuri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
        "systransactionid" : 1003626,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5346960,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663949736000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|60b9f95c237e4e09d0d3cd27", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|60b9f95c237e4e09d0d3cd27" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666600907000,
        "permanentid" : "3f911ec9ba76629ce6cf9af34a6f0bc9099366dc79614208b621dfbf173a",
        "syslanguage" : [ "English" ],
        "itemid" : "632ddba8da191e7fe057c84b",
        "transactionid" : 1003626,
        "title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice ",
        "products" : [ "Neoverse CMN-700" ],
        "date" : 1666600907000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Cloud", "Edge computing", "High Performance Computing (HPC)", "Hyperscale", "Networking" ],
        "document_id" : "sden2039384:0007:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1666600907720276877,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600890657,
        "syssize" : 257,
        "sysdate" : 1666600907000,
        "haslayout" : "1",
        "topparent" : "5346960",
        "label_version" : "7.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5346960,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "HPC" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700" ],
        "document_revision" : "7.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600907000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/sden2039384/0007/?lang=en",
        "modified" : 1663949736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600907720276877,
        "uri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "PrintableUri" : "https://developer.arm.com/documentation/sden2039384/0007/en",
      "ClickUri" : "https://developer.arm.com/documentation/sden2039384/0007/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden2039384/0007/en",
      "Excerpt" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-700 Coherent Mesh ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice ",
      "document_number" : "sden2039384",
      "document_version" : "0007",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5346960",
      "sysurihash" : "j3GZJ4K8Wz2RnEX",
      "urihash" : "j3GZJ4K8Wz2RnEX",
      "sysuri" : "https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
      "systransactionid" : 1003626,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663891200000,
      "topparentid" : 5346960,
      "numberofpages" : 14,
      "sysconcepts" : "configurations ; documentation ; errata ; implementations ; Non-confidential ; ID ; data corruption ; PCIe traffic ; presence of CPU ; workarounds ; applications ; written agreement ; third party ; levels of severity ; verification ; limitations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|60b9f95c237e4e09d0d3cd27", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|60b9f95c237e4e09d0d3cd27" ],
      "attachmentparentid" : 5346960,
      "parentitem" : "632ddba8da191e7fe057c84b",
      "concepts" : "configurations ; documentation ; errata ; implementations ; Non-confidential ; ID ; data corruption ; PCIe traffic ; presence of CPU ; workarounds ; applications ; written agreement ; third party ; levels of severity ; verification ; limitations",
      "documenttype" : "pdf",
      "isattachment" : "5346960",
      "sysindexeddate" : 1666600908000,
      "permanentid" : "c4c684af4f6d041d838ac44f8e893cace525069a6c5a711b58dcbd4fc416",
      "syslanguage" : [ "English" ],
      "itemid" : "632ddba8da191e7fe057c84d",
      "transactionid" : 1003626,
      "title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice ",
      "date" : 1666600908000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "sden2039384:0007:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1666600908063850870,
      "sysisattachment" : "5346960",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5346960,
      "size" : 208700,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632ddba8da191e7fe057c84d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666600891878,
      "syssize" : 208700,
      "sysdate" : 1666600908000,
      "topparent" : "5346960",
      "label_version" : "7.0",
      "systopparentid" : 5346960,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 661,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666600908000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632ddba8da191e7fe057c84d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666600908063850870,
      "uri" : "https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632ddba8da191e7fe057c84d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden2039384/0007/en/pdf/Arm_Neoverse_CMN_700_Coherent_Mesh_Network_Software_Developer_Errata_Notice_v7_0.pdf",
    "Excerpt" : "To provide feedback on Arm Neoverse CMN-700 Coherent Mesh Network, create a ticket ... Arm values inclusive communities. ... Date of issue: 07-Sep-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "Arm Neoverse CMN-700 Coherent Mesh Network Software Developer Errata Notice Date of issue: 07-Sep-2022 Non-Confidential Copyright  2020-2022 Arm Limited (or its affiliates). All rights reserved."
  }, {
    "title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/633af70bda191e7fe057dcf0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
    "excerpt" : "Inclusive language commitment ... Arm strives to lead the industry and create change. ... Date of issue: 28-Sep-2022 ... Contents ... Introduction ... Scope ... Categorization of errata ... 6",
    "firstSentences" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice Date of issue: 28-Sep-2022 Non-Confidential Copyright  2019-2022 Arm Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "excerpt" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-650 Coherent Mesh ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice ",
        "document_number" : "SDEN-1504336",
        "document_version" : "0008",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5353081",
        "sysurihash" : "q1EPR6lcCWmptJk8",
        "urihash" : "q1EPR6lcCWmptJk8",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
        "systransactionid" : 1003625,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664755200000,
        "topparentid" : 5353081,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664808715000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666600887000,
        "permanentid" : "f141e64dec205d9ed0ad151f7d3b6449df52c17564837044b9bf6852b5b3",
        "syslanguage" : [ "English" ],
        "itemid" : "633af70bda191e7fe057dcee",
        "transactionid" : 1003625,
        "title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice ",
        "products" : [ "Neoverse CMN-650" ],
        "date" : 1666600887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Cloud", "Cloud computing", "Server-class, Cloud", "Networking", "High Performance Computing (HPC)", "5G", "Edge computing" ],
        "document_id" : "SDEN-1504336:0008:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Firmware Engineers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Firmware Engineers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666600887841589506,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600883632,
        "syssize" : 309,
        "sysdate" : 1666600887000,
        "haslayout" : "1",
        "topparent" : "5353081",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5353081,
        "navigationhierarchiescategories" : [ "HPC", "Cloud to edge, Networking", "Processor products" ],
        "content_description" : " This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
        "document_revision" : "0008",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1504336/0008/?lang=en",
        "modified" : 1664808715000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600887841589506,
        "uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "Excerpt" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-650 Coherent Mesh ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "excerpt" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-650 Coherent Mesh ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice ",
        "document_number" : "SDEN-1504336",
        "document_version" : "0008",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5353081",
        "sysurihash" : "q1EPR6lcCWmptJk8",
        "urihash" : "q1EPR6lcCWmptJk8",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
        "systransactionid" : 1003625,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664755200000,
        "topparentid" : 5353081,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664808715000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666600887000,
        "permanentid" : "f141e64dec205d9ed0ad151f7d3b6449df52c17564837044b9bf6852b5b3",
        "syslanguage" : [ "English" ],
        "itemid" : "633af70bda191e7fe057dcee",
        "transactionid" : 1003625,
        "title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice ",
        "products" : [ "Neoverse CMN-650" ],
        "date" : 1666600887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Cloud", "Cloud computing", "Server-class, Cloud", "Networking", "High Performance Computing (HPC)", "5G", "Edge computing" ],
        "document_id" : "SDEN-1504336:0008:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Firmware Engineers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Firmware Engineers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666600887841589506,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600883632,
        "syssize" : 309,
        "sysdate" : 1666600887000,
        "haslayout" : "1",
        "topparent" : "5353081",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5353081,
        "navigationhierarchiescategories" : [ "HPC", "Cloud to edge, Networking", "Processor products" ],
        "content_description" : " This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
        "document_revision" : "0008",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1504336/0008/?lang=en",
        "modified" : 1664808715000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600887841589506,
        "uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1504336/0008/en",
      "Excerpt" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm Neoverse CMN-650 Coherent Mesh ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice ",
      "document_number" : "SDEN-1504336",
      "document_version" : "0008",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5353081",
      "sysurihash" : "B6447nSQgQ8shPL",
      "urihash" : "B6447nSQgQ8shPL",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
      "systransactionid" : 1003625,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664755200000,
      "topparentid" : 5353081,
      "numberofpages" : 13,
      "sysconcepts" : "documentation ; errata ; implementations ; Non-confidential ; SDEN ; ID ; arm ; critical error ; workarounds ; transactions ; applications ; device groups ; unrelated memory ; written agreement ; third party ; provisions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
      "attachmentparentid" : 5353081,
      "parentitem" : "633af70bda191e7fe057dcee",
      "concepts" : "documentation ; errata ; implementations ; Non-confidential ; SDEN ; ID ; arm ; critical error ; workarounds ; transactions ; applications ; device groups ; unrelated memory ; written agreement ; third party ; provisions",
      "documenttype" : "pdf",
      "isattachment" : "5353081",
      "sysindexeddate" : 1666600888000,
      "permanentid" : "34d94b3d334a0d33ea7890cd41d3cac3726cc6d070d17a72f42165d1f355",
      "syslanguage" : [ "English" ],
      "itemid" : "633af70bda191e7fe057dcf0",
      "transactionid" : 1003625,
      "title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice ",
      "date" : 1666600888000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-1504336:0008:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Firmware Engineers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Architects", "Firmware Engineers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666600888125470233,
      "sysisattachment" : "5353081",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5353081,
      "size" : 196762,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/633af70bda191e7fe057dcf0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666600884935,
      "syssize" : 196762,
      "sysdate" : 1666600888000,
      "topparent" : "5353081",
      "label_version" : "8.0",
      "systopparentid" : 5353081,
      "content_description" : " This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 607,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666600888000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/633af70bda191e7fe057dcf0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666600888125470233,
      "uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/633af70bda191e7fe057dcf0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1504336/0008/en/pdf/arm_neoverse_cmn_650_coherent_mesh_network_software_developer_errata_notice_v8_0.pdf",
    "Excerpt" : "Inclusive language commitment ... Arm strives to lead the industry and create change. ... Date of issue: 28-Sep-2022 ... Contents ... Introduction ... Scope ... Categorization of errata ... 6",
    "FirstSentences" : "Arm Neoverse CMN-650 Coherent Mesh Network Software Developer Errata Notice Date of issue: 28-Sep-2022 Non-Confidential Copyright  2019-2022 Arm Limited (or its affiliates). All rights reserved."
  }, {
    "title" : "CPU performance",
    "uri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "printableUri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "clickUri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
    "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G71 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G71 Performance Counters Reference Guide ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysurihash" : "GK3q8FM8jkCjkuTN",
        "urihash" : "GK3q8FM8jkCjkuTN",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686809000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666686856000,
        "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f59c7882d1f2d340f66",
        "transactionid" : 1005324,
        "title" : "Mali-G71 Performance Counters Reference Guide ",
        "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686856096983161,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686845164,
        "syssize" : 4444,
        "sysdate" : 1666686856000,
        "haslayout" : "1",
        "topparent" : "5371792",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371792,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686856000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0102/?lang=en",
        "modified" : 1666686809000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686856096983161,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Mali-G71 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G71 Performance Counters Reference Guide ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysurihash" : "GK3q8FM8jkCjkuTN",
        "urihash" : "GK3q8FM8jkCjkuTN",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686809000,
        "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666686856000,
        "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f59c7882d1f2d340f66",
        "transactionid" : 1005324,
        "title" : "Mali-G71 Performance Counters Reference Guide ",
        "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686856096983161,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 4444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686845164,
        "syssize" : 4444,
        "sysdate" : 1666686856000,
        "haslayout" : "1",
        "topparent" : "5371792",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371792,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686856000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0102/?lang=en",
        "modified" : 1666686809000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686856096983161,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
    }, {
      "title" : "Shader core varying unit",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "clickUri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "excerpt" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "firstSentences" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G71 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G71 Performance Counters Reference Guide ",
          "document_number" : "102641",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371792",
          "sysurihash" : "GK3q8FM8jkCjkuTN",
          "urihash" : "GK3q8FM8jkCjkuTN",
          "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
          "systransactionid" : 1005324,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371792,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686809000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686856000,
          "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
          "syslanguage" : [ "English" ],
          "itemid" : "63579f59c7882d1f2d340f66",
          "transactionid" : 1005324,
          "title" : "Mali-G71 Performance Counters Reference Guide ",
          "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686856000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102641:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686856096983161,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686845164,
          "syssize" : 4444,
          "sysdate" : 1666686856000,
          "haslayout" : "1",
          "topparent" : "5371792",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371792,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686856000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102641/0102/?lang=en",
          "modified" : 1666686809000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686856096983161,
          "uri" : "https://developer.arm.com/documentation/102641/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G71 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shader core varying unit ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysurihash" : "SE7VYUgPxOTarVHH",
        "urihash" : "SE7VYUgPxOTarVHH",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686809000,
        "sysconcepts" : "varying unit ; shader core ; data paths ; cycles ; vec2 ; scalar ; counters ; MaliCoreVaryingIssues32BitInterpolationSlots ; reducing precision ; separate vec3 ; optimization opportunities",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371792,
        "parentitem" : "63579f59c7882d1f2d340f66",
        "concepts" : "varying unit ; shader core ; data paths ; cycles ; vec2 ; scalar ; counters ; MaliCoreVaryingIssues32BitInterpolationSlots ; reducing precision ; separate vec3 ; optimization opportunities",
        "documenttype" : "html",
        "isattachment" : "5371792",
        "sysindexeddate" : 1666686856000,
        "permanentid" : "df646073e1b5198cc2b3ac056bbece74c20d25bf855c34dea1698ac7c984",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f59c7882d1f2d340f6e",
        "transactionid" : 1005324,
        "title" : "Shader core varying unit ",
        "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686856025854997,
        "sysisattachment" : "5371792",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371792,
        "size" : 1504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686845148,
        "syssize" : 1504,
        "sysdate" : 1666686856000,
        "haslayout" : "1",
        "topparent" : "5371792",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371792,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 97,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686856000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0102/Shader-core-varying-unit?lang=en",
        "modified" : 1666686809000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686856025854997,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
        "syscollection" : "default"
      },
      "Title" : "Shader core varying unit",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0102/Shader-core-varying-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/Shader-core-varying-unit",
      "Excerpt" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ...",
      "FirstSentences" : "Shader core varying unit The varying unit counters monitor the varying interpolation in fragment shaders. If the shader core utilization counters show that this unit is a bottleneck, these ..."
    }, {
      "title" : "Mali-G71 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "firstSentences" : "Mali-G71 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102641_0102_en Mali-G71 Performance Counters Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G71 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G71 Performance Counters Reference Guide ",
          "document_number" : "102641",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371792",
          "sysurihash" : "GK3q8FM8jkCjkuTN",
          "urihash" : "GK3q8FM8jkCjkuTN",
          "sysuri" : "https://developer.arm.com/documentation/102641/0102/en",
          "systransactionid" : 1005324,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371792,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686809000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686856000,
          "permanentid" : "a9a5525b7a1cfc7ab609b8d0445cdf63c25ad4c5dd01b6d1330d05e5b534",
          "syslanguage" : [ "English" ],
          "itemid" : "63579f59c7882d1f2d340f66",
          "transactionid" : 1005324,
          "title" : "Mali-G71 Performance Counters Reference Guide ",
          "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686856000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102641:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686856096983161,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686845164,
          "syssize" : 4444,
          "sysdate" : 1666686856000,
          "haslayout" : "1",
          "topparent" : "5371792",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371792,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686856000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102641/0102/?lang=en",
          "modified" : 1666686809000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686856096983161,
          "uri" : "https://developer.arm.com/documentation/102641/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G71 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102641/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102641/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G71 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G71 Performance Counters Reference Guide ",
        "document_number" : "102641",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371792",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "GNbpocAnX0MckOV",
        "urihash" : "GNbpocAnX0MckOV",
        "sysuri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
        "keywords" : "Mali-G71 GPU",
        "systransactionid" : 1005324,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371792,
        "numberofpages" : 49,
        "sysconcepts" : "shader cores ; CPU ; GPU ; functional units ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; arm ; optimization opportunities ; performance counters ; workloads ; memory traffic ; export laws ; expressions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371792,
        "parentitem" : "63579f59c7882d1f2d340f66",
        "concepts" : "shader cores ; CPU ; GPU ; functional units ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; arm ; optimization opportunities ; performance counters ; workloads ; memory traffic ; export laws ; expressions",
        "documenttype" : "pdf",
        "isattachment" : "5371792",
        "sysindexeddate" : 1666686855000,
        "permanentid" : "2ef37fab2aac8e929343f73206bd9676d29087587119487c06fc1fee3e7d",
        "syslanguage" : [ "English" ],
        "itemid" : "63579f5ac7882d1f2d340f79",
        "transactionid" : 1005324,
        "title" : "Mali-G71 Performance Counters Reference Guide ",
        "subject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "date" : 1666686855000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686855863624820,
        "sysisattachment" : "5371792",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371792,
        "size" : 485383,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686847979,
        "syssubject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "syssize" : 485383,
        "sysdate" : 1666686855000,
        "topparent" : "5371792",
        "author" : "Arm Ltd.",
        "label_version" : "0102",
        "systopparentid" : 5371792,
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 1454,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686855000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686855863624820,
        "uri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/63579f5ac7882d1f2d340f79",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/pdf/mali-g71_performance_counters_reference_guide_102641_0102_en.pdf",
      "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "FirstSentences" : "Mali-G71 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102641_0102_en Mali-G71 Performance Counters Reference ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CPU performance ",
      "document_number" : "102641",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371792",
      "sysurihash" : "vKqYWbSTM71sXmd",
      "urihash" : "vKqYWbSTM71sXmd",
      "sysuri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
      "systransactionid" : 1005324,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371792,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666686809000,
      "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "attachmentparentid" : 5371792,
      "parentitem" : "63579f59c7882d1f2d340f66",
      "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
      "documenttype" : "html",
      "isattachment" : "5371792",
      "sysindexeddate" : 1666686856000,
      "permanentid" : "48ec95bc563a98d4e5263ba6f9ace8527c3becd6aacf05710d878062fb3b",
      "syslanguage" : [ "English" ],
      "itemid" : "63579f59c7882d1f2d340f69",
      "transactionid" : 1005324,
      "title" : "CPU performance ",
      "products" : [ "Mali-G71 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666686856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102641:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666686856225591819,
      "sysisattachment" : "5371792",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 5371792,
      "size" : 1866,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666686845164,
      "syssize" : 1866,
      "sysdate" : 1666686856000,
      "haslayout" : "1",
      "topparent" : "5371792",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371792,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666686856000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102641/0102/CPU-performance?lang=en",
      "modified" : 1666686809000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666686856225591819,
      "uri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
      "syscollection" : "default"
    },
    "Title" : "CPU performance",
    "Uri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "PrintableUri" : "https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "ClickUri" : "https://developer.arm.com/documentation/102641/0102/CPU-performance?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0102/en/CPU-performance",
    "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
    "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
  }, {
    "title" : "Arm Mali GPU OpenCL Developer Guide",
    "uri" : "https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/633fe2dbda191e7fe057f2ac",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
    "excerpt" : "11 November 2020 ... 2 July 2021 ... 25 August 2021 ... 15 October 2021 ... 10 February 2022 ... 20 May 2022 ... 8 July 2022 ... 23 September 2022 ... Condentiality ... Non-Condential",
    "firstSentences" : "Arm Mali GPU OpenCL Version 4.11 Developer Guide Non-Condential Copyright  20192022 Arm Limited (or its aliates). All rights reserved. Issue 00 101574_0411_00_en Arm Mali GPU OpenCL ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali GPU OpenCL Developer Guide",
      "uri" : "https://developer.arm.com/documentation/101574/0411/en",
      "printableUri" : "https://developer.arm.com/documentation/101574/0411/en",
      "clickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali GPU OpenCL Developer Guide ",
        "document_number" : "101574",
        "document_version" : "0411",
        "content_type" : "Developer Guide",
        "systopparent" : "5365358",
        "sysurihash" : "XeJVrkHTRZ1ACdGv",
        "urihash" : "XeJVrkHTRZ1ACdGv",
        "sysuri" : "https://developer.arm.com/documentation/101574/0411/en",
        "systransactionid" : 981842,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5365358,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665131224000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1665131274000,
        "permanentid" : "a4c3622f1ea4d118535e2ce5a790c8e99b2463af8ea1cee4c86a13c1cbcf",
        "syslanguage" : [ "English" ],
        "itemid" : "633fe2d8da191e7fe057f1fe",
        "transactionid" : 981842,
        "title" : "Arm Mali GPU OpenCL Developer Guide ",
        "products" : [ "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU" ],
        "date" : 1665131274000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "GPU Architectures",
        "navigationhierarchiestopics" : [ "OpenCL" ],
        "document_id" : "101574:0411:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Graphics Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665131274579346229,
        "navigationhierarchiescontenttype" : "Developer Guide",
        "size" : 5518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665131260707,
        "syssize" : 5518,
        "sysdate" : 1665131274000,
        "haslayout" : "1",
        "topparent" : "5365358",
        "label_version" : "0411",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5365358,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
        "wordcount" : 345,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
        "document_revision" : "0411-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665131274000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101574/0411/?lang=en",
        "modified" : 1665131224000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665131274579346229,
        "uri" : "https://developer.arm.com/documentation/101574/0411/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali GPU OpenCL Developer Guide",
      "Uri" : "https://developer.arm.com/documentation/101574/0411/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en",
      "ClickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ..."
    },
    "childResults" : [ {
      "title" : "Arm Mali GPU OpenCL Developer Guide",
      "uri" : "https://developer.arm.com/documentation/101574/0411/en",
      "printableUri" : "https://developer.arm.com/documentation/101574/0411/en",
      "clickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali GPU OpenCL Developer Guide ",
        "document_number" : "101574",
        "document_version" : "0411",
        "content_type" : "Developer Guide",
        "systopparent" : "5365358",
        "sysurihash" : "XeJVrkHTRZ1ACdGv",
        "urihash" : "XeJVrkHTRZ1ACdGv",
        "sysuri" : "https://developer.arm.com/documentation/101574/0411/en",
        "systransactionid" : 981842,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5365358,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665131224000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1665131274000,
        "permanentid" : "a4c3622f1ea4d118535e2ce5a790c8e99b2463af8ea1cee4c86a13c1cbcf",
        "syslanguage" : [ "English" ],
        "itemid" : "633fe2d8da191e7fe057f1fe",
        "transactionid" : 981842,
        "title" : "Arm Mali GPU OpenCL Developer Guide ",
        "products" : [ "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU" ],
        "date" : 1665131274000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "GPU Architectures",
        "navigationhierarchiestopics" : [ "OpenCL" ],
        "document_id" : "101574:0411:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Graphics Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665131274579346229,
        "navigationhierarchiescontenttype" : "Developer Guide",
        "size" : 5518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665131260707,
        "syssize" : 5518,
        "sysdate" : 1665131274000,
        "haslayout" : "1",
        "topparent" : "5365358",
        "label_version" : "0411",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5365358,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
        "wordcount" : 345,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
        "document_revision" : "0411-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665131274000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101574/0411/?lang=en",
        "modified" : 1665131224000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665131274579346229,
        "uri" : "https://developer.arm.com/documentation/101574/0411/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali GPU OpenCL Developer Guide",
      "Uri" : "https://developer.arm.com/documentation/101574/0411/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en",
      "ClickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ..."
    }, {
      "title" : "Determining the data dimensions",
      "uri" : "https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
      "printableUri" : "https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
      "clickUri" : "https://developer.arm.com/documentation/101574/0411/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
      "excerpt" : "Determining the data dimensions If your data is an image x pixels wide by y pixels high, it is a two- ... If you are dealing with spatial data that involves the x, y, and z position of nodes, ...",
      "firstSentences" : "Determining the data dimensions If your data is an image x pixels wide by y pixels high, it is a two-dimensional data set. If you are dealing with spatial data that involves the x, y, and z ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali GPU OpenCL Developer Guide",
        "uri" : "https://developer.arm.com/documentation/101574/0411/en",
        "printableUri" : "https://developer.arm.com/documentation/101574/0411/en",
        "clickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali GPU OpenCL Developer Guide ",
          "document_number" : "101574",
          "document_version" : "0411",
          "content_type" : "Developer Guide",
          "systopparent" : "5365358",
          "sysurihash" : "XeJVrkHTRZ1ACdGv",
          "urihash" : "XeJVrkHTRZ1ACdGv",
          "sysuri" : "https://developer.arm.com/documentation/101574/0411/en",
          "systransactionid" : 981842,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663891200000,
          "topparentid" : 5365358,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665131224000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1665131274000,
          "permanentid" : "a4c3622f1ea4d118535e2ce5a790c8e99b2463af8ea1cee4c86a13c1cbcf",
          "syslanguage" : [ "English" ],
          "itemid" : "633fe2d8da191e7fe057f1fe",
          "transactionid" : 981842,
          "title" : "Arm Mali GPU OpenCL Developer Guide ",
          "products" : [ "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU" ],
          "date" : 1665131274000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "GPU Architectures",
          "navigationhierarchiestopics" : [ "OpenCL" ],
          "document_id" : "101574:0411:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Graphics Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665131274579346229,
          "navigationhierarchiescontenttype" : "Developer Guide",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665131260707,
          "syssize" : 5518,
          "sysdate" : 1665131274000,
          "haslayout" : "1",
          "topparent" : "5365358",
          "label_version" : "0411",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5365358,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
          "wordcount" : 345,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
          "document_revision" : "0411-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665131274000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101574/0411/?lang=en",
          "modified" : 1665131224000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665131274579346229,
          "uri" : "https://developer.arm.com/documentation/101574/0411/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali GPU OpenCL Developer Guide",
        "Uri" : "https://developer.arm.com/documentation/101574/0411/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en",
        "ClickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Determining the data dimensions ",
        "document_number" : "101574",
        "document_version" : "0411",
        "content_type" : "Developer Guide",
        "systopparent" : "5365358",
        "sysurihash" : "zgY9UC5uxgDJR4",
        "urihash" : "zgY9UC5uxgDJR4",
        "sysuri" : "https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
        "systransactionid" : 981842,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5365358,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665131224000,
        "sysconcepts" : "data set ; OpenCL ; pixels ; dimensions ; single dimensional ; position of nodes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
        "attachmentparentid" : 5365358,
        "parentitem" : "633fe2d8da191e7fe057f1fe",
        "concepts" : "data set ; OpenCL ; pixels ; dimensions ; single dimensional ; position of nodes",
        "documenttype" : "html",
        "isattachment" : "5365358",
        "sysindexeddate" : 1665131274000,
        "permanentid" : "9ec91fa0ffb429a3b4d9f298bb8c59f01c410c1f8ad5e6c14998879220ca",
        "syslanguage" : [ "English" ],
        "itemid" : "633fe2d9da191e7fe057f22d",
        "transactionid" : 981842,
        "title" : "Determining the data dimensions ",
        "products" : [ "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU" ],
        "date" : 1665131274000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "GPU Architectures",
        "navigationhierarchiestopics" : [ "OpenCL" ],
        "document_id" : "101574:0411:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Graphics Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665131274577131225,
        "sysisattachment" : "5365358",
        "navigationhierarchiescontenttype" : "Developer Guide",
        "sysattachmentparentid" : 5365358,
        "size" : 469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101574/0411/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665131260677,
        "syssize" : 469,
        "sysdate" : 1665131274000,
        "haslayout" : "1",
        "topparent" : "5365358",
        "label_version" : "0411",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5365358,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
        "document_revision" : "0411-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665131274000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101574/0411/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101574/0411/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions?lang=en",
        "modified" : 1665131224000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665131274577131225,
        "uri" : "https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
        "syscollection" : "default"
      },
      "Title" : "Determining the data dimensions",
      "Uri" : "https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
      "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
      "ClickUri" : "https://developer.arm.com/documentation/101574/0411/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en/Execution-stages-of-an-OpenCL-application/Executing-the-kernel/Determining-the-data-dimensions",
      "Excerpt" : "Determining the data dimensions If your data is an image x pixels wide by y pixels high, it is a two- ... If you are dealing with spatial data that involves the x, y, and z position of nodes, ...",
      "FirstSentences" : "Determining the data dimensions If your data is an image x pixels wide by y pixels high, it is a two-dimensional data set. If you are dealing with spatial data that involves the x, y, and z ..."
    }, {
      "title" : "OpenCL 1.2 functions",
      "uri" : "https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
      "printableUri" : "https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
      "clickUri" : "https://developer.arm.com/documentation/101574/0411/OpenCL-1-2/OpenCL-1-2-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
      "excerpt" : "OpenCL 1.2 functions The following API functions are added in OpenCL 1.2. OpenCL includes the following API functions: clEnqueueFillBuffer() Arm recommends you use this function in place ...",
      "firstSentences" : "OpenCL 1.2 functions The following API functions are added in OpenCL 1.2. OpenCL includes the following API functions: clEnqueueFillBuffer() Arm recommends you use this function in place of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali GPU OpenCL Developer Guide",
        "uri" : "https://developer.arm.com/documentation/101574/0411/en",
        "printableUri" : "https://developer.arm.com/documentation/101574/0411/en",
        "clickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali GPU OpenCL Developer Guide ",
          "document_number" : "101574",
          "document_version" : "0411",
          "content_type" : "Developer Guide",
          "systopparent" : "5365358",
          "sysurihash" : "XeJVrkHTRZ1ACdGv",
          "urihash" : "XeJVrkHTRZ1ACdGv",
          "sysuri" : "https://developer.arm.com/documentation/101574/0411/en",
          "systransactionid" : 981842,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663891200000,
          "topparentid" : 5365358,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665131224000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1665131274000,
          "permanentid" : "a4c3622f1ea4d118535e2ce5a790c8e99b2463af8ea1cee4c86a13c1cbcf",
          "syslanguage" : [ "English" ],
          "itemid" : "633fe2d8da191e7fe057f1fe",
          "transactionid" : 981842,
          "title" : "Arm Mali GPU OpenCL Developer Guide ",
          "products" : [ "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU" ],
          "date" : 1665131274000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "GPU Architectures",
          "navigationhierarchiestopics" : [ "OpenCL" ],
          "document_id" : "101574:0411:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Graphics Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1665131274579346229,
          "navigationhierarchiescontenttype" : "Developer Guide",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665131260707,
          "syssize" : 5518,
          "sysdate" : 1665131274000,
          "haslayout" : "1",
          "topparent" : "5365358",
          "label_version" : "0411",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5365358,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
          "wordcount" : 345,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
          "document_revision" : "0411-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665131274000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101574/0411/?lang=en",
          "modified" : 1665131224000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665131274579346229,
          "uri" : "https://developer.arm.com/documentation/101574/0411/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali GPU OpenCL Developer Guide",
        "Uri" : "https://developer.arm.com/documentation/101574/0411/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en",
        "ClickUri" : "https://developer.arm.com/documentation/101574/0411/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 GPU OpenCL Developer Guide Revision: Version 4.11 Release Information Issue Date Confidentiality Change 0100-00 15 February 2019 Non-Confidential First release of version 1.0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "OpenCL 1.2 functions ",
        "document_number" : "101574",
        "document_version" : "0411",
        "content_type" : "Developer Guide",
        "systopparent" : "5365358",
        "sysurihash" : "OyJSbawHnAgNNswU",
        "urihash" : "OyJSbawHnAgNNswU",
        "sysuri" : "https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
        "systransactionid" : 981842,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5365358,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665131224000,
        "sysconcepts" : "OpenCL driver ; Mali ; own ; Arm ; memory ; compiler ; clEnqueueMigrateMemObjects ; accumulated resources ; object migration ; clUnloadPlatformCompiler ; clCompileProgram",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
        "attachmentparentid" : 5365358,
        "parentitem" : "633fe2d8da191e7fe057f1fe",
        "concepts" : "OpenCL driver ; Mali ; own ; Arm ; memory ; compiler ; clEnqueueMigrateMemObjects ; accumulated resources ; object migration ; clUnloadPlatformCompiler ; clCompileProgram",
        "documenttype" : "html",
        "isattachment" : "5365358",
        "sysindexeddate" : 1665131274000,
        "permanentid" : "c65c1b33b56e7696f7bb64270b9ae2b103c45b946e9f54282ff0a7c9ccb8",
        "syslanguage" : [ "English" ],
        "itemid" : "633fe2dada191e7fe057f292",
        "transactionid" : 981842,
        "title" : "OpenCL 1.2 functions ",
        "products" : [ "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU" ],
        "date" : 1665131274000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "GPU Architectures",
        "navigationhierarchiestopics" : [ "OpenCL" ],
        "document_id" : "101574:0411:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Graphics Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665131274541401381,
        "sysisattachment" : "5365358",
        "navigationhierarchiescontenttype" : "Developer Guide",
        "sysattachmentparentid" : 5365358,
        "size" : 1323,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101574/0411/OpenCL-1-2/OpenCL-1-2-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665131260660,
        "syssize" : 1323,
        "sysdate" : 1665131274000,
        "haslayout" : "1",
        "topparent" : "5365358",
        "label_version" : "0411",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5365358,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
        "document_revision" : "0411-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665131274000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101574/0411/OpenCL-1-2/OpenCL-1-2-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101574/0411/OpenCL-1-2/OpenCL-1-2-functions?lang=en",
        "modified" : 1665131224000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665131274541401381,
        "uri" : "https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
        "syscollection" : "default"
      },
      "Title" : "OpenCL 1.2 functions",
      "Uri" : "https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
      "ClickUri" : "https://developer.arm.com/documentation/101574/0411/OpenCL-1-2/OpenCL-1-2-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en/OpenCL-1-2/OpenCL-1-2-functions",
      "Excerpt" : "OpenCL 1.2 functions The following API functions are added in OpenCL 1.2. OpenCL includes the following API functions: clEnqueueFillBuffer() Arm recommends you use this function in place ...",
      "FirstSentences" : "OpenCL 1.2 functions The following API functions are added in OpenCL 1.2. OpenCL includes the following API functions: clEnqueueFillBuffer() Arm recommends you use this function in place of ..."
    } ],
    "totalNumberOfChildResults" : 164,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Mali GPU OpenCL Developer Guide ",
      "document_number" : "101574",
      "document_version" : "0411",
      "content_type" : "Developer Guide",
      "systopparent" : "5365358",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "hpL84S8tnET9EHoj",
      "urihash" : "hpL84S8tnET9EHoj",
      "sysuri" : "https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
      "systransactionid" : 981842,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663891200000,
      "topparentid" : 5365358,
      "numberofpages" : 113,
      "sysconcepts" : "opencl ; kernels ; work-items ; work-groups ; Arm Limited ; parallelize ; memories ; GPUs ; buffers ; documentation ; non-concurrent ; applications ; arm ; commands ; dependencies ; memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4" ],
      "attachmentparentid" : 5365358,
      "parentitem" : "633fe2d8da191e7fe057f1fe",
      "concepts" : "opencl ; kernels ; work-items ; work-groups ; Arm Limited ; parallelize ; memories ; GPUs ; buffers ; documentation ; non-concurrent ; applications ; arm ; commands ; dependencies ; memory",
      "documenttype" : "pdf",
      "isattachment" : "5365358",
      "sysindexeddate" : 1665131279000,
      "permanentid" : "3972a641260a5beaec7ebc7bb7c482f666f597571a474c8bc90fc5d1d5b0",
      "syslanguage" : [ "English" ],
      "itemid" : "633fe2dbda191e7fe057f2ac",
      "transactionid" : 981842,
      "title" : "Arm Mali GPU OpenCL Developer Guide ",
      "subject" : "This book describes software development and optimization for\n            OpenCL on Mali Bifrost and Valhall GPUs.",
      "date" : 1665131279000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101574:0411:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Graphics Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1665131279320941633,
      "sysisattachment" : "5365358",
      "navigationhierarchiescontenttype" : "Developer Guide",
      "sysattachmentparentid" : 5365358,
      "size" : 1783225,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/633fe2dbda191e7fe057f2ac",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665131264541,
      "syssubject" : "This book describes software development and optimization for\n            OpenCL on Mali Bifrost and Valhall GPUs.",
      "syssize" : 1783225,
      "sysdate" : 1665131279000,
      "topparent" : "5365358",
      "author" : "Arm Ltd.",
      "label_version" : "0411",
      "systopparentid" : 5365358,
      "content_description" : "This book describes software development and optimization for OpenCL on Mali Bifrost and Valhall GPUs.",
      "wordcount" : 2559,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665131279000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/633fe2dbda191e7fe057f2ac",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665131279320941633,
      "uri" : "https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Mali GPU OpenCL Developer Guide",
    "Uri" : "https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/633fe2dbda191e7fe057f2ac",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101574/0411/en/pdf/arm_mali_gpu_opencl_developer_guide_101574_0411_00_en.pdf",
    "Excerpt" : "11 November 2020 ... 2 July 2021 ... 25 August 2021 ... 15 October 2021 ... 10 February 2022 ... 20 May 2022 ... 8 July 2022 ... 23 September 2022 ... Condentiality ... Non-Condential",
    "FirstSentences" : "Arm Mali GPU OpenCL Version 4.11 Developer Guide Non-Condential Copyright  20192022 Arm Limited (or its aliates). All rights reserved. Issue 00 101574_0411_00_en Arm Mali GPU OpenCL ..."
  }, {
    "title" : "How do I calculate Quality of Service in Mali-C78AE?",
    "uri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005239/1-0/en",
    "excerpt" : "Greedy manager For CDMA or MCFE frame readers The AXI_QoS register can be set any ... The formula of total FIFO usage total_fifo must be calculated as follows: total_fifo = fifo_in_ ... KBA",
    "firstSentences" : "Article ID: KA005239 Applies To: Mali-C78AE Confidentiality: Customer Non-confidential Summary To optimize the usage of the system bus, the AXI DMA engine in Mali-C78AE implements the Quality of ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I calculate Quality of Service in Mali-C78AE? ",
      "document_number" : "ka005239",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5370288",
      "sysurihash" : "GAKWchqcspF0O5TO",
      "urihash" : "GAKWchqcspF0O5TO",
      "sysuri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
      "systransactionid" : 1003621,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666600539000,
      "topparentid" : 5370288,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666600577000,
      "sysconcepts" : "real-time manager ; slot modes ; frame writers ; QoS ; fifo ; axi ; MCBE writer1 ; shift ; registers ; bandwidth ; cross domain ; risk of starving ; increasement ; calculation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|62b5bba988ec4003c0ccdb05", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|62b5bba988ec4003c0ccdb05" ],
      "concepts" : "real-time manager ; slot modes ; frame writers ; QoS ; fifo ; axi ; MCBE writer1 ; shift ; registers ; bandwidth ; cross domain ; risk of starving ; increasement ; calculation",
      "documenttype" : "html",
      "sysindexeddate" : 1666600609000,
      "permanentid" : "6bb193c89b3e86cc0f264c514680cda52199b2e40978872453b68bd5b611",
      "syslanguage" : [ "English" ],
      "itemid" : "63564e8128bced5919cdf5ff",
      "transactionid" : 1003621,
      "title" : "How do I calculate Quality of Service in Mali-C78AE? ",
      "products" : [ "Mali-C78AE" ],
      "date" : 1666600609000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005239:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666600609599171936,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4970,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666600608001,
      "syssize" : 4970,
      "sysdate" : 1666600609000,
      "haslayout" : "1",
      "topparent" : "5370288",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5370288,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 226,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C78AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C78AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666600609000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005239/1-0/?lang=en",
      "modified" : 1666600577000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666600609599171936,
      "uri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I calculate Quality of Service in Mali-C78AE?",
    "Uri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005239/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005239/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005239/1-0/en",
    "Excerpt" : "Greedy manager For CDMA or MCFE frame readers The AXI_QoS register can be set any ... The formula of total FIFO usage total_fifo must be calculated as follows: total_fifo = fifo_in_ ... KBA",
    "FirstSentences" : "Article ID: KA005239 Applies To: Mali-C78AE Confidentiality: Customer Non-confidential Summary To optimize the usage of the system bus, the AXI DMA engine in Mali-C78AE implements the Quality of ..."
  }, {
    "title" : "Mali-G68 Performance Counters Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102596/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
    "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "GPU activity",
      "uri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "printableUri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "clickUri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "excerpt" : "Figure 1. ... This can cause one or more of the queues to run out of work to process. ... For GPU bound content, it is expected that the GPU queues process work in parallel. ... Figure 3.",
      "firstSentences" : "GPU activity The workloads running on this Mali GPU are coordinated by the Job Manager, the hardware unit that is responsible for scheduling workloads onto the GPU. The Job Manager exposes two ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G68 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G68 Performance Counters Reference Guide ",
          "document_number" : "102596",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371779",
          "sysurihash" : "uahsWkXDKGRaSeAZ",
          "urihash" : "uahsWkXDKGRaSeAZ",
          "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
          "systransactionid" : 1005317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371779,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686580000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686617000,
          "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
          "syslanguage" : [ "English" ],
          "itemid" : "63579e74c7882d1f2d340f51",
          "transactionid" : 1005317,
          "title" : "Mali-G68 Performance Counters Reference Guide ",
          "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686617000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102596:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686617075117895,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686610394,
          "syssize" : 4444,
          "sysdate" : 1666686617000,
          "haslayout" : "1",
          "topparent" : "5371779",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371779,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686617000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102596/0102/?lang=en",
          "modified" : 1666686580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686617075117895,
          "uri" : "https://developer.arm.com/documentation/102596/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G68 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GPU activity ",
        "document_number" : "102596",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371779",
        "sysurihash" : "GByF28jAthhnTu1X",
        "urihash" : "GByF28jAthhnTu1X",
        "sysuri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
        "systransactionid" : 1005317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371779,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686580000,
        "sysconcepts" : "GPU activity ; queues ; workloads ; fragment ; vertex shading ; non-fragment ; CPU ; hardware unit ; counters increment ; Output external ; MaliGPUCyclesGPUActive ; efficiently handling",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371779,
        "parentitem" : "63579e74c7882d1f2d340f51",
        "concepts" : "GPU activity ; queues ; workloads ; fragment ; vertex shading ; non-fragment ; CPU ; hardware unit ; counters increment ; Output external ; MaliGPUCyclesGPUActive ; efficiently handling",
        "documenttype" : "html",
        "isattachment" : "5371779",
        "sysindexeddate" : 1666686617000,
        "permanentid" : "29a8c2f352c49202e41659620779b62699510f8376fa2e464c02896e08ba",
        "syslanguage" : [ "English" ],
        "itemid" : "63579e74c7882d1f2d340f55",
        "transactionid" : 1005317,
        "title" : "GPU activity ",
        "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686617000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102596:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686617009173259,
        "sysisattachment" : "5371779",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371779,
        "size" : 13574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686610378,
        "syssize" : 13574,
        "sysdate" : 1666686617000,
        "haslayout" : "1",
        "topparent" : "5371779",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371779,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 454,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686617000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102596/0102/GPU-activity?lang=en",
        "modified" : 1666686580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686617009173259,
        "uri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
        "syscollection" : "default"
      },
      "Title" : "GPU activity",
      "Uri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "ClickUri" : "https://developer.arm.com/documentation/102596/0102/GPU-activity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/GPU-activity",
      "Excerpt" : "Figure 1. ... This can cause one or more of the queues to run out of work to process. ... For GPU bound content, it is expected that the GPU queues process work in parallel. ... Figure 3.",
      "FirstSentences" : "GPU activity The workloads running on this Mali GPU are coordinated by the Job Manager, the hardware unit that is responsible for scheduling workloads onto the GPU. The Job Manager exposes two ..."
    }, {
      "title" : "Mali-G68 Performance Counters Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "firstSentences" : "Mali-G68 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102596_0102_en Mali-G68 Performance Counters Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G68 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G68 Performance Counters Reference Guide ",
          "document_number" : "102596",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371779",
          "sysurihash" : "uahsWkXDKGRaSeAZ",
          "urihash" : "uahsWkXDKGRaSeAZ",
          "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
          "systransactionid" : 1005317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371779,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686580000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686617000,
          "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
          "syslanguage" : [ "English" ],
          "itemid" : "63579e74c7882d1f2d340f51",
          "transactionid" : 1005317,
          "title" : "Mali-G68 Performance Counters Reference Guide ",
          "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686617000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102596:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686617075117895,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686610394,
          "syssize" : 4444,
          "sysdate" : 1666686617000,
          "haslayout" : "1",
          "topparent" : "5371779",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371779,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686617000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102596/0102/?lang=en",
          "modified" : 1666686580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686617075117895,
          "uri" : "https://developer.arm.com/documentation/102596/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G68 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G68 Performance Counters Reference Guide ",
        "document_number" : "102596",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371779",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "gaRrKBQZRsrQ1VOh",
        "urihash" : "gaRrKBQZRsrQ1VOh",
        "sysuri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
        "keywords" : "Mali-G68 GPU",
        "systransactionid" : 1005317,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371779,
        "numberofpages" : 50,
        "sysconcepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; Arm Limited ; arm ; performance counters ; workloads ; memory traffic",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371779,
        "parentitem" : "63579e74c7882d1f2d340f51",
        "concepts" : "shader cores ; CPU ; GPU ; functional units ; optimization opportunities ; data paths ; parallelism ; non-fragment ; cycles ; counter increments ; MaliCoreQuadsRasterizedFineQuads ; Arm Limited ; arm ; performance counters ; workloads ; memory traffic",
        "documenttype" : "pdf",
        "isattachment" : "5371779",
        "sysindexeddate" : 1666686616000,
        "permanentid" : "242969faaea486966da415c5801a5815331a7788d1d2f6f0965dfc532354",
        "syslanguage" : [ "English" ],
        "itemid" : "63579e74c7882d1f2d340f63",
        "transactionid" : 1005317,
        "title" : "Mali-G68 Performance Counters Reference Guide ",
        "subject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "date" : 1666686616000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102596:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686616741923267,
        "sysisattachment" : "5371779",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371779,
        "size" : 492798,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686612413,
        "syssubject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "syssize" : 492798,
        "sysdate" : 1666686616000,
        "topparent" : "5371779",
        "author" : "Arm Ltd.",
        "label_version" : "0102",
        "systopparentid" : 5371779,
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 1467,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686616000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686616741923267,
        "uri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Mali-G68 Performance Counters Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/63579e74c7882d1f2d340f63",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/pdf/mali-g68_performance_counters_reference_guide_102596_0102_en.pdf",
      "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... All rights reserved. ... 1.2 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
      "FirstSentences" : "Mali-G68 Performance Counters 1.2 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102596_0102_en Mali-G68 Performance Counters Reference ..."
    }, {
      "title" : "CPU performance",
      "uri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "printableUri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "clickUri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "firstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Mali-G68 Performance Counters Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Mali-G68 Performance Counters Reference Guide ",
          "document_number" : "102596",
          "document_version" : "0102",
          "content_type" : "Performance Counters Guide",
          "systopparent" : "5371779",
          "sysurihash" : "uahsWkXDKGRaSeAZ",
          "urihash" : "uahsWkXDKGRaSeAZ",
          "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
          "systransactionid" : 1005317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1666828800000,
          "topparentid" : 5371779,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666686580000,
          "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
          "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666686617000,
          "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
          "syslanguage" : [ "English" ],
          "itemid" : "63579e74c7882d1f2d340f51",
          "transactionid" : 1005317,
          "title" : "Mali-G68 Performance Counters Reference Guide ",
          "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
          "date" : 1666686617000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102596:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666686617075117895,
          "navigationhierarchiescontenttype" : "Performance Counters Guide",
          "size" : 4444,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666686610394,
          "syssize" : 4444,
          "sysdate" : 1666686617000,
          "haslayout" : "1",
          "topparent" : "5371779",
          "label_version" : "0102",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5371779,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "1.2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666686617000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102596/0102/?lang=en",
          "modified" : 1666686580000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666686617075117895,
          "uri" : "https://developer.arm.com/documentation/102596/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Mali-G68 Performance Counters Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPU performance ",
        "document_number" : "102596",
        "document_version" : "0102",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5371779",
        "sysurihash" : "EpfmijbeBpz6rxne",
        "urihash" : "EpfmijbeBpz6rxne",
        "sysuri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
        "systransactionid" : 1005317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1666828800000,
        "topparentid" : 5371779,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666686580000,
        "sysconcepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
        "attachmentparentid" : 5371779,
        "parentitem" : "63579e74c7882d1f2d340f51",
        "concepts" : "CPUs ; cluster ; charts ; workloads ; poor ; load ; goes idle ; applications ; cycles used ; time-based measure ; template looks ; CPUActivityUser ; bottleneck",
        "documenttype" : "html",
        "isattachment" : "5371779",
        "sysindexeddate" : 1666686616000,
        "permanentid" : "f420821cd2d87e0ff78b6203ec5294f49d0e12839b0fa825f0d5368338aa",
        "syslanguage" : [ "English" ],
        "itemid" : "63579e74c7882d1f2d340f54",
        "transactionid" : 1005317,
        "title" : "CPU performance ",
        "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
        "date" : 1666686616000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102596:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666686616727901174,
        "sysisattachment" : "5371779",
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "sysattachmentparentid" : 5371779,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666686610394,
        "syssize" : 1866,
        "sysdate" : 1666686616000,
        "haslayout" : "1",
        "topparent" : "5371779",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5371779,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "1.2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666686616000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102596/0102/CPU-performance?lang=en",
        "modified" : 1666686580000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666686616727901174,
        "uri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
        "syscollection" : "default"
      },
      "Title" : "CPU performance",
      "Uri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "ClickUri" : "https://developer.arm.com/documentation/102596/0102/CPU-performance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en/CPU-performance",
      "Excerpt" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues ... The first part of the analysis template looks at the CPU workloads, allowing you to ...",
      "FirstSentences" : "CPU performance High CPU load or poor scheduling of workloads can cause many graphics performance issues. The first part of the analysis template looks at the CPU workloads, allowing you to ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G68 Performance Counters Reference Guide ",
      "document_number" : "102596",
      "document_version" : "0102",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5371779",
      "sysurihash" : "uahsWkXDKGRaSeAZ",
      "urihash" : "uahsWkXDKGRaSeAZ",
      "sysuri" : "https://developer.arm.com/documentation/102596/0102/en",
      "systransactionid" : 1005317,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666828800000,
      "topparentid" : 5371779,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666686580000,
      "sysconcepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2" ],
      "concepts" : "documentation ; Confidentiality ; reference ; patents ; implementations ; arm ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1666686617000,
      "permanentid" : "f3a1637448ef581fd1114426f58fe914070fa361ee3a224c5cea8aabc291",
      "syslanguage" : [ "English" ],
      "itemid" : "63579e74c7882d1f2d340f51",
      "transactionid" : 1005317,
      "title" : "Mali-G68 Performance Counters Reference Guide ",
      "products" : [ "Mali-G68 GPU", "Streamline Performance Analyzer", "Streamline for Android" ],
      "date" : 1666686617000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102596:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "graphicsDevelopers", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666686617075117895,
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "size" : 4444,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666686610394,
      "syssize" : 4444,
      "sysdate" : 1666686617000,
      "haslayout" : "1",
      "topparent" : "5371779",
      "label_version" : "0102",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5371779,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G68 GPU. This GPU is part of the Mali Valhall architecture family.",
      "wordcount" : 300,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666686617000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102596/0102/?lang=en",
      "modified" : 1666686580000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666686617075117895,
      "uri" : "https://developer.arm.com/documentation/102596/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Mali-G68 Performance Counters Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102596/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102596/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/102596/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102596/0102/en",
    "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Mali-G68 Performance Counters Reference Guide 1.2 Release information Issue Date Confidentiality Change 1.0 17 February 2022 Non-Confidential Initial release 1.1 15 July 2022 Non-Confidential ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. Date of issue: 21-Sep-2022 ... Contents",
    "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright  2020-2022 Arm Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "document_number" : "SDEN-946810",
        "document_version" : "0009",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347008",
        "sysurihash" : "OHAWh6cunzT9OTu",
        "urihash" : "OHAWh6cunzT9OTu",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "systransactionid" : 972591,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347008,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664030024000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664030038000,
        "permanentid" : "f0fc386bc8ed98072f940e60a43b285ce011fe7a9dbe07f926dd97828675",
        "syslanguage" : [ "English" ],
        "itemid" : "632f1548e68c6809a6b42d2b",
        "transactionid" : 972591,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1664030038000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN-946810:0009:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664030038157551129,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664030032326,
        "syssize" : 295,
        "sysdate" : 1664030038000,
        "haslayout" : "1",
        "topparent" : "5347008",
        "label_version" : "9.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347008,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "9.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664030038000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-946810/0009/?lang=en",
        "modified" : 1664030024000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664030038157551129,
        "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "Excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "document_number" : "SDEN-946810",
        "document_version" : "0009",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347008",
        "sysurihash" : "OHAWh6cunzT9OTu",
        "urihash" : "OHAWh6cunzT9OTu",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "systransactionid" : 972591,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347008,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664030024000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664030038000,
        "permanentid" : "f0fc386bc8ed98072f940e60a43b285ce011fe7a9dbe07f926dd97828675",
        "syslanguage" : [ "English" ],
        "itemid" : "632f1548e68c6809a6b42d2b",
        "transactionid" : 972591,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1664030038000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN-946810:0009:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664030038157551129,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664030032326,
        "syssize" : 295,
        "sysdate" : 1664030038000,
        "haslayout" : "1",
        "topparent" : "5347008",
        "label_version" : "9.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347008,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "9.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664030038000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-946810/0009/?lang=en",
        "modified" : 1664030024000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664030038157551129,
        "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en",
      "Excerpt" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU-600 System ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
      "document_number" : "SDEN-946810",
      "document_version" : "0009",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5347008",
      "sysurihash" : "c8UCDC3RpyqRTlCP",
      "urihash" : "c8UCDC3RpyqRTlCP",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "systransactionid" : 972591,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663977600000,
      "topparentid" : 5347008,
      "numberofpages" : 15,
      "sysconcepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 5347008,
      "parentitem" : "632f1548e68c6809a6b42d2b",
      "concepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "documenttype" : "pdf",
      "isattachment" : "5347008",
      "sysindexeddate" : 1664030038000,
      "permanentid" : "fb3efa296109c87f54047b54271950001392f678eeec3e1b2b86c023edc7",
      "syslanguage" : [ "English" ],
      "itemid" : "632f1548e68c6809a6b42d2d",
      "transactionid" : 972591,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice ",
      "date" : 1664030038000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-946810:0009:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "SoC Designers", "Silicon Specialists", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664030038437619167,
      "sysisattachment" : "5347008",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5347008,
      "size" : 211905,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664030034283,
      "syssize" : 211905,
      "sysdate" : 1664030038000,
      "topparent" : "5347008",
      "label_version" : "9.0",
      "systopparentid" : 5347008,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 696,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664030038000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664030038437619167,
      "uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632f1548e68c6809a6b42d2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-946810/0009/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "Excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. Date of issue: 21-Sep-2022 ... Contents",
    "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright  2020-2022 Arm Limited (or its affiliates). All rights reserved."
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. Date of issue: 21-Sep-2022 ... Contents",
    "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright  2020-2022 Arm Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "document_number" : "SDEN-1780265",
        "document_version" : "0800",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347004",
        "sysurihash" : "4iAzOi8chPtbByW4",
        "urihash" : "4iAzOi8chPtbByW4",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "systransactionid" : 972584,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347004,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664027229000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664027279000,
        "permanentid" : "66dc7bdddbd600fe342669625b943dbf85a97f591fed73394f3e50835a6f",
        "syslanguage" : [ "English" ],
        "itemid" : "632f0a5dda191e7fe057c856",
        "transactionid" : 972584,
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1664027279000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Application Processors", "IoT", "Cloud computing" ],
        "document_id" : "SDEN-1780265:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664027279403096820,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 275,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664027254035,
        "syssize" : 275,
        "sysdate" : 1664027279000,
        "haslayout" : "1",
        "topparent" : "5347004",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347004,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products", "IoT" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "8.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664027279000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1780265/0800/?lang=en",
        "modified" : 1664027229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664027279403096820,
        "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "Excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "document_number" : "SDEN-1780265",
        "document_version" : "0800",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5347004",
        "sysurihash" : "4iAzOi8chPtbByW4",
        "urihash" : "4iAzOi8chPtbByW4",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "systransactionid" : 972584,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663977600000,
        "topparentid" : 5347004,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664027229000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664027279000,
        "permanentid" : "66dc7bdddbd600fe342669625b943dbf85a97f591fed73394f3e50835a6f",
        "syslanguage" : [ "English" ],
        "itemid" : "632f0a5dda191e7fe057c856",
        "transactionid" : 972584,
        "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1664027279000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Interconnect Products",
        "navigationhierarchiestopics" : [ "Application Processors", "IoT", "Cloud computing" ],
        "document_id" : "SDEN-1780265:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664027279403096820,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 275,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664027254035,
        "syssize" : 275,
        "sysdate" : 1664027279000,
        "haslayout" : "1",
        "topparent" : "5347004",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5347004,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products", "IoT" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "8.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664027279000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1780265/0800/?lang=en",
        "modified" : 1664027229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664027279403096820,
        "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en",
      "Excerpt" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink CI-700 Coherent Interconnect ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
      "document_number" : "SDEN-1780265",
      "document_version" : "0800",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5347004",
      "sysurihash" : "OjovMi3QeacI5zOd",
      "urihash" : "OjovMi3QeacI5zOd",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "systransactionid" : 972584,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663977600000,
      "topparentid" : 5347004,
      "numberofpages" : 15,
      "sysconcepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 5347004,
      "parentitem" : "632f0a5dda191e7fe057c856",
      "concepts" : "workarounds ; documentation ; errata ; implementations ; arm ; critical error ; applications ; tracking queue ; unrelated memory ; written agreement ; third party ; sequences ; languages ; provisions ; coherency ; verification",
      "documenttype" : "pdf",
      "isattachment" : "5347004",
      "sysindexeddate" : 1664027279000,
      "permanentid" : "77a7580578edad8c080ab84a06eafe435257bdf1b82a1d59721a9dc1bf12",
      "syslanguage" : [ "English" ],
      "itemid" : "632f0a5dda191e7fe057c858",
      "transactionid" : 972584,
      "title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice ",
      "date" : 1664027279000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-1780265:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Hardware Engineers", "Graphics Developers", "Kernel Developers", "Silicon Specialists", "Linux Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1664027279756485678,
      "sysisattachment" : "5347004",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5347004,
      "size" : 211905,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664027256095,
      "syssize" : 211905,
      "sysdate" : 1664027279000,
      "topparent" : "5347004",
      "label_version" : "8.0",
      "systopparentid" : 5347004,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 696,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664027279000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664027279756485678,
      "uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632f0a5dda191e7fe057c858",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1780265/0800/en/pdf/Arm_CoreLink_CI_700_Coherent_Interconnect_Software_Developer_Errata_Notice_v8_0.pdf",
    "Excerpt" : "Arm welcomes feedback on this product and its documentation. ... If you find offensive language in this document, please email terms@arm.com. Date of issue: 21-Sep-2022 ... Contents",
    "FirstSentences" : "Arm CoreLink CI-700 Coherent Interconnect Software Developer Errata Notice Date of issue: 21-Sep-2022 Non-Confidential Copyright  2020-2022 Arm Limited (or its affiliates). All rights reserved."
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "excerpt" : "Non-Condential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm Architecture Reference Manual, Issue H.a, as of 18 February 2022",
    "firstSentences" : "Arm Architecture Reference Manual for A-prole architecture Known issues in Issue H.a Non-Condential Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 04 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-04",
        "content_type" : "Architecture Document",
        "systopparent" : "5280241",
        "sysurihash" : "3gigZMSTjoeLXgxO",
        "urihash" : "3gigZMSTjoeLXgxO",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "systransactionid" : 912189,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280241,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655130662000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656955697000,
        "permanentid" : "6590592b3ea56e7110eff370cc991b381cc3aa13219529e4f0d3be7d19aa",
        "syslanguage" : [ "English" ],
        "itemid" : "62a74a2631ea212bb662340a",
        "transactionid" : 912189,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1656955697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656955697636524863,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656955673000,
        "syssize" : 257,
        "sysdate" : 1656955697000,
        "haslayout" : "1",
        "topparent" : "5280241",
        "label_version" : "H.a-04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280241,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656955697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-04/?lang=en",
        "modified" : 1655130662000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656955697636524863,
        "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-04",
      "content_type" : "Architecture Document",
      "systopparent" : "5280241",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "HqWLHVJneS049ewn",
      "urihash" : "HqWLHVJneS049ewn",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 909545,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280241,
      "numberofpages" : 85,
      "sysconcepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5280241,
      "parentitem" : "62a74a2631ea212bb662340a",
      "concepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5280241",
      "sysindexeddate" : 1656318714000,
      "permanentid" : "141810fcd5496009ed7d970753e86156c57bccb2f7847e382a20bc20c75e",
      "syslanguage" : [ "English" ],
      "itemid" : "62a74a2631ea212bb662340c",
      "transactionid" : 909545,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1656318714000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656318714442653009,
      "sysisattachment" : "5280241",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280241,
      "size" : 632054,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318677011,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 632054,
      "sysdate" : 1656318714000,
      "topparent" : "5280241",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-04",
      "systopparentid" : 5280241,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318714000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318714442653009,
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "Excerpt" : "Non-Condential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm Architecture Reference Manual, Issue H.a, as of 18 February 2022",
    "FirstSentences" : "Arm Architecture Reference Manual for A-prole architecture Known issues in Issue H.a Non-Condential Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 04 102105_H. ..."
  }, {
    "title" : "Arm A-profile A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID032522 ... Web Address ... http://www.arm.com ... iv",
    "firstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright  2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID032522) ii Arm A64 Instruction Set for A-profile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "BxYxre7ctziAPVJ",
        "urihash" : "BxYxre7ctziAPVJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "systransactionid" : 924303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750600000,
        "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8cef7d10f7540e0b9e3",
        "transactionid" : 924303,
        "title" : "Arm A-profile A64 Instruction Set Architecture ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1658750600000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750600743025076,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750581841,
        "syssize" : 201,
        "sysdate" : 1658750600000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658750600743025076,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
    },
    "childResults" : [ {
      "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
      "firstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxYxre7ctziAPVJ",
          "urihash" : "BxYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "xhQi9S7w99RylNeu",
        "urihash" : "xhQi9S7w99RylNeu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "036ec39bcc8cdde89392718820100908bf130d09c3c960729e72902b221c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d1f7d10f7540e0ba3b",
        "transactionid" : 909543,
        "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608052182263,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 14551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556937,
        "syssize" : 14551,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608052182263,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
        "syscollection" : "default"
      },
      "Title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "Excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
      "FirstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ..."
    }, {
      "title" : "CSINV: Conditional Select Invert.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. CSINV: Conditional Select Invert. Armv8-AArmv9-AA64",
      "firstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxYxre7ctziAPVJ",
          "urihash" : "BxYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CSINV: Conditional Select Invert. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "CeyQZuOmKb5Sd5p1",
        "urihash" : "CeyQZuOmKb5Sd5p1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "2a15bcee41474c67ff9488d09b0edff14bafa98b4fc88634b59422a0478a",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d2f7d10f7540e0ba50",
        "transactionid" : 909543,
        "title" : "CSINV: Conditional Select Invert. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608007782214,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 2210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556831,
        "syssize" : 2210,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608007782214,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "syscollection" : "default"
      },
      "Title" : "CSINV: Conditional Select Invert.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "Excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. CSINV: Conditional Select Invert. Armv8-AArmv9-AA64",
      "FirstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ..."
    }, {
      "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "firstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxYxre7ctziAPVJ",
          "urihash" : "BxYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "eQoaWSHaNcQvkoP",
        "urihash" : "eQoaWSHaNcQvkoP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318607000,
        "permanentid" : "65c9d721e5b0e9e70ba4f7047bfdc66a80f2165551927abe2c39e55aea75",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d0f7d10f7540e0b9fa",
        "transactionid" : 909543,
        "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318607484879500,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 1559,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318557171,
        "syssize" : 1559,
        "sysdate" : 1656318607000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318607484879500,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "syscollection" : "default"
      },
      "Title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "Excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "FirstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
      "document_number" : "ddi0602",
      "document_version" : "2022-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5204997",
      "sysurihash" : "IK3fuhK3DaFKsm",
      "urihash" : "IK3fuhK3DaFKsm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
      "systransactionid" : 909544,
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1648740259000,
      "topparentid" : 5204997,
      "sysconcepts" : "instructions ; stack pointer ; flags ; doublewords ; asynchronous exceptions ; registers ; Security state ; encodings ; general-purpose register ; source registers ; memory ; architecture ; AdvSIMD v29 ; Build timestamp ; optimization ; preconditioning",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
      "attachmentparentid" : 5204997,
      "parentitem" : "6245e8cef7d10f7540e0b9e3",
      "concepts" : "instructions ; stack pointer ; flags ; doublewords ; asynchronous exceptions ; registers ; Security state ; encodings ; general-purpose register ; source registers ; memory ; architecture ; AdvSIMD v29 ; Build timestamp ; optimization ; preconditioning",
      "documenttype" : "pdf",
      "isattachment" : "5204997",
      "sysindexeddate" : 1656318617000,
      "permanentid" : "2a302db33aa4cb76b956175c004e4bd3670b7be08b67c1a1fd9d5447634d",
      "syslanguage" : [ "English" ],
      "itemid" : "6245e8f0f7d10f7540e0c054",
      "transactionid" : 909544,
      "title" : "Arm A-profile A64 Instruction Set Architecture ",
      "date" : 1656318615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0602:2022-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1656318615784360547,
      "sysisattachment" : "5204997",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5204997,
      "size" : 10171278,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318576709,
      "syssize" : 10171278,
      "sysdate" : 1656318615000,
      "topparent" : "5204997",
      "label_version" : "2022-03",
      "systopparentid" : 5204997,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
      "wordcount" : 8324,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318617000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318615784360547,
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "Excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID032522 ... Web Address ... http://www.arm.com ... iv",
    "FirstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright  2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID032522) ii Arm A64 Instruction Set for A-profile ..."
  }, {
    "title" : "DRTM Architecture for Arm",
    "uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DRTM Architecture for Arm",
      "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "printableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "firstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm  Copyright Arm Limited 2022. All ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DRTM Architecture for Arm",
        "uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "DRTM Architecture for Arm ",
          "document_number" : "den0113",
          "document_version" : "a",
          "content_type" : "Architecture Document",
          "systopparent" : "5052321",
          "sysurihash" : "LFiC00SrUKT63H",
          "urihash" : "LFiC00SrUKT63H",
          "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
          "systransactionid" : 861237,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1644969600000,
          "topparentid" : 5052321,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645088667000,
          "sysconcepts" : "Architecture",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
          "concepts" : "Architecture",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648716516000,
          "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
          "syslanguage" : [ "English" ],
          "itemid" : "620e0f9b0ca305732a3a5dcb",
          "transactionid" : 861237,
          "title" : "DRTM Architecture for Arm ",
          "products" : [ "Software Standards", "Software standard", "SW standards" ],
          "date" : 1648716516000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0113:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1648716516339803842,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716494040,
          "syssize" : 144,
          "sysdate" : 1648716516000,
          "haslayout" : "1",
          "topparent" : "5052321",
          "label_version" : "a",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052321,
          "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716516000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0113/a/?lang=en",
          "modified" : 1645088667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716516339803842,
          "uri" : "https://developer.arm.com/documentation/den0113/a/en",
          "syscollection" : "default"
        },
        "Title" : "DRTM Architecture for Arm",
        "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DRTM Architecture for Arm ",
        "document_number" : "den0113",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5052321",
        "sysauthor" : "Microsoft Office User",
        "sysurihash" : "34QXg40Dlkbf9KVL",
        "urihash" : "34QXg40Dlkbf9KVL",
        "sysuri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "systransactionid" : 861237,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1644969600000,
        "topparentid" : 5052321,
        "numberofpages" : 81,
        "sysconcepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "attachmentparentid" : 5052321,
        "parentitem" : "620e0f9b0ca305732a3a5dcb",
        "concepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "documenttype" : "pdf",
        "isattachment" : "5052321",
        "sysindexeddate" : 1648716516000,
        "permanentid" : "e26f61ee8b13b614bc59831c2d9f4637694c90f1ea802a1168981e6709db",
        "syslanguage" : [ "English" ],
        "itemid" : "620e0f9b0ca305732a3a5dcd",
        "transactionid" : 861237,
        "title" : "DRTM Architecture for Arm ",
        "date" : 1648716516000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0113:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648716516236975732,
        "sysisattachment" : "5052321",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5052321,
        "size" : 940279,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716495386,
        "syssize" : 940279,
        "sysdate" : 1648716516000,
        "topparent" : "5052321",
        "author" : "Microsoft Office User",
        "label_version" : "a",
        "systopparentid" : 5052321,
        "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
        "wordcount" : 1784,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716516000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716516236975732,
        "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "syscollection" : "default"
      },
      "Title" : "DRTM Architecture for Arm",
      "Uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "Excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "FirstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm  Copyright Arm Limited 2022. All ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DRTM Architecture for Arm ",
      "document_number" : "den0113",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5052321",
      "sysurihash" : "LFiC00SrUKT63H",
      "urihash" : "LFiC00SrUKT63H",
      "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
      "systransactionid" : 861237,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1644969600000,
      "topparentid" : 5052321,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1645088667000,
      "sysconcepts" : "Architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "concepts" : "Architecture",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648716516000,
      "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "620e0f9b0ca305732a3a5dcb",
      "transactionid" : 861237,
      "title" : "DRTM Architecture for Arm ",
      "products" : [ "Software Standards", "Software standard", "SW standards" ],
      "date" : 1648716516000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0113:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1648716516339803842,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 144,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716494040,
      "syssize" : 144,
      "sysdate" : 1648716516000,
      "haslayout" : "1",
      "topparent" : "5052321",
      "label_version" : "a",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5052321,
      "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716516000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/den0113/a/?lang=en",
      "modified" : 1645088667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716516339803842,
      "uri" : "https://developer.arm.com/documentation/den0113/a/en",
      "syscollection" : "default"
    },
    "Title" : "DRTM Architecture for Arm",
    "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
  }, {
    "title" : "Armv8-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "firstSentences" : "Arm v8-M Architecture Reference Manual Copyright  2015 - 2021 Arm Limited or its afliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "firstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-M Architecture Reference Manual ",
        "document_number" : "ddi0553",
        "document_version" : "br",
        "content_type" : "Architecture Document",
        "systopparent" : "4956617",
        "sysurihash" : "vNzIEC76eywLUULi",
        "urihash" : "vNzIEC76eywLUULi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "systransactionid" : 902450,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639958400000,
        "topparentid" : 4956617,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640008030000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655119633000,
        "permanentid" : "c44afd164115ff6a9682e48f0ea74211f49a4affac11d5ad709af27a6038",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0895eb691546d37bd2b9c",
        "transactionid" : 902450,
        "title" : "Armv8-M Architecture Reference Manual ",
        "products" : [ "Armv8-M" ],
        "date" : 1655119633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0553:br:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1655119633037240516,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655119448297,
        "syssize" : 156,
        "sysdate" : 1655119633000,
        "haslayout" : "1",
        "topparent" : "4956617",
        "label_version" : "B.r",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956617,
        "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655119633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0553/br/?lang=en",
        "modified" : 1647859726000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655119633037240516,
        "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "Excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "FirstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8-M Architecture Reference Manual ",
      "document_number" : "ddi0553",
      "document_version" : "br",
      "content_type" : "Architecture Document",
      "systopparent" : "4956617",
      "sysurihash" : "F9NEMO5LmPpEbN8",
      "urihash" : "F9NEMO5LmPpEbN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639958400000,
      "topparentid" : 4956617,
      "numberofpages" : 2147,
      "sysconcepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4956617,
      "parentitem" : "61c0895eb691546d37bd2b9c",
      "concepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "documenttype" : "pdf",
      "isattachment" : "4956617",
      "sysindexeddate" : 1649085348000,
      "permanentid" : "f7fc299c2461aa098a9d874239f4baba9c84c0e3db23cfa1a61019c20ec6",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0895eb691546d37bd2b9e",
      "transactionid" : 863773,
      "title" : "Armv8-M Architecture Reference Manual ",
      "date" : 1649085346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0553:br:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649085346777658648,
      "sysisattachment" : "4956617",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956617,
      "size" : 12578842,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085222414,
      "syssize" : 12578842,
      "sysdate" : 1649085346000,
      "topparent" : "4956617",
      "label_version" : "B.r",
      "systopparentid" : 4956617,
      "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
      "wordcount" : 12944,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085348000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085346777658648,
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "Excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "FirstSentences" : "Arm v8-M Architecture Reference Manual Copyright  2015 - 2021 Arm Limited or its afliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ..."
  }, {
    "title" : "Transactional Memory Extension (TME), for Armv9-A",
    "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "excerpt" : "All rights reserved. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "firstSentences" : "Document number Document version Document condentiality DDI0617 A.a Non-condential Arm Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-prole architecture",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944637,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944637,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    },
    "childResults" : [ {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944637,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944637,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
      "document_number" : "ddi0617",
      "document_version" : "aa",
      "content_type" : "Architecture Document",
      "systopparent" : "5320580",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "U3fC4Y4as1uoeQd",
      "urihash" : "U3fC4Y4as1uoeQd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "keywords" : "\"Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone\"",
      "systransactionid" : 944637,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320580,
      "numberofpages" : 82,
      "sysconcepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5320580,
      "parentitem" : "62ff4dcbc3b04f2bd53e21d3",
      "concepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "documenttype" : "pdf",
      "isattachment" : "5320580",
      "sysindexeddate" : 1660898805000,
      "permanentid" : "42814a7fa4f8b41844f5a7ec197606c029ec06a8e87d1d3cc047b04f057c",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4dcbc3b04f2bd53e21d5",
      "transactionid" : 944637,
      "title" : "Transactional Memory Extension (TME), for Armv9-A ",
      "date" : 1660898805000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0617:aa:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660898805730231264,
      "sysisattachment" : "5320580",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320580,
      "size" : 331653,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660898773758,
      "syssize" : 331653,
      "sysdate" : 1660898805000,
      "topparent" : "5320580",
      "author" : "Arm Limited",
      "label_version" : "A.a",
      "systopparentid" : 5320580,
      "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
      "wordcount" : 1950,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660898805000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660898805730231264,
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "Transactional Memory Extension (TME), for Armv9-A",
    "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "Excerpt" : "All rights reserved. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "FirstSentences" : "Document number Document version Document condentiality DDI0617 A.a Non-condential Arm Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-prole architecture"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "excerpt" : "as of 5 August 2022 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved.",
    "firstSentences" : "Arm Architecture Reference Manual for A-prole architecture Known issues in Issue I.a Non-Condential Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 00 102105_I. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ia-00",
        "content_type" : "Architecture Document",
        "systopparent" : "5320578",
        "sysurihash" : "gg9GyA6d4xfbZi",
        "urihash" : "gg9GyA6d4xfbZi",
        "sysuri" : "https://developer.arm.com/documentation/102105/ia-00/en",
        "systransactionid" : 984331,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320578,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660897576000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665303743000,
        "permanentid" : "9ee34085befb74ae5c5bddc3f4d397ddb0773e60032a86c154356c631779",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4928e95b0a633aff8a6a",
        "transactionid" : 984331,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1665303743000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ia-00:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665303743276213643,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665303737066,
        "syssize" : 257,
        "sysdate" : 1665303743000,
        "haslayout" : "1",
        "topparent" : "5320578",
        "label_version" : "I.a-00",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320578,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue I.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665303743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ia-00/?lang=en",
        "modified" : 1660897576000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665303743276213643,
        "uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ia-00",
      "content_type" : "Architecture Document",
      "systopparent" : "5320578",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "4PIMQhMR8f0Nv02",
      "urihash" : "4PIMQhMR8f0Nv02",
      "sysuri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 944632,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320578,
      "numberofpages" : 31,
      "sysconcepts" : "subsections ; registers ; architecturally UNKNOWN ; equivalent changes ; instructions ; documentation ; arm ; W1C fields ; maintenance instructions ; system failure ; prefetch ; reading ; accessibility pseudocode ; third party ; confidentiality ; conventions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5320578,
      "parentitem" : "62ff4928e95b0a633aff8a6a",
      "concepts" : "subsections ; registers ; architecturally UNKNOWN ; equivalent changes ; instructions ; documentation ; arm ; W1C fields ; maintenance instructions ; system failure ; prefetch ; reading ; accessibility pseudocode ; third party ; confidentiality ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "5320578",
      "sysindexeddate" : 1660897630000,
      "permanentid" : "c3094983732cae29ac9cf7b09e791ce86afd5274391de474207c66a827d7",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4928e95b0a633aff8a6c",
      "transactionid" : 944632,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660897630000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ia-00:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660897630252873638,
      "sysisattachment" : "5320578",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320578,
      "size" : 320570,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660897587757,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 320570,
      "sysdate" : 1660897630000,
      "topparent" : "5320578",
      "author" : "Arm Ltd.",
      "label_version" : "I.a-00",
      "systopparentid" : 5320578,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue I.a.",
      "wordcount" : 1332,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660897630000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660897630252873638,
      "uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "Excerpt" : "as of 5 August 2022 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved.",
    "FirstSentences" : "Arm Architecture Reference Manual for A-prole architecture Known issues in Issue I.a Non-Condential Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 00 102105_I. ..."
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "excerpt" : "Date ... Issue ... A.a-1 ... A.a-2 ... A.e ... A.f ... A.g ... A.h ... A.i ... A.j ... A.k ... B.b ... C.a ... D.a ... Confidentiality ... Confidential-Beta Draft ... Non-Confidential Beta",
    "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture Copyright  2013-2022 Arm Limited or its affiliates. All rights reserved. ARM DDI 0487I.a (ID081822) ii Date Arm Architecture Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
        "document_number" : "ddi0487",
        "document_version" : "ia",
        "content_type" : "Architecture Document",
        "systopparent" : "5320576",
        "sysurihash" : "NPiipi1R196RcP3p",
        "urihash" : "NPiipi1R196RcP3p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "systransactionid" : 944624,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 5320576,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660896171000,
        "sysconcepts" : "Architecture Reference Manual",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Architecture Reference Manual",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660896252000,
        "permanentid" : "0bec890a08b62c6587cb292c75734edb5fee3a60ffb32788dccbc8091d10",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff43abe95b0a633aff8a62",
        "transactionid" : 944624,
        "title" : "Arm Architecture Reference Manual for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A", "Armv8-R" ],
        "date" : 1660896252000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Application Processors", "Arm Assembly Language", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Virtualization", "Spectre/Meltdown", "Speculative processor vulnerability", "Stack protection" ],
        "document_id" : "ddi0487:ia:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660896252869217809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660896217331,
        "syssize" : 468,
        "sysdate" : 1660896252000,
        "haslayout" : "1",
        "topparent" : "5320576",
        "label_version" : "I.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320576,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "HPC", "Cloud to edge, Networking", "AI/ML" ],
        "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660896252000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0487/ia/?lang=en",
        "modified" : 1660896171000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660896252869217809,
        "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
        "document_number" : "ddi0487",
        "document_version" : "ia",
        "content_type" : "Architecture Document",
        "systopparent" : "5320576",
        "sysurihash" : "NPiipi1R196RcP3p",
        "urihash" : "NPiipi1R196RcP3p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "systransactionid" : 944624,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 5320576,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660896171000,
        "sysconcepts" : "Architecture Reference Manual",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Architecture Reference Manual",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660896252000,
        "permanentid" : "0bec890a08b62c6587cb292c75734edb5fee3a60ffb32788dccbc8091d10",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff43abe95b0a633aff8a62",
        "transactionid" : 944624,
        "title" : "Arm Architecture Reference Manual for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A", "Armv8-R" ],
        "date" : 1660896252000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Application Processors", "Arm Assembly Language", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Virtualization", "Spectre/Meltdown", "Speculative processor vulnerability", "Stack protection" ],
        "document_id" : "ddi0487:ia:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660896252869217809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660896217331,
        "syssize" : 468,
        "sysdate" : 1660896252000,
        "haslayout" : "1",
        "topparent" : "5320576",
        "label_version" : "I.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320576,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "HPC", "Cloud to edge, Networking", "AI/ML" ],
        "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660896252000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0487/ia/?lang=en",
        "modified" : 1660896171000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660896252869217809,
        "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. This document is only available in a PDF version.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
      "document_number" : "ddi0487",
      "document_version" : "ia",
      "content_type" : "Architecture Document",
      "systopparent" : "5320576",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "uGhwcT9RcG172s3m",
      "urihash" : "uGhwcT9RcG172s3m",
      "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
      "keywords" : "Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone",
      "systransactionid" : 944625,
      "copyright" : "Copyright 2013-2022 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.5,
      "published" : 1660780800000,
      "topparentid" : 5320576,
      "sysconcepts" : "instructions ; instruction class ; C4 ; memory accesses ; implementations ; shareability domains ; encodings ; invalidation ; registers ; entries ; FEAT ; Security state ; functionality ; immediate ; AArch64 states ; translations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "attachmentparentid" : 5320576,
      "parentitem" : "62ff43abe95b0a633aff8a62",
      "concepts" : "instructions ; instruction class ; C4 ; memory accesses ; implementations ; shareability domains ; encodings ; invalidation ; registers ; entries ; FEAT ; Security state ; functionality ; immediate ; AArch64 states ; translations",
      "documenttype" : "pdf",
      "isattachment" : "5320576",
      "sysindexeddate" : 1660896271000,
      "permanentid" : "d2640442e9a8a8865945e1575ecce0f759defd58073e7171e4597116c83b",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff43b0e95b0a633aff8a64",
      "transactionid" : 944625,
      "title" : "Arm Architecture Reference Manual for A-profile architecture ",
      "subject" : "Defines the A-profile Arm CPU architecture including the A32 (ARM), T32 (Thumb), and A64 instruction sets. The A (Application) profile defines a Virtual Memory System Architecture (VMSA) with support for the AArch64 and AArch32 Execution states, Virtualization and TrustZone Security. Includes the Debug Architecture, the GIC CPU interface, and the Generic Timer, Performance Monitors Extensions, and Activity Monitors Extensions.",
      "date" : 1660896269000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0487:ia:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660896269641683190,
      "sysisattachment" : "5320576",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320576,
      "size" : 71717089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660896232508,
      "syssubject" : "Defines the A-profile Arm CPU architecture including the A32 (ARM), T32 (Thumb), and A64 instruction sets. The A (Application) profile defines a Virtual Memory System Architecture (VMSA) with support for the AArch64 and AArch32 Execution states, Virtualization and TrustZone Security. Includes the Debug Architecture, the GIC CPU interface, and the Generic Timer, Performance Monitors Extensions, and Activity Monitors Extensions.",
      "syssize" : 71717089,
      "sysdate" : 1660896269000,
      "topparent" : "5320576",
      "author" : "Arm Limited",
      "label_version" : "I.a",
      "systopparentid" : 5320576,
      "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
      "wordcount" : 11293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660896271000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660896269641683190,
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "Excerpt" : "Date ... Issue ... A.a-1 ... A.a-2 ... A.e ... A.f ... A.g ... A.h ... A.i ... A.j ... A.k ... B.b ... C.a ... D.a ... Confidentiality ... Confidential-Beta Draft ... Non-Confidential Beta",
    "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture Copyright  2013-2022 Arm Limited or its affiliates. All rights reserved. ARM DDI 0487I.a (ID081822) ii Date Arm Architecture Reference ..."
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "excerpt" : "30 June ... 22 July 2022 ... Condentiality Change ... Non-Condential ... Proprietary Notice ... Known Issues in Arm Architecture Reference Manual, Issue F.c, as of 18 December 2020",
    "firstSentences" : "Arm Architecture Reference Manual for A-prole architecture Known issues in Issue H.a Non-Condential Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 06 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5318795",
        "sysurihash" : "5qIBc8STjocKsyZZ",
        "urihash" : "5qIBc8STjocKsyZZ",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "systransactionid" : 944632,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660176000000,
        "topparentid" : 5318795,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660211298000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660897630000,
        "permanentid" : "689b879932dfb10f80bda8b0d81bd0a9516d1734551fecaec10f83c211d9",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d062e95b0a633aff7ad5",
        "transactionid" : 944632,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1660897630000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660897630364177415,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660897587761,
        "syssize" : 257,
        "sysdate" : 1660897630000,
        "haslayout" : "1",
        "topparent" : "5318795",
        "label_version" : "H.a-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318795,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660897630000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-06/?lang=en",
        "modified" : 1660211298000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660897630364177415,
        "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5318795",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "XdtdJGpQbiF5DPI0",
      "urihash" : "XdtdJGpQbiF5DPI0",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940674,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318795,
      "numberofpages" : 106,
      "sysconcepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5318795,
      "parentitem" : "62f4d062e95b0a633aff7ad5",
      "concepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5318795",
      "sysindexeddate" : 1660211343000,
      "permanentid" : "97a60f9410db436972e631f6c1eb87b2651c7984877fae0f747d0080acac",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4d062e95b0a633aff7ad7",
      "transactionid" : 940674,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660211343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660211343170145328,
      "sysisattachment" : "5318795",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318795,
      "size" : 714109,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660211309754,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 714109,
      "sysdate" : 1660211343000,
      "topparent" : "5318795",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-06",
      "systopparentid" : 5318795,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2732,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660211343000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660211343170145328,
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "Excerpt" : "30 June ... 22 July 2022 ... Condentiality Change ... Non-Condential ... Proprietary Notice ... Known Issues in Arm Architecture Reference Manual, Issue F.c, as of 18 December 2020",
    "FirstSentences" : "Arm Architecture Reference Manual for A-prole architecture Known issues in Issue H.a Non-Condential Copyright  2020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 06 102105_H. ..."
  }, {
    "title" : "ADC, ADCS (register): Add with Carry (register).",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores ... In T32 assembly: Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both ... Armv8-AArmv9-A",
    "firstSentences" : "ADC, ADCS (register) Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register. If the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "L2e1Ow7haUqvr5Xf",
        "urihash" : "L2e1Ow7haUqvr5Xf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "systransactionid" : 981302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664979270000,
        "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91231ea212bb6626783",
        "transactionid" : 981302,
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664979270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664979270777063559,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664979262209,
        "syssize" : 208,
        "sysdate" : 1664979270000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664979270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664979270777063559,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
    },
    "childResults" : [ {
      "title" : "ERET: Exception Return.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "excerpt" : "Halted() then\\n if PSTATE.M IN {M32_User,M32_System} then\\n ... SynchronizeContext();\\n ... The instruction executes as NOP. ERET: Exception Return. Armv8-AArmv9-A",
      "firstSentences" : "ERET Exception Return. The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>. The register holding the preferred ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ERET: Exception Return. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "7a8rGbEd8GTycACg",
        "urihash" : "7a8rGbEd8GTycACg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "register ; PE ; T1 ; A1 ; ERET ; decoding required ; instruction sets ; InITBlock ; encodings ; Exception",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "register ; PE ; T1 ; A1 ; ERET ; decoding required ; instruction sets ; InITBlock ; encodings ; Exception",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "0859f161948b1a3c29d4abdf0fc6a047ac9059243b64cdf5aab2248f3077",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91531ea212bb662681d",
        "transactionid" : 924305,
        "title" : "ERET: Exception Return. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725902117482,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 2321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642049,
        "syssize" : 2321,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725902117482,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
        "syscollection" : "default"
      },
      "Title" : "ERET: Exception Return.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "Excerpt" : "Halted() then\\n if PSTATE.M IN {M32_User,M32_System} then\\n ... SynchronizeContext();\\n ... The instruction executes as NOP. ERET: Exception Return. Armv8-AArmv9-A",
      "FirstSentences" : "ERET Exception Return. The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>. The register holding the preferred ..."
    }, {
      "title" : "CPS, CPSID, CPSIE: Change PE State.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "excerpt" : "Hint instructions: In encoding T2, if the imod field is 00 and the M bit is 0, a hint instruction is ... Operation if CurrentInstrSet() == InstrSet_A32 then\\n EncodingSpecificOperations();\\n ...",
      "firstSentences" : "CPS, CPSID, CPSIE Change PE State changes one or more of the PSTATE.{A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits. CPS is treated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPS, CPSID, CPSIE: Change PE State. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "oi2pZq9V1PNWEX",
        "urihash" : "oi2pZq9V1PNWEX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "constrained unpredictable ; specified effect ; instructions ; mask ; side-effects ; changemode ; Architectural Constraints ; miscellaneous control ; see Branches ; encoding T2",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "constrained unpredictable ; specified effect ; instructions ; mask ; side-effects ; changemode ; Architectural Constraints ; miscellaneous control ; see Branches ; encoding T2",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "f2c276004d0ef3b5644662ccf9d89460325bded6cbb96f5de27089809279",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91531ea212bb6626803",
        "transactionid" : 924305,
        "title" : "CPS, CPSID, CPSIE: Change PE State. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725759682689,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 7476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642096,
        "syssize" : 7476,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 190,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725759682689,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
        "syscollection" : "default"
      },
      "Title" : "CPS, CPSID, CPSIE: Change PE State.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "Excerpt" : "Hint instructions: In encoding T2, if the imod field is 00 and the M bit is 0, a hint instruction is ... Operation if CurrentInstrSet() == InstrSet_A32 then\\n EncodingSpecificOperations();\\n ...",
      "FirstSentences" : "CPS, CPSID, CPSIE Change PE State changes one or more of the PSTATE.{A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits. CPS is treated ..."
    }, {
      "title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "excerpt" : "InITBlock(). ... The PC can be used, but this is deprecated. ... ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). Armv8-AArmv9-A",
      "firstSentences" : "ASRS (immediate) Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "1LzjWqc1cVPe2qKw",
        "urihash" : "1LzjWqc1cVPe2qKw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "destination register ; encodings ; instruction ; immediate ; Arm ; flags ; address written ; Arithmetic Shift ; exception",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "destination register ; encodings ; instruction ; immediate ; Arm ; flags ; address written ; Arithmetic Shift ; exception",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "241059a481ff8be064fdb9c6544d4706c0de42b18a1fff0ac0039e3b150c",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267cc",
        "transactionid" : 924305,
        "title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725156249241,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 3290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642174,
        "syssize" : 3290,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725156249241,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
        "syscollection" : "default"
      },
      "Title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "Excerpt" : "InITBlock(). ... The PC can be used, but this is deprecated. ... ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). Armv8-AArmv9-A",
      "FirstSentences" : "ASRS (immediate) Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ADC, ADCS (register): Add with Carry (register). ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "Duahkf60L1YtXAoL",
      "urihash" : "Duahkf60L1YtXAoL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
      "systransactionid" : 924305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "sysconcepts" : "destination register ; ADCS variant ; instruction ; flags ; ADC ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution ; qualifier",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5308497,
      "parentitem" : "62cda91231ea212bb6626783",
      "concepts" : "destination register ; ADCS variant ; instruction ; flags ; ADC ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution ; qualifier",
      "documenttype" : "html",
      "isattachment" : "5308497",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750726000,
      "permanentid" : "fc0fc3113536dd514c5e2be9ff012269a8fa09c3a2df7bc6968c8304f163",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91331ea212bb66267b3",
      "transactionid" : 924305,
      "title" : "ADC, ADCS (register): Add with Carry (register). ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750726000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750726053503208,
      "sysisattachment" : "5308497",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5308497,
      "size" : 6691,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642252,
      "syssize" : 6691,
      "sysdate" : 1658750726000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 248,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750726000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750726053503208,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
      "syscollection" : "default"
    },
    "Title" : "ADC, ADCS (register): Add with Carry (register).",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "Excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores ... In T32 assembly: Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both ... Armv8-AArmv9-A",
    "FirstSentences" : "ADC, ADCS (register) Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register. If the ..."
  }, {
    "title" : "Arm System Control and Management Interface",
    "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "firstSentences" : "Arm System Control and Management Interface Platform Design Document Copyright  2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    },
    "childResults" : [ {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm System Control and Management Interface ",
      "document_number" : "den0056",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "4921068",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "Nnf30DjyVqdmzH",
      "urihash" : "Nnf30DjyVqdmzH",
      "sysuri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "systransactionid" : 917829,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1647302400000,
      "topparentid" : 4921068,
      "numberofpages" : 171,
      "sysconcepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4921068,
      "parentitem" : "6231acfc8804d00769e9db67",
      "concepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "documenttype" : "pdf",
      "isattachment" : "4921068",
      "sysindexeddate" : 1657643455000,
      "permanentid" : "21242904768aebc1a9270e34828c14709b687dff317b6eaf1bdcc8cd866b",
      "syslanguage" : [ "English" ],
      "itemid" : "6231acfc8804d00769e9db69",
      "transactionid" : 917829,
      "title" : "Arm System Control and Management Interface ",
      "date" : 1657643454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0056:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643454894954758,
      "sysisattachment" : "4921068",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4921068,
      "size" : 1808753,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643448724,
      "syssize" : 1808753,
      "sysdate" : 1657643454000,
      "topparent" : "4921068",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "3.1",
      "systopparentid" : 4921068,
      "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
      "wordcount" : 2196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643455000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643454894954758,
      "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm System Control and Management Interface",
    "Uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "Excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "FirstSentences" : "Arm System Control and Management Interface Platform Design Document Copyright  2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ..."
  }, {
    "title" : "Arm Firmware Framework for Arm A-profile",
    "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "firstSentences" : "Document number Document quality Document version Document condentiality DEN0077A EAC0 1.1 Non-condential Arm Firmware Framework for Arm A-prole Copyright  2022 Arm Limited or its afliates.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    },
    "childResults" : [ {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Firmware Framework for Arm A-profile ",
      "document_number" : "den0077",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "5229444",
      "sysurihash" : "LRcu0Mmu0dH76ug",
      "urihash" : "LRcu0Mmu0dH76ug",
      "sysuri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "systransactionid" : 917824,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649203200000,
      "topparentid" : 5229444,
      "numberofpages" : 344,
      "sysconcepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5229444,
      "parentitem" : "624d5f51dc9d4f0e74a54e5d",
      "concepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "documenttype" : "pdf",
      "isattachment" : "5229444",
      "sysindexeddate" : 1657643198000,
      "permanentid" : "6d1c2d6a7092e7f9d599fc57e599df467b9ef23d0f64a45ee08d2bd188c7",
      "syslanguage" : [ "English" ],
      "itemid" : "624d5f52dc9d4f0e74a54e5f",
      "transactionid" : 917824,
      "title" : "Arm Firmware Framework for Arm A-profile ",
      "date" : 1657643197000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0077:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1657643197758467762,
      "sysisattachment" : "5229444",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5229444,
      "size" : 7033952,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643194462,
      "syssize" : 7033952,
      "sysdate" : 1657643197000,
      "topparent" : "5229444",
      "label_version" : "1.1 EAC0",
      "systopparentid" : 5229444,
      "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
      "wordcount" : 2729,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643197758467762,
      "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Firmware Framework for Arm A-profile",
    "Uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "Excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "FirstSentences" : "Document number Document quality Document version Document condentiality DEN0077A EAC0 1.1 Non-condential Arm Firmware Framework for Arm A-prole Copyright  2022 Arm Limited or its afliates."
  }, {
    "title" : "Arm True Random Number Generator Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function denition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "firstSentences" : "Arm True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-condential Copyright  2020, 2022 Arm Limited or its afliates. All rights reserved. Document number: ARM DEN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    },
    "childResults" : [ {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator Firmware Interface ",
      "document_number" : "den0098",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4937284",
      "sysurihash" : "dq2ZE8p3EjRksu0D",
      "urihash" : "dq2ZE8p3EjRksu0D",
      "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "systransactionid" : 917820,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937284,
      "numberofpages" : 16,
      "sysconcepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4937284,
      "parentitem" : "61dff1202183326f21772c2b",
      "concepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "documenttype" : "pdf",
      "isattachment" : "4937284",
      "sysindexeddate" : 1657643066000,
      "permanentid" : "7256a4a18b949313cd2d8106c2c9c6f5d7546f78ee205ef8362ca0e65137",
      "syslanguage" : [ "English" ],
      "itemid" : "61dff1202183326f21772c2d",
      "transactionid" : 917820,
      "title" : "Arm True Random Number Generator Firmware Interface ",
      "date" : 1657643066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0098:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643066631402221,
      "sysisattachment" : "4937284",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937284,
      "size" : 131867,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643065858,
      "syssize" : 131867,
      "sysdate" : 1657643066000,
      "topparent" : "4937284",
      "label_version" : "1.0",
      "systopparentid" : 4937284,
      "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
      "wordcount" : 772,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643066631402221,
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "Excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function denition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "FirstSentences" : "Arm True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-condential Copyright  2020, 2022 Arm Limited or its afliates. All rights reserved. Document number: ARM DEN ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document condentiality ARM DEN 0129 EAC A.c Non-condential Arm Realm Management Extension (RME) System Architecture Copyright  2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ZwuGzB4wvH0eqZ",
        "urihash" : "ZwuGzB4wvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 992668,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665819737000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 992668,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1665819735000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665819735679955046,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665819732543,
        "syssize" : 195,
        "sysdate" : 1665819735000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665819737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665819735679955046,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1w3ut8",
      "urihash" : "lE1pz5kGq1w3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document condentiality ARM DEN 0129 EAC A.c Non-condential Arm Realm Management Extension (RME) System Architecture Copyright  2021-2022 Arm ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Condentiality Change ... Non-Condential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Condential Copyright  20212022 Arm Limited (or its aliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrgRN0XoRXxUnY",
        "urihash" : "VrgRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975574752589,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954482,
        "syssize" : 241,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663938975574752589,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Condentiality Change ... Non-Condential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Condential Copyright  20212022 Arm Limited (or its aliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "AIDR_EL1, Auxiliary ID Register",
    "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
    "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "biox629vQ82W3iEa",
        "urihash" : "biox629vQ82W3iEa",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
        "systransactionid" : 1038333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668676536000,
        "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008a31ea212bb66253ca",
        "transactionid" : 1038333,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1668676536000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1668676536440152746,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668676528881,
        "syssize" : 4773,
        "sysdate" : 1668676536000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668676536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1668676536440152746,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 1038333,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668676536000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 1038333,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1668676536000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1668676536440152746,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668676528881,
          "syssize" : 4773,
          "sysdate" : 1668676536000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668676536000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1668676536440152746,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "hIqkT2UbsiOzprV",
        "urihash" : "hIqkT2UbsiOzprV",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "20ebc56f270db7e262cd952f23447a3f6a6b4e1f3da52bc645051fceb004",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb6625471",
        "transactionid" : 910460,
        "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295801165974,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1496,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175092,
        "syssize" : 1496,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295801165974,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "Excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations."
    }, {
      "title" : "Embedded Trace Extension support",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "firstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 1038333,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668676536000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 1038333,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1668676536000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1668676536440152746,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668676528881,
          "syssize" : 4773,
          "sysdate" : 1668676536000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668676536000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1668676536440152746,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Extension support ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "RB2CenwvfeHRGfe",
        "urihash" : "RB2CenwvfeHRGfe",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "d9660c2ced98600eccd844faa01281f1fd8d31f75ace91294e76cda3e03b",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008f31ea212bb6625433",
        "transactionid" : 910460,
        "title" : "Embedded Trace Extension support ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295694139538,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1596,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488174780,
        "syssize" : 1596,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295694139538,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Extension support",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "Excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "FirstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ..."
    }, {
      "title" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "excerpt" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes ... Configurations If EL2 is not implemented, this register is RES0 from EL3.",
      "firstSentences" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL2. Configurations If EL2 is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 1038333,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668676536000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 1038333,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1668676536000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1668676536440152746,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668676528881,
          "syssize" : 4773,
          "sysdate" : 1668676536000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668676536000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1668676536440152746,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "Df5kKDQcOnYsT7",
        "urihash" : "Df5kKDQcOnYsT7",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "el2 ; accesses ; reset ; EL3 ; RES0 ; register ; nelsif PSTATE ; op0 op1 ; explicit synchronization ; Security state ; SystemAccessTrap ; EL2Enabled ; assignments ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "el2 ; accesses ; reset ; EL3 ; RES0 ; register ; nelsif PSTATE ; op0 op1 ; explicit synchronization ; Security state ; SystemAccessTrap ; EL2Enabled ; assignments ; Configurations",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "7c335336d74d523c7ab0e4325515c80e9af61a822bc56ddd3c67168dce76",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb6625450",
        "transactionid" : 910460,
        "title" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295365774794,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 2553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175139,
        "syssize" : 2553,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295365774794,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
        "syscollection" : "default"
      },
      "Title" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "Excerpt" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes ... Configurations If EL2 is not implemented, this register is RES0 from EL3.",
      "FirstSentences" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL2. Configurations If EL2 is ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AIDR_EL1, Auxiliary ID Register ",
      "document_number" : "101590",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294293",
      "sysurihash" : "GFQgfPQLWkHrQvP",
      "urihash" : "GFQgfPQLWkHrQvP",
      "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "systransactionid" : 910460,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655856000000,
      "topparentid" : 5294293,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656488074000,
      "sysconcepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294293,
      "parentitem" : "62bc008a31ea212bb66253ca",
      "concepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
      "documenttype" : "html",
      "isattachment" : "5294293",
      "sysindexeddate" : 1656488299000,
      "permanentid" : "db382f05bb9fccdbad8be47b67239ff509c250c24e83041a7cb4fff452c6",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc009031ea212bb662544b",
      "transactionid" : 910460,
      "title" : "AIDR_EL1, Auxiliary ID Register ",
      "products" : [ "Cortex-A715" ],
      "date" : 1656488299000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101590:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656488299521173070,
      "sysisattachment" : "5294293",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294293,
      "size" : 1221,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656488175155,
      "syssize" : 1221,
      "sysdate" : 1656488299000,
      "haslayout" : "1",
      "topparent" : "5294293",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5294293,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 85,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "document_revision" : "0101-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656488299000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "modified" : 1656488074000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656488299521173070,
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "syscollection" : "default"
    },
    "Title" : "AIDR_EL1, Auxiliary ID Register",
    "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
    "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
  }, {
    "title" : "FPSCR, Floating-Point Status and Control Register",
    "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "clickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "excerpt" : "0b11 Round towards Zero (RZ) mode. ... Stride, [21:20] RES0 Reserved. ... 1 Flush-to-zero mode enabled. ... This bit is set to 1 to indicate that the Underflow exception has occurred since 0 ...",
    "firstSentences" : "FPSCR, Floating-Point Status and Control Register The FPSCR provides floating-point system status information and control. Bit field descriptions FPSCR is a 32-bit register. Figure 1. FPSCR bit ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkeM37bh9f3i8",
        "urihash" : "skgkeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 1054052,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc7567",
        "transactionid" : 1054052,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623165371265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611227,
        "syssize" : 4819,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623165371265,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkeM37bh9f3i8",
        "urihash" : "skgkeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 1054052,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc7567",
        "transactionid" : 1054052,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623165371265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611227,
        "syssize" : 4819,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623165371265,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
    }, {
      "title" : "AArch32 Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support.",
      "firstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support. AArch32 Register Descriptions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkeM37bh9f3i8",
          "urihash" : "skgkeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 1054052,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669659167000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660623000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "6384fa1fe1ed1c2162fc7567",
          "transactionid" : 1054052,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660623000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660623165371265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4819,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660611227,
          "syssize" : 4819,
          "sysdate" : 1669660623000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660623000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1669660597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660623165371265,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Register Descriptions ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "3ap4Gu8YZE4HIs48",
        "urihash" : "3ap4Gu8YZE4HIs48",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
        "systransactionid" : 1054052,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "AArch32 ; floating-point support ; Advanced SIMD ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "6384fa1fe1ed1c2162fc7567",
        "concepts" : "AArch32 ; floating-point support ; Advanced SIMD ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "adcbda58093e4c9e58fb8c9a8e060ff046e7ba43495aa1e3843f6ad16d4a",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc7579",
        "transactionid" : 1054052,
        "title" : "AArch32 Register Descriptions ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623128514031,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611227,
        "syssize" : 177,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/AArch32-Register-Descriptions?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623128514031,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "Excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support.",
      "FirstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support. AArch32 Register Descriptions"
    }, {
      "title" : "MVFR0, Media and VFP Feature Register 0",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "excerpt" : "See the Arm\\u00AE Architecture Reference Manual for A-profile architecture for more information. ... MVFR0 must be interpreted with MVFR1 and MVFR2. ... MVFR0, Media and VFP Feature Register 0",
      "firstSentences" : "MVFR0, Media and VFP Feature Register 0 The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0 is a 32-bit register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkeM37bh9f3i8",
          "urihash" : "skgkeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 1054052,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669659167000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660623000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "6384fa1fe1ed1c2162fc7567",
          "transactionid" : 1054052,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660623000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660623165371265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4819,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660611227,
          "syssize" : 4819,
          "sysdate" : 1669660623000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660623000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1669660597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660623165371265,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MVFR0, Media and VFP Feature Register 0 ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "dr0vmHyUIOSdbl5",
        "urihash" : "dr0vmHyUIOSdbl5",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
        "systransactionid" : 1054052,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "MVFR0 ; floating-point hardware ; rounding modes ; register ; features ; Media ; architecture ; EL1 ; Exception levels ; Usage constraints ; Non-secure states ; assignments FPRound ; Advanced SIMD",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "6384fa1fe1ed1c2162fc7567",
        "concepts" : "MVFR0 ; floating-point hardware ; rounding modes ; register ; features ; Media ; architecture ; EL1 ; Exception levels ; Usage constraints ; Non-secure states ; assignments FPRound ; Advanced SIMD",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "1015d1425524d16f17adb0a2ef30601b2a2f913a79696f7e53dad4caae35",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc757e",
        "transactionid" : 1054052,
        "title" : "MVFR0, Media and VFP Feature Register 0 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623090446545,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 2460,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611211,
        "syssize" : 2460,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623090446545,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
        "syscollection" : "default"
      },
      "Title" : "MVFR0, Media and VFP Feature Register 0",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "Excerpt" : "See the Arm\\u00AE Architecture Reference Manual for A-profile architecture for more information. ... MVFR0 must be interpreted with MVFR1 and MVFR2. ... MVFR0, Media and VFP Feature Register 0",
      "FirstSentences" : "MVFR0, Media and VFP Feature Register 0 The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0 is a 32-bit register."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FPSCR, Floating-Point Status and Control Register ",
      "document_number" : "100446",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818873",
      "sysurihash" : "bi0edhrgMKkFej",
      "urihash" : "bi0edhrgMKkFej",
      "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
      "systransactionid" : 1054053,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1661904000000,
      "topparentid" : 4818873,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669659167000,
      "sysconcepts" : "floating-point ; register ; cumulative exception ; Advanced SIMD ; controls ; Flush-to-zero mode ; reset ; architecture ; vector feature ; core implementation ; encoding spec ; Non-secure states ; UNDEFINED Instruction ; NaN operands ; Note The Cortex ; Configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818873,
      "parentitem" : "6384fa1fe1ed1c2162fc7567",
      "concepts" : "floating-point ; register ; cumulative exception ; Advanced SIMD ; controls ; Flush-to-zero mode ; reset ; architecture ; vector feature ; core implementation ; encoding spec ; Non-secure states ; UNDEFINED Instruction ; NaN operands ; Note The Cortex ; Configurations",
      "documenttype" : "html",
      "isattachment" : "4818873",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1669660624000,
      "permanentid" : "46ab6e41b2b83e4372e759f5e7ff94e4db067cb229cc8b2c4f8f4ee3b8d3",
      "syslanguage" : [ "English" ],
      "itemid" : "6384fa1fe1ed1c2162fc757d",
      "transactionid" : 1054053,
      "title" : "FPSCR, Floating-Point Status and Control Register ",
      "products" : [ "Cortex-A55" ],
      "date" : 1669660623000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "100446:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669660623734807929,
      "sysisattachment" : "4818873",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818873,
      "size" : 4804,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669660611227,
      "syssize" : 4804,
      "sysdate" : 1669660623000,
      "haslayout" : "1",
      "topparent" : "4818873",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818873,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
      "wordcount" : 259,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "0200-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669660624000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
      "modified" : 1669660597000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669660623734807929,
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
      "syscollection" : "default"
    },
    "Title" : "FPSCR, Floating-Point Status and Control Register",
    "Uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "ClickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "Excerpt" : "0b11 Round towards Zero (RZ) mode. ... Stride, [21:20] RES0 Reserved. ... 1 Flush-to-zero mode enabled. ... This bit is set to 1 to indicate that the Underflow exception has occurred since 0 ...",
    "FirstSentences" : "FPSCR, Floating-Point Status and Control Register The FPSCR provides floating-point system status information and control. Bit field descriptions FPSCR is a 32-bit register. Figure 1. FPSCR bit ..."
  }, {
    "title" : "Arm Cortex-A55 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "excerpt" : "First release for r2p0 ... Second release for r2p0 ... THIS DOCUMENT IS PROVIDED AS IS. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm Cortex-A55 Core Revision: r2p0 Technical Reference Manual Non-Condential Copyright  20162018, 2022 Arm Limited (or its aliates). All rights reserved. Issue 01 100442_0200_01_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "krUm6BIsNjAjyOA",
        "urihash" : "krUm6BIsNjAjyOA",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
        "systransactionid" : 1054051,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660497000,
        "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f7f7e1ed1c2162fc71d1",
        "transactionid" : 1054051,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660497000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660497291516301,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4737,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660475822,
        "syssize" : 4737,
        "sysdate" : 1669660497000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660497291516301,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
    },
    "childResults" : [ {
      "title" : "ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
      "excerpt" : "1 Maintenance interrupt signaled when ICH_VMCR_EL2.VENG1 is 1. VGrp0DIE, [5] VM Group 0 Disabled Interrupt Enable. ... The possible values are: 0 Maintenance interrupt disabled.",
      "firstSentences" : "ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2 ICH_HCR_EL2 controls the environment for VMs. Bit field descriptions ICH_HCR_EL2 is a 32-bit register and is part of: The GIC System ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krUm6BIsNjAjyOA",
          "urihash" : "krUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 1054051,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669658615000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660497000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "6384f7f7e1ed1c2162fc71d1",
          "transactionid" : 1054051,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660497000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660497291516301,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4737,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660475822,
          "syssize" : 4737,
          "sysdate" : 1669660497000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1669660458000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660497291516301,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2 ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "aIe03dGnPbMKN0q",
        "urihash" : "aIe03dGnPbMKN0q",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
        "systransactionid" : 1054050,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "registers ; EL2 ; EL1 accesses ; Maintenance ; trap ; pending state ; generated SEIs ; EL3",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "6384f7f7e1ed1c2162fc71d1",
        "concepts" : "registers ; EL2 ; EL1 accesses ; Maintenance ; trap ; pending state ; generated SEIs ; EL3",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660488000,
        "permanentid" : "a3e2f2fd2ba47b8d113d2536cc530c53c508c69da8c54440351208689d81",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f800e1ed1c2162fc7356",
        "transactionid" : 1054050,
        "title" : "ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660488000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660488331313348,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 3668,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660474910,
        "syssize" : 3668,
        "sysdate" : 1669660488000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660488331313348,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
        "syscollection" : "default"
      },
      "Title" : "ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register--EL2",
      "Excerpt" : "1 Maintenance interrupt signaled when ICH_VMCR_EL2.VENG1 is 1. VGrp0DIE, [5] VM Group 0 Disabled Interrupt Enable. ... The possible values are: 0 Maintenance interrupt disabled.",
      "FirstSentences" : "ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2 ICH_HCR_EL2 controls the environment for VMs. Bit field descriptions ICH_HCR_EL2 is a 32-bit register and is part of: The GIC System ..."
    }, {
      "title" : "ICH_HCR, Interrupt Controller Hyp Control Register",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
      "excerpt" : "0x1 Maintenance interrupt signaled when ICH_VMCR.VENG1 is 1. VGrp0DIE, [5] VM Group 0 Disabled Interrupt Enable. ... The possible values are: 0x0 Maintenance interrupt disabled.",
      "firstSentences" : "ICH_HCR, Interrupt Controller Hyp Control Register ICH_HCR controls the environment for VMs. Bit field descriptions ICH_HCR is a 32-bit register and is part of: The GIC system registers functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krUm6BIsNjAjyOA",
          "urihash" : "krUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 1054051,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669658615000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660497000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "6384f7f7e1ed1c2162fc71d1",
          "transactionid" : 1054051,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660497000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660497291516301,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4737,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660475822,
          "syssize" : 4737,
          "sysdate" : 1669660497000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1669660458000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660497291516301,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ICH_HCR, Interrupt Controller Hyp Control Register ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "h6Ux6T6SzzlChjQ",
        "urihash" : "h6Ux6T6SzzlChjQ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
        "systransactionid" : 1054050,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "registers ; EL1 accesses ; Maintenance ; EL2 ; trap ; pending state ; generated SEIs ; functional group",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "6384f7f7e1ed1c2162fc71d1",
        "concepts" : "registers ; EL1 accesses ; Maintenance ; EL2 ; trap ; pending state ; generated SEIs ; functional group",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660488000,
        "permanentid" : "b586ad75dc524c0ad96337c6e014e40e2f4c091357db3f15158bbf8eb6e4",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f800e1ed1c2162fc7340",
        "transactionid" : 1054050,
        "title" : "ICH_HCR, Interrupt Controller Hyp Control Register ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660488000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660488369452795,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 3554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660474910,
        "syssize" : 3554,
        "sysdate" : 1669660488000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660488369452795,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_HCR, Interrupt Controller Hyp Control Register",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/GIC-registers/ICH-HCR--Interrupt-Controller-Hyp-Control-Register",
      "Excerpt" : "0x1 Maintenance interrupt signaled when ICH_VMCR.VENG1 is 1. VGrp0DIE, [5] VM Group 0 Disabled Interrupt Enable. ... The possible values are: 0x0 Maintenance interrupt disabled.",
      "FirstSentences" : "ICH_HCR, Interrupt Controller Hyp Control Register ICH_HCR controls the environment for VMs. Bit field descriptions ICH_HCR is a 32-bit register and is part of: The GIC system registers functional ..."
    }, {
      "title" : "ERR0MISC0, Error Record Miscellaneous Register 0",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
      "excerpt" : "WAY, [31:28] Indicates the way that contained the error. ... ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1. ERR0MISC0, Error Record Miscellaneous Register 0",
      "firstSentences" : "ERR0MISC0, Error Record Miscellaneous Register 0 The ERR0MISC0 is an error syndrome register. It contains corrected error counters, information to identify where the error was detected, and other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krUm6BIsNjAjyOA",
          "urihash" : "krUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 1054051,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669658615000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660497000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "6384f7f7e1ed1c2162fc71d1",
          "transactionid" : 1054051,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660497000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660497291516301,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4737,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660475822,
          "syssize" : 4737,
          "sysdate" : 1669660497000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1669660458000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660497291516301,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ERR0MISC0, Error Record Miscellaneous Register 0 ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "efxDj7EomPlmvHFd",
        "urihash" : "efxDj7EomPlmvHFd",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
        "systransactionid" : 1054050,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "registers ; fault handling ; cache ; RAM bank ; L1 instruction ; functional group ; Upper ; CECR ; Serviceability ; Availability ; Reliability ; ERR0MISC0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "6384f7f7e1ed1c2162fc71d1",
        "concepts" : "registers ; fault handling ; cache ; RAM bank ; L1 instruction ; functional group ; Upper ; CECR ; Serviceability ; Availability ; Reliability ; ERR0MISC0",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660488000,
        "permanentid" : "e503504e0b0e0a4056ac191230253b34ef20408be726860c3f86712e718f",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f800e1ed1c2162fc7325",
        "transactionid" : 1054050,
        "title" : "ERR0MISC0, Error Record Miscellaneous Register 0 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660488000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660488404790064,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 2298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660474976,
        "syssize" : 2298,
        "sysdate" : 1669660488000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660488404790064,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
        "syscollection" : "default"
      },
      "Title" : "ERR0MISC0, Error Record Miscellaneous Register 0",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Register-descriptions/Error-System-registers/ERR0MISC0--Error-Record-Miscellaneous-Register-0",
      "Excerpt" : "WAY, [31:28] Indicates the way that contained the error. ... ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1. ERR0MISC0, Error Record Miscellaneous Register 0",
      "FirstSentences" : "ERR0MISC0, Error Record Miscellaneous Register 0 The ERR0MISC0 is an error syndrome register. It contains corrected error counters, information to identify where the error was detected, and other ..."
    } ],
    "totalNumberOfChildResults" : 495,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
      "document_number" : "100442",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818485",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "OiTfmooOI9x1G8cR",
      "urihash" : "OiTfmooOI9x1G8cR",
      "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
      "systransactionid" : 1054051,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1661904000000,
      "topparentid" : 4818485,
      "numberofpages" : 647,
      "sysconcepts" : "instructions ; registers ; functional groups ; cores ; translations ; EL1 ; arm ; interfacing ; exceptions ; reset ; determines ; EL2 ; Reference Manual ; Cryptographic Extensions ; AArch64 state ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818485,
      "parentitem" : "6384f7f7e1ed1c2162fc71d1",
      "concepts" : "instructions ; registers ; functional groups ; cores ; translations ; EL1 ; arm ; interfacing ; exceptions ; reset ; determines ; EL2 ; Reference Manual ; Cryptographic Extensions ; AArch64 state ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4818485",
      "sysindexeddate" : 1669660511000,
      "permanentid" : "03a72b1476b8a59a4ebd47c0027a4f1973fd59a0dc343a76bf5eebd8b5ed",
      "syslanguage" : [ "English" ],
      "itemid" : "6384f806e1ed1c2162fc752c",
      "transactionid" : 1054051,
      "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex-A55 core. It\n            provides reference documentation and contains programming details for registers. It also\n            describes the memory system, the caches, the interrupts, and the debug\n            features.",
      "date" : 1669660510000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100442:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669660510065587742,
      "sysisattachment" : "4818485",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818485,
      "size" : 4655499,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669660483528,
      "syssubject" : "This Technical Reference Manual is for the Cortex-A55 core. It\n            provides reference documentation and contains programming details for registers. It also\n            describes the memory system, the caches, the interrupts, and the debug\n            features.",
      "syssize" : 4655499,
      "sysdate" : 1669660510000,
      "topparent" : "4818485",
      "author" : "Arm Ltd.",
      "label_version" : "r2p0",
      "systopparentid" : 4818485,
      "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5472,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669660511000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669660510065587742,
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "Excerpt" : "First release for r2p0 ... Second release for r2p0 ... THIS DOCUMENT IS PROVIDED AS IS. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm Cortex-A55 Core Revision: r2p0 Technical Reference Manual Non-Condential Copyright  20162018, 2022 Arm Limited (or its aliates). All rights reserved. Issue 01 100442_0200_01_en Arm ..."
  }, {
    "title" : "MPU",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
    "firstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMU register summary",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "excerpt" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 ...",
      "firstSentences" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 Performance ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMU register summary ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "ZVKFZNIVcd02lcD1",
        "urihash" : "ZVKFZNIVcd02lcD1",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "register summary ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "register summary ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "50106c7432f305036fcbac7b853f98b923803f3005db2fd582a1b61a3488",
        "syslanguage" : [ "English" ],
        "itemid" : "622892068804d00769e9bebc",
        "transactionid" : 902374,
        "title" : "PMU register summary ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089533684599,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 549,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064823,
        "syssize" : 549,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/PMU/PMU-register-summary?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089533684599,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
        "syscollection" : "default"
      },
      "Title" : "PMU register summary",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "Excerpt" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 ...",
      "FirstSentences" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 Performance ..."
    }, {
      "title" : "External register access permissions to the PMU registers",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "excerpt" : "External register access permissions to the PMU registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1.",
      "firstSentences" : "External register access permissions to the PMU registers External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External register access permissions to the PMU registers ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "gBQuK5EXUOisiiN",
        "urihash" : "gBQuK5EXUOisiiN",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "power domain ; accesses ; PMU registers ; OSLK ; powerup state ; memory-mapped interfaces ; Lock ; EL1 ; powerdown ; accordance ; Read-As-One",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "power domain ; accesses ; PMU registers ; OSLK ; powerup state ; memory-mapped interfaces ; Lock ; EL1 ; powerdown ; accordance ; Read-As-One",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "4b1a3ecbd9a87092766628b046c12c839b09d7b7a36f1aed0e4887eee818",
        "syslanguage" : [ "English" ],
        "itemid" : "622892068804d00769e9beb1",
        "transactionid" : 902374,
        "title" : "External register access permissions to the PMU registers ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089526843284,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064855,
        "syssize" : 912,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089526843284,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
        "syscollection" : "default"
      },
      "Title" : "External register access permissions to the PMU registers",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "Excerpt" : "External register access permissions to the PMU registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1.",
      "FirstSentences" : "External register access permissions to the PMU registers External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the ..."
    }, {
      "title" : "Memory system",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "excerpt" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "firstSentences" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory system ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "w5KXmxJ9mAjruVUi",
        "urihash" : "w5KXmxJ9mAjruVUi",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "memories ; R82 processor ; u00AE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "memories ; R82 processor ; u00AE",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "e78578f5d80b4b3c1d9e7000a709f71f75e17612cd93d19660cea9596192",
        "syslanguage" : [ "English" ],
        "itemid" : "622892048804d00769e9be28",
        "transactionid" : 902374,
        "title" : "Memory system ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089533199906,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064951,
        "syssize" : 174,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/Memory-system?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089533199906,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
        "syscollection" : "default"
      },
      "Title" : "Memory system",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "Excerpt" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "FirstSentences" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82"
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MPU ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "0rcZ8aUhYqlkuNf",
      "urihash" : "0rcZ8aUhYqlkuNf",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116090000,
      "permanentid" : "9e561b24de9effcb14516f2c24e7f972d9745afcffd9eab5c6d7d17c9f4b",
      "syslanguage" : [ "English" ],
      "itemid" : "622892058804d00769e9be82",
      "transactionid" : 902374,
      "title" : "MPU ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116089529816414,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 2696,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116064964,
      "syssize" : 2696,
      "sysdate" : 1655116089000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116090000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/Memory-management/MPU?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116089529816414,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "syscollection" : "default"
    },
    "Title" : "MPU",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "Excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
    "FirstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ..."
  }, {
    "title" : "AMU counters",
    "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "firstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "7MsoI86n8tFkaJX3",
        "urihash" : "7MsoI86n8tFkaJX3",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
        "syslanguage" : [ "English" ],
        "itemid" : "623914858804d00769e9e1c2",
        "transactionid" : 863682,
        "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880811839744,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807049,
        "syssize" : 5055,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880811839744,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "firstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "xQGRbnZTuG6Z0Pgi",
        "urihash" : "xQGRbnZTuG6Z0Pgi",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "18455da4320743222218abefc4f53caadf2800f5249c941e0c9c62e7dd23",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e314",
        "transactionid" : 851333,
        "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048751146412,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 4011,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026371,
        "syssize" : 4011,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 177,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048751146412,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "syscollection" : "default"
      },
      "Title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "Excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "FirstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ..."
    }, {
      "title" : "ETM registers",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. TRCPDSR, Power Down Status Register. TRCPIDR0, ETM Peripheral Identification Register 0.",
      "firstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM registers ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "9QiAeITUSHgnJ1W",
        "urihash" : "9QiAeITUSHgnJ1W",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "a5537ffdecfb032486585d2bd093d64acdcac870b63d887f6120ef938546",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e354",
        "transactionid" : 851333,
        "title" : "ETM registers ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048739689694,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 3441,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026307,
        "syssize" : 3441,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048739689694,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "syscollection" : "default"
      },
      "Title" : "ETM registers",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "Excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. TRCPDSR, Power Down Status Register. TRCPIDR0, ETM Peripheral Identification Register 0.",
      "FirstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7."
    }, {
      "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "firstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "Cmlwmwwh9VsqG",
        "urihash" : "Cmlwmwwh9VsqG",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "f099db750afb1143e71bf8e77868fbcb22f51cb8a97cffa2353009a2062f",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e33b",
        "transactionid" : 851333,
        "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048693699691,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 2047,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026353,
        "syssize" : 2047,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048693699691,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "syscollection" : "default"
      },
      "Title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "Excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "FirstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ..."
    } ],
    "totalNumberOfChildResults" : 480,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMU counters ",
      "document_number" : "101433",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092307",
      "sysurihash" : "iOduEV8nvF9FMoz",
      "urihash" : "iOduEV8nvF9FMoz",
      "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "systransactionid" : 851333,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647907973000,
      "sysconcepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092307,
      "parentitem" : "623914858804d00769e9e1c2",
      "concepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "documenttype" : "html",
      "isattachment" : "5092307",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647908048000,
      "permanentid" : "8c208b0b18cd4962083f368faccd8d3c36cfb2b018d14ada249a97e35bd6",
      "syslanguage" : [ "English" ],
      "itemid" : "623914888804d00769e9e2ed",
      "transactionid" : 851333,
      "title" : "AMU counters ",
      "products" : [ "Cortex-X1" ],
      "date" : 1647908048000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101433:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647908048760782809,
      "sysisattachment" : "5092307",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092307,
      "size" : 636,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647908026416,
      "syssize" : 636,
      "sysdate" : 1647908048000,
      "haslayout" : "1",
      "topparent" : "5092307",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092307,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647908048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "modified" : 1647907973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647908048760782809,
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "syscollection" : "default"
    },
    "Title" : "AMU counters",
    "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "Excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "FirstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ..."
  }, {
    "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "TSDOcc0eqZtKKLqa",
        "urihash" : "TSDOcc0eqZtKKLqa",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146838000,
        "permanentid" : "e1efe6dacea24a80443f9fda142592e72ab62a285b4d514648ffa5be5b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c4",
        "transactionid" : 864221,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146838000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146838184687106,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 2788,
        "sysdate" : 1649146838000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146838000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146838184687106,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED AS IS. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "Arm Cortex-X1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright  20182021 Arm Limited or its affiliates. All rights reserved. 101435_0102_06_en Arm Cortex-X1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysauthor" : "ARM",
        "sysurihash" : "Fdtlr9wV91zd91kb",
        "urihash" : "Fdtlr9wV91zd91kb",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; export laws ; third party ; monospace ; languages ; Adobe Acrobat ; active-LOW ; functionality ; agreement ; acceptance ; applications ; implementations ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; export laws ; third party ; monospace ; languages ; Adobe Acrobat ; active-LOW ; functionality ; agreement ; acceptance ; applications ; implementations ; instructions",
        "documenttype" : "pdf",
        "isattachment" : "5092865",
        "sysindexeddate" : 1649146787000,
        "permanentid" : "f39f4addee4c2bd0b9c6b94a86fdb39f966f3e6afdad3be4eef8a7ee1730",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649146787000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146787070795657,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 386461,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146488018,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 386461,
        "sysdate" : 1649146787000,
        "topparent" : "5092865",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 5092865,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 728,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146787000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146787070795657,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED AS IS. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "Arm Cortex-X1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright  20182021 Arm Limited or its affiliates. All rights reserved. 101435_0102_06_en Arm Cortex-X1 ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "CRY54lkGj7OSNelQ",
        "urihash" : "CRY54lkGj7OSNelQ",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146786000,
        "permanentid" : "ede41f1edc59fc533036593b962878f13f797d23de4e68c4fe00fba28587",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c2",
        "transactionid" : 864220,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146786874551264,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 540,
        "sysdate" : 1649146786000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146786874551264,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "cldMo8rqQT6HQi76",
      "urihash" : "cldMo8rqQT6HQi76",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146838000,
      "permanentid" : "3229dfd7ef71e059617fcc10eb5663579ce43abc043784f685e0405e7c3d",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c5",
      "transactionid" : 864221,
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146838000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146838521508577,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 2108,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 2108,
      "sysdate" : 1649146838000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146838000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146838521508577,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
  }, {
    "title" : "Arm Performance Libraries Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "firstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright  2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Performance Libraries Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Performance Libraries Reference Guide ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XiUw3q1TX2Esj9Hc",
        "urihash" : "XiUw3q1TX2Esj9Hc",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
        "systransactionid" : 972344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663947105000,
        "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49c9dfaf015c2b76d096",
        "transactionid" : 972344,
        "title" : "Arm Performance Libraries Reference Guide ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1663947105000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663947105523571962,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663947063891,
        "syssize" : 5518,
        "sysdate" : 1663947105000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663947105000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663947105523571962,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Performance Libraries Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
    },
    "childResults" : [ {
      "title" : "strsv",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "excerpt" : "A is REAL A is an array, dimension ( LDA, N ). ... ( 1 + ( n - 1 )*abs( INCX ) ). ... It also exists with a native C interface as cblas_strsv. strsv LibraryCC++FortranHPCLinuxCode ...",
      "firstSentences" : "strsv strsv solves one of the systems of equations A*x = b, or A**T*x = b,\\r\\n where b and x are n element vectors and A is an n by n unit, or non-unit, upper or lower triangular matrix. No test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972344,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "strsv ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "ppwmabVDxS9kUeDY",
        "urihash" : "ppwmabVDxS9kUeDY",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "routine ; lower triangular ; entry ; UPLO ; INCX ; array ; LDA ; Related Information ; Input parameter ; element right-hand ; first dimension ; precisions ; near-singularity ; singularity",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "routine ; lower triangular ; entry ; UPLO ; INCX ; array ; LDA ; Related Information ; Input parameter ; element right-hand ; first dimension ; precisions ; near-singularity ; singularity",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492694000,
        "permanentid" : "82a6d58a93d84eab3d71678ababe487e0798fed8eab0a0ace7fce21b780a",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49d9dfaf015c2b76d112",
        "transactionid" : 893956,
        "title" : "strsv ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492694000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492694629156888,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2787,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492578849,
        "syssize" : 2787,
        "sysdate" : 1653492694000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492694000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492694629156888,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
        "syscollection" : "default"
      },
      "Title" : "strsv",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "Excerpt" : "A is REAL A is an array, dimension ( LDA, N ). ... ( 1 + ( n - 1 )*abs( INCX ) ). ... It also exists with a native C interface as cblas_strsv. strsv LibraryCC++FortranHPCLinuxCode ...",
      "FirstSentences" : "strsv strsv solves one of the systems of equations A*x = b, or A**T*x = b,\\r\\n where b and x are n element vectors and A is an n by n unit, or non-unit, upper or lower triangular matrix. No test ..."
    }, {
      "title" : "zgerbu",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "excerpt" : "Y is COMPLEX*16 Y is an array, dimension at least ( 1 + ( n - 1 )\\\\*abs( INCY ) ). ... INCY Input parameter. ... Before entry, the leading m by n part of the array A must contain the matrix of ...",
      "firstSentences" : "zgerbu zgerbu performs the rank 1 operation: A := alpha*x*y**T + beta*A,\\r\\n where alpha and beta are scalars, x is an m element vector, y is an n element vector, and A is an m by n matrix. Syntax ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972344,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "zgerbu ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "DL0ZvTYuXWREW7j",
        "urihash" : "DL0ZvTYuXWREW7j",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "entry ; element vector ; incremented array ; INCX ; INCY ; LDA ; see cgerbu ; Related Information ; first dimension ; Input parameter ; precisions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "entry ; element vector ; incremented array ; INCX ; INCY ; LDA ; see cgerbu ; Related Information ; first dimension ; Input parameter ; precisions",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492696000,
        "permanentid" : "ed4eee1c8c732747e47ac3c9d65280c11bf87a0931b5df8e4911e0387fae",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49dbdfaf015c2b76d20b",
        "transactionid" : 893956,
        "title" : "zgerbu ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492696422596634,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2330,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492579005,
        "syssize" : 2330,
        "sysdate" : 1653492696000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492696422596634,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
        "syscollection" : "default"
      },
      "Title" : "zgerbu",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "Excerpt" : "Y is COMPLEX*16 Y is an array, dimension at least ( 1 + ( n - 1 )\\\\*abs( INCY ) ). ... INCY Input parameter. ... Before entry, the leading m by n part of the array A must contain the matrix of ...",
      "FirstSentences" : "zgerbu zgerbu performs the rank 1 operation: A := alpha*x*y**T + beta*A,\\r\\n where alpha and beta are scalars, x is an m element vector, y is an n element vector, and A is an m by n matrix. Syntax ..."
    }, {
      "title" : "dtbmv",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "excerpt" : "The top left k by k triangle of the array A is not referenced. The following program segment will transfer an upper triangular band matrix from ... X Input and output parameter.",
      "firstSentences" : "dtbmv dtbmv performs one of the matrix-vector operations x := A*x, or x := A**T*x,\\r\\n where x is an n element vector and A is an n by n unit, or non-unit, upper or lower triangular band matrix, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972344,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972344,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "dtbmv ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XwC2dOAQ4NRQ7zPP",
        "urihash" : "XwC2dOAQ4NRQ7zPP",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "triangular band ; array ; entry ; leading diagonal ; supplied column ; UPLO ; INCX ; LDA ; Related Information ; Input parameter ; first dimension ; precisions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "triangular band ; array ; entry ; leading diagonal ; supplied column ; UPLO ; INCX ; LDA ; Related Information ; Input parameter ; first dimension ; precisions",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492696000,
        "permanentid" : "cfe4084349ed2ef61f98c1220994b3876cde95c5003d424ca702f51c7eec",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49d9dfaf015c2b76d0fd",
        "transactionid" : 893956,
        "title" : "dtbmv ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492696556523688,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 3943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492578880,
        "syssize" : 3943,
        "sysdate" : 1653492696000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 162,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492696556523688,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
        "syscollection" : "default"
      },
      "Title" : "dtbmv",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "Excerpt" : "The top left k by k triangle of the array A is not referenced. The following program segment will transfer an upper triangular band matrix from ... X Input and output parameter.",
      "FirstSentences" : "dtbmv dtbmv performs one of the matrix-vector operations x := A*x, or x := A**T*x,\\r\\n where x is an n element vector and A is an n by n unit, or non-unit, upper or lower triangular band matrix, ..."
    } ],
    "totalNumberOfChildResults" : 21,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Performance Libraries Reference Guide ",
      "document_number" : "101004",
      "document_version" : "2202",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5269417",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "Mn687UFyLHXTt1",
      "urihash" : "Mn687UFyLHXTt1",
      "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "keywords" : "Arm Performance Libraries",
      "systransactionid" : 893956,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653436800000,
      "topparentid" : 5269417,
      "sysconcepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5269417,
      "parentitem" : "628e49c9dfaf015c2b76d096",
      "concepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "documenttype" : "pdf",
      "isattachment" : "5269417",
      "sysindexeddate" : 1653492726000,
      "permanentid" : "c928b176cd8224f45bb1983716be5e6b10dd4361f9dc5345c3729101d7ea",
      "syslanguage" : [ "English" ],
      "itemid" : "628e4a15dfaf015c2b76e5af",
      "transactionid" : 893956,
      "title" : "Arm Performance Libraries Reference Guide ",
      "subject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "date" : 1653492724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101004:2202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653492724867848860,
      "sysisattachment" : "5269417",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5269417,
      "size" : 23182268,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653492625119,
      "syssubject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "syssize" : 23182268,
      "sysdate" : 1653492724000,
      "topparent" : "5269417",
      "author" : "Arm Limited",
      "label_version" : "22.0.2",
      "systopparentid" : 5269417,
      "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "wordcount" : 11039,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653492726000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653492724867848860,
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Performance Libraries Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "Excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "FirstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright  2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ..."
  }, {
    "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "V1xlLeDGf3ZrePPk",
        "urihash" : "V1xlLeDGf3ZrePPk",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "systransactionid" : 863710,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082234000,
        "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea7c",
        "transactionid" : 863710,
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78" ],
        "date" : 1649082234000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082234217201203,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4955,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082053090,
        "syssize" : 4955,
        "sysdate" : 1649082234000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082234000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082234217201203,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "2pcN3LAYrY3Ncik",
        "urihash" : "2pcN3LAYrY3Ncik",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "39ef53d0a77bb5b5a685db5509e60210e73d56485f488726f0a4ae16e6d2",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea89",
        "transactionid" : 851942,
        "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887334362083,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 2108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 2108,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887334362083,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "Fk9fQHAOEtEAAM6F",
        "urihash" : "Fk9fQHAOEtEAAM6F",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "687eedaf6b95cd243688d6868fc4bc02372eec2126ae0ad116a6fd5fb24c",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea85",
        "transactionid" : 851942,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887333478151,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 343,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887333478151,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "VAF4WVCIn1WB4JEH",
        "urihash" : "VAF4WVCIn1WB4JEH",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "9f65220180b24e889c350fc6d047bd2ab179e72c8c0d6020fa83d129a10d",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea87",
        "transactionid" : 851942,
        "title" : "Register summary ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887301526760,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 585,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 585,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887301526760,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "document_number" : "101432",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5093383",
      "sysurihash" : "UFaidzLq1XSTerv",
      "urihash" : "UFaidzLq1XSTerv",
      "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "systransactionid" : 851942,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5093383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931876000,
      "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
      "attachmentparentid" : 5093383,
      "parentitem" : "623971e48804d00769e9ea7c",
      "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "documenttype" : "html",
      "isattachment" : "5093383",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647931887000,
      "permanentid" : "2188b27cc6bc7e40494e6131620da2d80a3967d71ea7a828be046e8e9812",
      "syslanguage" : [ "English" ],
      "itemid" : "623971e48804d00769e9ea88",
      "transactionid" : 851942,
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "products" : [ "Cortex-A78" ],
      "date" : 1647931887000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101432:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647931887372232274,
      "sysisattachment" : "5093383",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5093383,
      "size" : 2788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647931884576,
      "syssize" : 2788,
      "sysdate" : 1647931887000,
      "haslayout" : "1",
      "topparent" : "5093383",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5093383,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647931887000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "modified" : 1647931876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647931887372232274,
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
  }, {
    "title" : "The CortexX3 core",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
    "clickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
    "excerpt" : "The Cortex\\u00AE\\u2011X3 core The Cortex\\u00AE\\u2011X3 core is a high-performance and low- ... The Arm\\u00AEv9.0-A architecture extends the architecture defined in the Armv8-A ... Figure 1.",
    "firstSentences" : "The Cortex\\u00AE\\u2011X3 core The Cortex\\u00AE\\u2011X3 core is a high-performance and low-power product that implements the Arm\\u00AEv9.0-A architecture. The Arm\\u00AEv9.0-A architecture extends ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 965877,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 965877,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187250341970,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 4702,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187250341970,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965877,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965877,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "vq1dDnhAYCWyneST",
        "urihash" : "vq1dDnhAYCWyneST",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083180000,
        "permanentid" : "4d46904f91dce41f8cce598921e0560a5c7a583fedbed47b2b6b6b916412",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb289031ea212bb662520a",
        "transactionid" : 965876,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083180217224595,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 581,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148744,
        "syssize" : 581,
        "sysdate" : 1663083180000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083180217224595,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "Product revisions",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/Product-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
      "excerpt" : "Product revisions The following table indicates the main differences in functionality between ... Table 1. Product revisions Revision Notes r0p0 First release r1p0 First release r1p1 First ...",
      "firstSentences" : "Product revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release r1p0 First release ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965877,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965877,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product revisions ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "aXca2YMA5kUbLkS",
        "urihash" : "aXca2YMA5kUbLkS",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "First release ; product revisions ; functionality ; Notes r0p0 ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "First release ; product revisions ; functionality ; Notes r0p0 ; documentation",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083180000,
        "permanentid" : "f87712d36b5649115f48097d22841fc4c8d6f719ffd2bc0067def00eaffe",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288b31ea212bb66250e8",
        "transactionid" : 965876,
        "title" : "Product revisions ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083180204818872,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 322,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/Product-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148603,
        "syssize" : 322,
        "sysdate" : 1663083180000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/Product-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/The-Cortex-X3--core/Product-revisions?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083180204818872,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
        "syscollection" : "default"
      },
      "Title" : "Product revisions",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/Product-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/Product-revisions",
      "Excerpt" : "Product revisions The following table indicates the main differences in functionality between ... Table 1. Product revisions Revision Notes r0p0 First release r1p0 First release r1p1 First ...",
      "FirstSentences" : "Product revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release r1p0 First release ..."
    }, {
      "title" : "PMEVCNTSR4, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR4, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR4, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965877,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965877,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMEVCNTSR4, PMU Event Counter Snapshot Register ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "XlEouX8kZsmW9VEy",
        "urihash" : "XlEouX8kZsmW9VEy",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083180000,
        "permanentid" : "0f596d85e0dd29bdf27e0b672a2ce6e706db89b34b43265f1ff4e3042bde",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb289031ea212bb662520b",
        "transactionid" : 965876,
        "title" : "PMEVCNTSR4, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083180000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083180178291967,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 581,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148744,
        "syssize" : 581,
        "sysdate" : 1663083180000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083180178291967,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR4, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/PMU-register-summary/PMEVCNTSR4--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR4, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR4, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    } ],
    "totalNumberOfChildResults" : 389,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "The CortexX3  core ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysurihash" : "oiqC74uzCVc8oXf",
      "urihash" : "oiqC74uzCVc8oXf",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
      "systransactionid" : 965876,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656432776000,
      "sysconcepts" : "u2011X3 cores ; u00AE ; Cortex ; DynamIQ ; u2122 ; cluster ; Arm ; high-performance ; Shared Unit ; configuration ; complete list ; detailed information ; low-power product ; architecture",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "u2011X3 cores ; u00AE ; Cortex ; DynamIQ ; u2122 ; cluster ; Arm ; high-performance ; Shared Unit ; configuration ; complete list ; detailed information ; low-power product ; architecture",
      "documenttype" : "html",
      "isattachment" : "5292754",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1663083180000,
      "permanentid" : "1f83ba655c681d29e30cb7b20596dff05f2ba54c7ed87cddf38a75b2611d",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb288b31ea212bb66250e1",
      "transactionid" : 965876,
      "title" : "The CortexX3  core ",
      "products" : [ "Cortex-X3" ],
      "date" : 1663083180000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083180251863415,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 1380,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083148603,
      "syssize" : 1380,
      "sysdate" : 1663083180000,
      "haslayout" : "1",
      "topparent" : "5292754",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292754,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "document_revision" : "0101-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083180000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101593/0101/The-Cortex-X3--core?lang=en",
      "modified" : 1663083143000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083180251863415,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
      "syscollection" : "default"
    },
    "Title" : "The CortexX3 core",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
    "ClickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core",
    "Excerpt" : "The Cortex\\u00AE\\u2011X3 core The Cortex\\u00AE\\u2011X3 core is a high-performance and low- ... The Arm\\u00AEv9.0-A architecture extends the architecture defined in the Armv8-A ... Figure 1.",
    "FirstSentences" : "The Cortex\\u00AE\\u2011X3 core The Cortex\\u00AE\\u2011X3 core is a high-performance and low-power product that implements the Arm\\u00AEv9.0-A architecture. The Arm\\u00AEv9.0-A architecture extends ..."
  }, {
    "title" : "SPI operation for multichip operation",
    "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
    "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
    "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/SPIs/SPI-operation-for-multichip-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
    "excerpt" : "SPI operation for multichip operation When the Routing table is set up, SPIs can be programmed through ... SPIs can be routed to remote chips by programming the relevant GICD_IROUTERn register ...",
    "firstSentences" : "SPI operation for multichip operation When the Routing table is set up, SPIs can be programmed through any connected chip, and accesses to update stored values are routed over the cross-chip ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "GICD_CFGID, Configuration ID Register",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
      "excerpt" : "AFF3 Returns the Affinity3 bits [43:40] AFF2 Returns the Affinity2 bits [39:36] AFF1 Returns ... [7:4] CNUM Chip number [3:1] - Reserved, returns zero [0] SO Socket online status: 0 chip ...",
      "firstSentences" : "GICD_CFGID, Configuration ID Register This register contains information that enables test software to determine if the GIC-700 system is compatible. Configurations This register is available in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GICD_CFGID, Configuration ID Register ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "s882CVvXF41oOee",
        "urihash" : "s882CVvXF41oOee",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "configurations ; addressing ; GIC ; registers ; GICD ; Secure ; See Distributor ; chips ; Local cross-chip ; Redistributor collapse ; Usage constraints ; Affinity3",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "configurations ; addressing ; GIC ; registers ; GICD ; Secure ; See Distributor ; chips ; Local cross-chip ; Redistributor collapse ; Usage constraints ; Affinity3",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862640000,
        "permanentid" : "587eeb256ac993496f1a1d1c06f51918b3e82b70cb5b99be39fc10dafb44",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ef31ea212bb66232e2",
        "transactionid" : 900915,
        "title" : "GICD_CFGID, Configuration ID Register ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862640000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862640965671694,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 2331,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617854,
        "syssize" : 2331,
        "sysdate" : 1654862640000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 190,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862640965671694,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
        "syscollection" : "default"
      },
      "Title" : "GICD_CFGID, Configuration ID Register",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CFGID--Configuration-ID-Register",
      "Excerpt" : "AFF3 Returns the Affinity3 bits [43:40] AFF2 Returns the Affinity2 bits [39:36] AFF1 Returns ... [7:4] CNUM Chip number [3:1] - Reserved, returns zero [0] SO Socket online status: 0 chip ...",
      "FirstSentences" : "GICD_CFGID, Configuration ID Register This register contains information that enables test software to determine if the GIC-700 system is compatible. Configurations This register is available in ..."
    }, {
      "title" : "GICD_CHIPR<n>, Chip Registers",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
      "excerpt" : "GICD_CHIPR<n>, Chip Registers Each register controls the configuration of the chip in a multichip system ... This register exists on each chip in a multichip configuration and is identified by ...",
      "firstSentences" : "GICD_CHIPR<n>, Chip Registers Each register controls the configuration of the chip in a multichip system. This register exists on each chip in a multichip configuration and is identified by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GICD_CHIPR<n>, Chip Registers ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "yuMbmZu7xVTnBZw8",
        "urihash" : "yuMbmZu7xVTnBZw8",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "registers ; multichip configurations ; chip ; GICD ; CHIPR ; SPI ; addr ; routing messages ; Usage constraints ; address offset ; See Distributor ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "registers ; multichip configurations ; chip ; GICD ; CHIPR ; SPI ; addr ; routing messages ; Usage constraints ; address offset ; See Distributor ; assignments",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862640000,
        "permanentid" : "51f2af9da0b5013c00febf33a1f15ed24c0708064b37139db61806d13e98",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ef31ea212bb66232d7",
        "transactionid" : 900915,
        "title" : "GICD_CHIPR<n>, Chip Registers ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862640000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862640912799772,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 1284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617854,
        "syssize" : 1284,
        "sysdate" : 1654862640000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862640912799772,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
        "syscollection" : "default"
      },
      "Title" : "GICD_CHIPR<n>, Chip Registers",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICD-GICDA--summary/GICD-CHIPR-n---Chip-Registers",
      "Excerpt" : "GICD_CHIPR<n>, Chip Registers Each register controls the configuration of the chip in a multichip system ... This register exists on each chip in a multichip configuration and is identified by ...",
      "FirstSentences" : "GICD_CHIPR<n>, Chip Registers Each register controls the configuration of the chip in a multichip system. This register exists on each chip in a multichip configuration and is identified by the ..."
    }, {
      "title" : "Distributor registers (GICM) for message-based SPIs summary",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
      "excerpt" : "Distributor registers (GICM) for message-based SPIs summary The functions for the GIC-700 ... This page was previously known as the GICA page. ... The WO registers allow 16-bit accesses.",
      "firstSentences" : "Distributor registers (GICM) for message-based SPIs summary The functions for the GIC-700 message-based SPIs are controlled through the Distributor registers identified with the prefix GICM. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Distributor registers (GICM) for message-based SPIs summary ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "UN8qA4VjTQIdg2Y",
        "urihash" : "UN8qA4VjTQIdg2Y",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "registers ; GICM ; message-based SPIs ; SPI ; GIC ; architecture ; Peripheral ID ; RO ; rxpy identifier ; u00AE Generic ; base offset ; existence ; reference",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "registers ; GICM ; message-based SPIs ; SPI ; GIC ; architecture ; Peripheral ID ; RO ; rxpy identifier ; u00AE Generic ; base offset ; existence ; reference",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862640000,
        "permanentid" : "ce2c8b7500b424eeb0c841f0441caf4ea2a24ceb287dc2c24422cba7123a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ef31ea212bb66232e8",
        "transactionid" : 900915,
        "title" : "Distributor registers (GICM) for message-based SPIs summary ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862640000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862640866079238,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 2375,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617807,
        "syssize" : 2375,
        "sysdate" : 1654862640000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862640866079238,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
        "syscollection" : "default"
      },
      "Title" : "Distributor registers (GICM) for message-based SPIs summary",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Distributor-registers--GICM--for-message-based-SPIs-summary",
      "Excerpt" : "Distributor registers (GICM) for message-based SPIs summary The functions for the GIC-700 ... This page was previously known as the GICA page. ... The WO registers allow 16-bit accesses.",
      "FirstSentences" : "Distributor registers (GICM) for message-based SPIs summary The functions for the GIC-700 message-based SPIs are controlled through the Distributor registers identified with the prefix GICM. This ..."
    } ],
    "totalNumberOfChildResults" : 246,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SPI operation for multichip operation ",
      "document_number" : "101516",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277361",
      "sysurihash" : "IYGXbfIconDZWsk",
      "urihash" : "IYGXbfIconDZWsk",
      "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
      "systransactionid" : 900915,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1654819200000,
      "topparentid" : 5277361,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654862572000,
      "sysconcepts" : "GICD ; chips ; SPIs ; registers ; remote ; multichip ; pending ; serialization ; bresp signal ; behavior means ; inefficient ; ICACTIVERn ; ISACTIVERn ; Affinity3",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "attachmentparentid" : 5277361,
      "parentitem" : "62a332ec31ea212bb6623249",
      "concepts" : "GICD ; chips ; SPIs ; registers ; remote ; multichip ; pending ; serialization ; bresp signal ; behavior means ; inefficient ; ICACTIVERn ; ISACTIVERn ; Affinity3",
      "documenttype" : "html",
      "isattachment" : "5277361",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654862641000,
      "permanentid" : "ab7965b02fd63e332f202cdb70bda6563d88ddb7a6cdd2b9a41d18fcb031",
      "syslanguage" : [ "English" ],
      "itemid" : "62a332ee31ea212bb662329d",
      "transactionid" : 900915,
      "title" : "SPI operation for multichip operation ",
      "products" : [ "CoreLink GIC-700" ],
      "date" : 1654862641000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "System Controllers",
      "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
      "document_id" : "101516:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1654862641012198505,
      "sysisattachment" : "5277361",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277361,
      "size" : 1922,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/SPIs/SPI-operation-for-multichip-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654862617870,
      "syssize" : 1922,
      "sysdate" : 1654862641000,
      "haslayout" : "1",
      "topparent" : "5277361",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277361,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
      "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654862641000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/SPIs/SPI-operation-for-multichip-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101516/r2p1/Operation/SPIs/SPI-operation-for-multichip-operation?lang=en",
      "modified" : 1654862572000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654862641012198505,
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
      "syscollection" : "default"
    },
    "Title" : "SPI operation for multichip operation",
    "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
    "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Operation/SPIs/SPI-operation-for-multichip-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Operation/SPIs/SPI-operation-for-multichip-operation",
    "Excerpt" : "SPI operation for multichip operation When the Routing table is set up, SPIs can be programmed through ... SPIs can be routed to remote chips by programming the relevant GICD_IROUTERn register ...",
    "FirstSentences" : "SPI operation for multichip operation When the Routing table is set up, SPIs can be programmed through any connected chip, and accesses to update stored values are routed over the cross-chip ..."
  }, {
    "title" : "EDDEVID1, External Debug Device ID register 1",
    "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
    "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
    "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
    "excerpt" : "EDDEVID1, External Debug Device ID register 1 Provides extra information for external debuggers about ... Configurations If ARMv8.3-DoPD is implemented, this register is in the Core power ...",
    "firstSentences" : "EDDEVID1, External Debug Device ID register 1 Provides extra information for external debuggers about features of the debug implementation. Configurations If ARMv8.3-DoPD is implemented, this ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "5LqgHybbNddSTIq",
        "urihash" : "5LqgHybbNddSTIq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067881000,
        "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b194a2506b46a5c323cc",
        "transactionid" : 965801,
        "title" : "Arm  Neoverse N2  Core ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880994952748,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837213,
        "syssize" : 4961,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067881000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880994952748,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "PMDEVARCH, Performance Monitors Device Architecture register",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
      "excerpt" : "REVISION Defines the architecture revision. ... Bits [11:0] are the architecture part number, 0xA16. ... PMDEVARCH, Performance Monitors Device Architecture register ProcessorsApplication ...",
      "firstSentences" : "PMDEVARCH, Performance Monitors Device Architecture register Identifies the programmers' model architecture of the Performance Monitor component. Configurations If ARMv8.3-DoPD is implemented, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqgHybbNddSTIq",
          "urihash" : "5LqgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965801,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965801,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMDEVARCH, Performance Monitors Device Architecture register ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "GBmmTOrYIKviKXJB",
        "urihash" : "GBmmTOrYIKviKXJB",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "Armv8 ; power domain ; register ; DoPD ; Performance Monitors ; architectures ; PMU ; memory-mapped programmers ; Configurations",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "Armv8 ; power domain ; register ; DoPD ; Performance Monitors ; architectures ; PMU ; memory-mapped programmers ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067870000,
        "permanentid" : "ed1e5bbe0c09a8a69e33f1717eb0a8110b8bc40b3ca6285fe313aaf87ae1",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19da2506b46a5c3252d",
        "transactionid" : 965801,
        "title" : "PMDEVARCH, Performance Monitors Device Architecture register ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067870000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067870282876294,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1759,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836791,
        "syssize" : 1759,
        "sysdate" : 1663067870000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067870000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067870282876294,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
        "syscollection" : "default"
      },
      "Title" : "PMDEVARCH, Performance Monitors Device Architecture register",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVARCH--Performance-Monitors-Device-Architecture-register",
      "Excerpt" : "REVISION Defines the architecture revision. ... Bits [11:0] are the architecture part number, 0xA16. ... PMDEVARCH, Performance Monitors Device Architecture register ProcessorsApplication ...",
      "FirstSentences" : "PMDEVARCH, Performance Monitors Device Architecture register Identifies the programmers' model architecture of the Performance Monitor component. Configurations If ARMv8.3-DoPD is implemented, ..."
    }, {
      "title" : "PMDEVID, Performance Monitors Device ID register",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
      "excerpt" : "PMDEVID, Performance Monitors Device ID register Provides information about features of the Performance ... Configurations If ARMv8.3-DoPD is implemented, this register is in the Core power ...",
      "firstSentences" : "PMDEVID, Performance Monitors Device ID register Provides information about features of the Performance Monitors implementation. Configurations If ARMv8.3-DoPD is implemented, this register is in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqgHybbNddSTIq",
          "urihash" : "5LqgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965801,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965801,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMDEVID, Performance Monitors Device ID register ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "fnT4s8zI2AMf7ZQ1",
        "urihash" : "fnT4s8zI2AMf7ZQ1",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "power domain ; register ; Armv8 ; PCSample ; DoPD ; See individual ; Profiling Extension ; assignments ; ext-EDDEVID ; Configurations",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "power domain ; register ; Armv8 ; PCSample ; DoPD ; See individual ; Profiling Extension ; assignments ; ext-EDDEVID ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067870000,
        "permanentid" : "29e22a01c7ba2063a92410b7fb09408bc1ff729b3cd2fdc2426f84e54caf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19da2506b46a5c3252e",
        "transactionid" : 965801,
        "title" : "PMDEVID, Performance Monitors Device ID register ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067870000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067870242341168,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836791,
        "syssize" : 1147,
        "sysdate" : 1663067870000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067870000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067870242341168,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
        "syscollection" : "default"
      },
      "Title" : "PMDEVID, Performance Monitors Device ID register",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-performance-monitors-register-summary/PMDEVID--Performance-Monitors-Device-ID-register",
      "Excerpt" : "PMDEVID, Performance Monitors Device ID register Provides information about features of the Performance ... Configurations If ARMv8.3-DoPD is implemented, this register is in the Core power ...",
      "FirstSentences" : "PMDEVID, Performance Monitors Device ID register Provides information about features of the Performance Monitors implementation. Configurations If ARMv8.3-DoPD is implemented, this register is in ..."
    }, {
      "title" : "TRCCIDR0, Component Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
      "excerpt" : "TRCCIDR0, Component Identification Register 0 Provides discovery information about the component. For additional information see the CoreSight Architecture Specification.",
      "firstSentences" : "TRCCIDR0, Component Identification Register 0 Provides discovery information about the component. For additional information see the CoreSight Architecture Specification. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqgHybbNddSTIq",
          "urihash" : "5LqgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965801,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965801,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCCIDR0, Component Identification Register 0 ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "zlg0ufZ6t9idTl1",
        "urihash" : "zlg0ufZ6t9idTl1",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
        "systransactionid" : 965801,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "register ; configurations ; See individual ; Component ETE ; Reset",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "register ; configurations ; See individual ; Component ETE ; Reset",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067870000,
        "permanentid" : "b8b09b0bfa0d2c005b78264a017eab2583f1047c9e56a113065dd5fdd4fa",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19ea2506b46a5c32586",
        "transactionid" : 965801,
        "title" : "TRCCIDR0, Component Identification Register 0 ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067870000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067870204044473,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 659,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836791,
        "syssize" : 659,
        "sysdate" : 1663067870000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067870000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067870204044473,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDR0, Component Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-trace-register-summary/TRCCIDR0--Component-Identification-Register-0",
      "Excerpt" : "TRCCIDR0, Component Identification Register 0 Provides discovery information about the component. For additional information see the CoreSight Architecture Specification.",
      "FirstSentences" : "TRCCIDR0, Component Identification Register 0 Provides discovery information about the component. For additional information see the CoreSight Architecture Specification. Configurations This ..."
    } ],
    "totalNumberOfChildResults" : 397,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "EDDEVID1, External Debug Device ID register 1 ",
      "document_number" : "102099",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4890481",
      "sysurihash" : "n3qJohiKEa0atPz3",
      "urihash" : "n3qJohiKEa0atPz3",
      "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
      "systransactionid" : 965801,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4890481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639494036000,
      "sysconcepts" : "power domain ; register ; eddevid1 ; Reset ; DoPD ; ARMv8 ; See individual ; extra information ; reads of ext-EDPCSR ; assignments ; Configurations",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 4890481,
      "parentitem" : "61b8b194a2506b46a5c323cc",
      "concepts" : "power domain ; register ; eddevid1 ; Reset ; DoPD ; ARMv8 ; See individual ; extra information ; reads of ext-EDPCSR ; assignments ; Configurations",
      "documenttype" : "html",
      "isattachment" : "4890481",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663067870000,
      "permanentid" : "215e83b421de6e059fb0723d9d8da20e2a496f3c0ef5b98930738aebaa9b",
      "syslanguage" : [ "English" ],
      "itemid" : "61b8b19da2506b46a5c32542",
      "transactionid" : 965801,
      "title" : "EDDEVID1, External Debug Device ID register 1 ",
      "products" : [ "Neoverse N2" ],
      "date" : 1663067870000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102099:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663067870322752225,
      "sysisattachment" : "4890481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4890481,
      "size" : 787,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663067836838,
      "syssize" : 787,
      "sysdate" : 1663067870000,
      "haslayout" : "1",
      "topparent" : "4890481",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4890481,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 72,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663067870000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102099/0001/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1?lang=en",
      "modified" : 1663067831000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663067870322752225,
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
      "syscollection" : "default"
    },
    "Title" : "EDDEVID1, External Debug Device ID register 1",
    "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
    "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID1--External-Debug-Device-ID-register-1",
    "Excerpt" : "EDDEVID1, External Debug Device ID register 1 Provides extra information for external debuggers about ... Configurations If ARMv8.3-DoPD is implemented, this register is in the Core power ...",
    "FirstSentences" : "EDDEVID1, External Debug Device ID register 1 Provides extra information for external debuggers about features of the debug implementation. Configurations If ARMv8.3-DoPD is implemented, this ..."
  }, {
    "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "excerpt" : "Date ... All rights reserved. ... Use of the word partner in reference to Arms customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "Arm CoreLink DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Condential Copyright  20212022 Arm Limited (or its aliates). All rights reserved. Issue 02 102482_0000_02_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "to0OUnhA0gcrgPiF",
        "urihash" : "to0OUnhA0gcrgPiF",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720834000,
        "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e49965f7d118e3f6171",
        "transactionid" : 861325,
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720834828964477,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 4506,
        "sysdate" : 1648720834000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720834828964477,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
    },
    "childResults" : [ {
      "title" : "DMAC interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "firstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMAC interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "cyd6OcJLjrkeeqew",
        "urihash" : "cyd6OcJLjrkeeqew",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "8366fd04c12aeb78df9018f74b04f74d0f47e29afe6c0ad0118f309eebe9",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6182",
        "transactionid" : 861325,
        "title" : "DMAC interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835509183332,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 2527,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 2527,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835509183332,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "syscollection" : "default"
      },
      "Title" : "DMAC interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "Excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "FirstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ..."
    }, {
      "title" : "AXI5 manager interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "firstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI5 manager interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "L8tZ91X9URqMDY",
        "urihash" : "L8tZ91X9URqMDY",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "ce82f394e50393f8284f9157b873dc4095c86ce7fd29be3f34b6edbacb83",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6188",
        "transactionid" : 861325,
        "title" : "AXI5 manager interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835265416904,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 3315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 3315,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835265416904,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AXI5 manager interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "Excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "FirstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ..."
    }, {
      "title" : "APB subordinate interface",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "firstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB subordinate interface ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "3e2ZQSSlh3d0BLz",
        "urihash" : "3e2ZQSSlh3d0BLz",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "9c1293fd946455c2e8c285c76697c9e2a81ea02f33efa39d52ff0319c821",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6184",
        "transactionid" : 861325,
        "title" : "APB subordinate interface ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835266939514,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 1486,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 1486,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835266939514,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "syscollection" : "default"
      },
      "Title" : "APB subordinate interface",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "Excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "FirstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "document_number" : "102482",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5049562",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "7VWivHnaGcYd4gpd",
      "urihash" : "7VWivHnaGcYd4gpd",
      "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "keywords" : "c5e69d8, hardware, dma controller, dmac, dma-350",
      "systransactionid" : 861325,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642118400000,
      "topparentid" : 5049562,
      "numberofpages" : 187,
      "sysconcepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
      "attachmentparentid" : 5049562,
      "parentitem" : "62027e49965f7d118e3f6171",
      "concepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "documenttype" : "pdf",
      "isattachment" : "5049562",
      "sysindexeddate" : 1648720838000,
      "permanentid" : "b8df1cf63ddb7434adecd93c5642403437b3b108dd7b58060ee9c970bbc7",
      "syslanguage" : [ "English" ],
      "itemid" : "62027e4d965f7d118e3f624d",
      "transactionid" : 861325,
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "subject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "date" : 1648720838000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102482:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648720838016072069,
      "sysisattachment" : "5049562",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5049562,
      "size" : 1544177,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720829467,
      "syssubject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "syssize" : 1544177,
      "sysdate" : 1648720838000,
      "topparent" : "5049562",
      "author" : "Arm Ltd.",
      "label_version" : "0000",
      "systopparentid" : 5049562,
      "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "wordcount" : 2783,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720838000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720838016072069,
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "Excerpt" : "Date ... All rights reserved. ... Use of the word partner in reference to Arms customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "Arm CoreLink DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Condential Copyright  20212022 Arm Limited (or its aliates). All rights reserved. Issue 02 102482_0000_02_en Arm ..."
  }, {
    "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "firstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mMJQ",
        "urihash" : "ewxpnWYUov7mMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mMJQ",
        "urihash" : "ewxpnWYUov7mMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    }, {
      "title" : "Debug OS Lock",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "firstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mMJQ",
          "urihash" : "ewxpnWYUov7mMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug OS Lock ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "8rTBLde1ZscBIwh",
        "urihash" : "8rTBLde1ZscBIwh",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "register accesses ; Lock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "register accesses ; Lock",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "890f37995f55c26bb051f6aa053a56f632ba6105f401b312e0545ebfe327",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13ee60",
        "transactionid" : 869225,
        "title" : "Debug OS Lock ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519067523005,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498071,
        "syssize" : 290,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519067523005,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "syscollection" : "default"
      },
      "Title" : "Debug OS Lock",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "Excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "FirstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ..."
    }, {
      "title" : "TRCDEVAFF0, Device Affinity Register 0",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "firstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mMJQ",
          "urihash" : "ewxpnWYUov7mMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "Wj0nsicci8Fi4HK",
        "urihash" : "Wj0nsicci8Fi4HK",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "3eeb7e76738adc133bab74bf9decee99cd4eaac32f7f1321167cc26db5d9",
        "syslanguage" : [ "English" ],
        "itemid" : "625030becaabfd7b3c13ef53",
        "transactionid" : 869225,
        "title" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519059594995,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497993,
        "syssize" : 464,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519059594995,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCDEVAFF0, Device Affinity Register 0",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "Excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "FirstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ..."
    } ],
    "totalNumberOfChildResults" : 422,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "document_number" : "101392",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5230942",
      "sysurihash" : "leILTHOhaut1DXI",
      "urihash" : "leILTHOhaut1DXI",
      "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "systransactionid" : 869225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648684800000,
      "topparentid" : 5230942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422516000,
      "sysconcepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 5230942,
      "parentitem" : "625030b4caabfd7b3c13ed3a",
      "concepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "documenttype" : "html",
      "isattachment" : "5230942",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649853519000,
      "permanentid" : "c232e9bb6daf687db1168a502007a424b72abbb35d26b92b77a7b9ae5d2c",
      "syslanguage" : [ "English" ],
      "itemid" : "625030becaabfd7b3c13ef90",
      "transactionid" : 869225,
      "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649853519000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101392:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649853519128825279,
      "sysisattachment" : "5230942",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230942,
      "size" : 294,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649853498087,
      "syssize" : 294,
      "sysdate" : 1649853519000,
      "haslayout" : "1",
      "topparent" : "5230942",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230942,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649853519000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "modified" : 1649853485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649853519128825279,
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "Excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "FirstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ..."
  }, {
    "title" : "Product Revisions",
    "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "firstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "e81kGafqy7jAkxLs",
        "urihash" : "e81kGafqy7jAkxLs",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149640000,
        "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9a4",
        "transactionid" : 864276,
        "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149639979994808,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 4969,
        "sysdate" : 1649149639000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149639979994808,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "XPay6dOEh5J8sSkN",
        "urihash" : "XPay6dOEh5J8sSkN",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "undefined exception ; cryptographic instruction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "undefined exception ; cryptographic instruction",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149696000,
        "permanentid" : "3c8ad7142a656aaa54da2252c6a79187224ce18e52ed98ae1721bb38b967",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ad",
        "transactionid" : 864277,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149696048627672,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 514,
        "sysdate" : 1649149696000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149696048627672,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "dWs7JvfU2UOp3KP",
        "urihash" : "dWs7JvfU2UOp3KP",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149693000,
        "permanentid" : "1253d17520d9a718b3189a38b1267b9c7e494a59eb700697d26b3d1dafb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9b1",
        "transactionid" : 864277,
        "title" : "Document revisions ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149693224776280,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 125,
        "sysdate" : 1649149693000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Document-revisions?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149693224776280,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2"
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "Wu9xC3zB8zgibEZW",
        "urihash" : "Wu9xC3zB8zgibEZW",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149689000,
        "permanentid" : "832c1506c810d801b4547941b9da03bc92ec823bf3b2328140481ac6d9cf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ae",
        "transactionid" : 864277,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149689000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149689431719565,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 614,
        "sysdate" : 1649149689000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149689000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149689431719565,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product Revisions ",
      "document_number" : "102101",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5045246",
      "sysurihash" : "Bq7ioPVfc6rb5wb4",
      "urihash" : "Bq7ioPVfc6rb5wb4",
      "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639483766000,
      "sysconcepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5045246,
      "parentitem" : "61b88976503be65e4e3ae9a4",
      "concepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5045246",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149696000,
      "permanentid" : "69325f04df9d1f35543caaedbcaaa2ed72a1bbf3511c442f6bca4497ee3f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b88976503be65e4e3ae9ac",
      "transactionid" : 864277,
      "title" : "Product Revisions ",
      "products" : [ "Neoverse N2" ],
      "date" : 1649149696000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149696075518076,
      "sysisattachment" : "5045246",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045246,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149583580,
      "syssize" : 341,
      "sysdate" : 1649149696000,
      "haslayout" : "1",
      "topparent" : "5045246",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045246,
      "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149696000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "modified" : 1645008999000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149696075518076,
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "syscollection" : "default"
    },
    "Title" : "Product Revisions",
    "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "Excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "FirstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Condential Page 2 of 463 ... Arm CoreSight System-on-Chip SoC-600M Technical ... Issue: 00",
    "firstSentences" : "Arm CoreSight System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Condential Copyright  20192020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 00 101883_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "r1p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5318043",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "zjTU7GxaVm6HnVkk",
      "urihash" : "zjTU7GxaVm6HnVkk",
      "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "systransactionid" : 932251,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659484800000,
      "topparentid" : 5318043,
      "numberofpages" : 463,
      "sysconcepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5318043,
      "parentitem" : "62ea3e5d7f3fe649b20b3f20",
      "concepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5318043",
      "sysindexeddate" : 1659519552000,
      "permanentid" : "c1d34fcd98b550e28434a3e98b421e79e5e8c24da97c55b8f9823e32bfe3",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea3e5d7f3fe649b20b3f22",
      "transactionid" : 932251,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "date" : 1659519551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:r1p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659519551442767997,
      "sysisattachment" : "5318043",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5318043,
      "size" : 3362074,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659519522550,
      "syssubject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "syssize" : 3362074,
      "sysdate" : 1659519551000,
      "topparent" : "5318043",
      "author" : "Arm Ltd.",
      "label_version" : "r1p1",
      "systopparentid" : 5318043,
      "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
      "wordcount" : 3515,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659519552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659519551442767997,
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "Excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Condential Page 2 of 463 ... Arm CoreSight System-on-Chip SoC-600M Technical ... Issue: 00",
    "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Condential Copyright  20192020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 00 101883_ ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Condentiality ... Non-Condential",
    "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Condential Copyright  20172020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 00 100806_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "document_number" : "10086",
      "document_version" : "0402",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277354",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZcZ2bMObWCcMj4",
      "urihash" : "ZcZ2bMObWCcMj4",
      "sysuri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "systransactionid" : 900161,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277354,
      "numberofpages" : 727,
      "sysconcepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5277354,
      "parentitem" : "62a1aad9b334256d9ea8b31d",
      "concepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "documenttype" : "pdf",
      "isattachment" : "5277354",
      "sysindexeddate" : 1654762317000,
      "permanentid" : "088ffbd5183e63968d7804da3f07ae5ee80768b98b4a1ebb39d9682d0258",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1aad9b334256d9ea8b31f",
      "transactionid" : 900161,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "subject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "date" : 1654762316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "10086:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654762316427255259,
      "sysisattachment" : "5277354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277354,
      "size" : 5194922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654762243812,
      "syssubject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "syssize" : 5194922,
      "sysdate" : 1654762316000,
      "topparent" : "5277354",
      "author" : "Arm Ltd.",
      "label_version" : "r4p2",
      "systopparentid" : 5277354,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4508,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654762317000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654762316427255259,
      "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "Uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "Excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Condentiality ... Non-Condential",
    "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Condential Copyright  20172020, 2022 Arm Limited (or its aliates). All rights reserved. Issue 00 100806_ ..."
  }, {
    "title" : "Attach to running programs",
    "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "excerpt" : "Attaching with Open MPI If you click the command, this automatically selects all the MPI ... When you click Attach to selected\\/listed processes, DDT uses remote-exec to attach a ... Figure 4.",
    "firstSentences" : "Attach to running programs You can attach to running processes on any machine you can access, whether they are from MPI or scalar jobs, even if they have different executables and source pathnames.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Forge User Guide",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Forge User Guide ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "1yDjmoK6YFEme6W",
        "urihash" : "1yDjmoK6YFEme6W",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "systransactionid" : 926564,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1659093510000,
        "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86331ea212bb662582f",
        "transactionid" : 926564,
        "title" : "Arm Forge User Guide ",
        "products" : [ "Arm Forge" ],
        "date" : 1659093510000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659093510620918443,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659093486912,
        "syssize" : 5156,
        "sysdate" : 1659093510000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659093510000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659093510620918443,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Forge User Guide",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
    },
    "childResults" : [ {
      "title" : "Browse source code",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "excerpt" : "This information is presented in a variety of ways, depending on the current focus setting: ... Figure 1. ... Figure 2. Source code viewer functions context-menu options Browse source code",
      "firstSentences" : "Browse source code Source code is automatically displayed when a process is stopped, when you select a process, or position in the stack changed. If the source file cannot be found you are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-3",
          "content_type" : "User Guide",
          "systopparent" : "5294858",
          "sysurihash" : "1yDjmoK6YFEme6W",
          "urihash" : "1yDjmoK6YFEme6W",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "systransactionid" : 926564,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656633600000,
          "topparentid" : 5294858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656678499000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1659093510000,
          "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
          "syslanguage" : [ "English" ],
          "itemid" : "62bee86331ea212bb662582f",
          "transactionid" : 926564,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1659093510000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-3:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659093510620918443,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659093486912,
          "syssize" : 5156,
          "sysdate" : 1659093510000,
          "haslayout" : "1",
          "topparent" : "5294858",
          "label_version" : "22.0.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294858,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2203-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659093510000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-3/?lang=en",
          "modified" : 1656678499000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659093510620918443,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Browse source code ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "St1gac9IVCcN0PxJ",
        "urihash" : "St1gac9IVCcN0PxJ",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
        "systransactionid" : 911113,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "source code ; stack ; gray ; execution ; automatically displayed ; breakpoint ; window ; MDA ; Cross-Process ; currently-executing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5294858,
        "parentitem" : "62bee86331ea212bb662582f",
        "concepts" : "source code ; stack ; gray ; execution ; automatically displayed ; breakpoint ; window ; MDA ; Cross-Process ; currently-executing",
        "documenttype" : "html",
        "isattachment" : "5294858",
        "sysindexeddate" : 1656678587000,
        "permanentid" : "640645e3e13ab1789f1f57bb3fdd5ff720cf16c49dedcc3578646a773156",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86731ea212bb6625883",
        "transactionid" : 911113,
        "title" : "Browse source code ",
        "products" : [ "Arm Forge" ],
        "date" : 1656678586000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656678586721431159,
        "sysisattachment" : "5294858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5294858,
        "size" : 2546,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656678573278,
        "syssize" : 2546,
        "sysdate" : 1656678586000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656678587000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656678586721431159,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
        "syscollection" : "default"
      },
      "Title" : "Browse source code",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Control-program-execution/Browse-source-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Control-program-execution/Browse-source-code",
      "Excerpt" : "This information is presented in a variety of ways, depending on the current focus setting: ... Figure 1. ... Figure 2. Source code viewer functions context-menu options Browse source code",
      "FirstSentences" : "Browse source code Source code is automatically displayed when a process is stopped, when you select a process, or position in the stack changed. If the source file cannot be found you are ..."
    }, {
      "title" : "Find Files or Functions",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "excerpt" : "Use Regular Expressions: When selected, your search can use Perl-style regular ... Regular Expression: When selected, the search term is interpreted as a regular ... Find Files or Functions",
      "firstSentences" : "Find Files or Functions The Find Files Or Functions dialog is displayed above the sources file list in the Project Files tree. You can type the name of a file, function, or other source code ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-3",
          "content_type" : "User Guide",
          "systopparent" : "5294858",
          "sysurihash" : "1yDjmoK6YFEme6W",
          "urihash" : "1yDjmoK6YFEme6W",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "systransactionid" : 926564,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656633600000,
          "topparentid" : 5294858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656678499000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1659093510000,
          "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
          "syslanguage" : [ "English" ],
          "itemid" : "62bee86331ea212bb662582f",
          "transactionid" : 926564,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1659093510000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-3:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659093510620918443,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659093486912,
          "syssize" : 5156,
          "sysdate" : 1659093510000,
          "haslayout" : "1",
          "topparent" : "5294858",
          "label_version" : "22.0.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294858,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2203-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659093510000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-3/?lang=en",
          "modified" : 1656678499000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659093510620918443,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Find Files or Functions ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "t3BfxggIVswBReWo",
        "urihash" : "t3BfxggIVswBReWo",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
        "systransactionid" : 911112,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "sources file ; tree ; regular expression ; search term ; fixed string ; glass icon ; Fortran modules ; HelloWorld ; occurrences ; Double-click",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5294858,
        "parentitem" : "62bee86331ea212bb662582f",
        "concepts" : "sources file ; tree ; regular expression ; search term ; fixed string ; glass icon ; Fortran modules ; HelloWorld ; occurrences ; Double-click",
        "documenttype" : "html",
        "isattachment" : "5294858",
        "sysindexeddate" : 1656678586000,
        "permanentid" : "0fc03d82342a4014cf8eb7c445af6377102cbd2295455625f7b783c79b45",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86731ea212bb662586b",
        "transactionid" : 911112,
        "title" : "Find Files or Functions ",
        "products" : [ "Arm Forge" ],
        "date" : 1656678586000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656678586279122705,
        "sysisattachment" : "5294858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5294858,
        "size" : 1993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656678573215,
        "syssize" : 1993,
        "sysdate" : 1656678586000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656678586000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656678586279122705,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
        "syscollection" : "default"
      },
      "Title" : "Find Files or Functions",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Source-code/Find-Files-or-Functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Source-code/Find-Files-or-Functions",
      "Excerpt" : "Use Regular Expressions: When selected, your search can use Perl-style regular ... Regular Expression: When selected, the search term is interpreted as a regular ... Find Files or Functions",
      "FirstSentences" : "Find Files or Functions The Find Files Or Functions dialog is displayed above the sources file list in the Project Files tree. You can type the name of a file, function, or other source code ..."
    }, {
      "title" : "Memory debugging options",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "excerpt" : "Only enable for these processes. ... To link with the memory debugging library, you must add the appropriate flags from the ... This is more reliable than using the -l argument of a compiler.",
      "firstSentences" : "Memory debugging options Manual configuration is often unnecessary, but it can be used to adjust the memory checks and protection, or to alter the information which is gathered. The current ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-3",
          "content_type" : "User Guide",
          "systopparent" : "5294858",
          "sysurihash" : "1yDjmoK6YFEme6W",
          "urihash" : "1yDjmoK6YFEme6W",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "systransactionid" : 926564,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656633600000,
          "topparentid" : 5294858,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656678499000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1659093510000,
          "permanentid" : "cacf7723b3e3b4bb2648861049728134f3ca8a97b52c950668b585eb2b15",
          "syslanguage" : [ "English" ],
          "itemid" : "62bee86331ea212bb662582f",
          "transactionid" : 926564,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1659093510000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-3:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659093510620918443,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659093486912,
          "syssize" : 5156,
          "sysdate" : 1659093510000,
          "haslayout" : "1",
          "topparent" : "5294858",
          "label_version" : "22.0.3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294858,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2203-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659093510000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-3/?lang=en",
          "modified" : 1656678499000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659093510620918443,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.3 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory debugging options ",
        "document_number" : "101136",
        "document_version" : "22-0-3",
        "content_type" : "User Guide",
        "systopparent" : "5294858",
        "sysurihash" : "l4c10aGsvugpjqwp",
        "urihash" : "l4c10aGsvugpjqwp",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
        "systransactionid" : 911112,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656633600000,
        "topparentid" : 5294858,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656678499000,
        "sysconcepts" : "memory debugging ; settings ; checks ; run ; checkbox ; protection ; pointers ; heap ; stack backtraces ; Static linking ; allow-multiple-definition ; See Writing ; breakpoint ; libdmallocthcxx",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5294858,
        "parentitem" : "62bee86331ea212bb662582f",
        "concepts" : "memory debugging ; settings ; checks ; run ; checkbox ; protection ; pointers ; heap ; stack backtraces ; Static linking ; allow-multiple-definition ; See Writing ; breakpoint ; libdmallocthcxx",
        "documenttype" : "html",
        "isattachment" : "5294858",
        "sysindexeddate" : 1656678586000,
        "permanentid" : "ffce0bfd9c4f0044b7186582ff664aa29d396cc1f74642388a64642fc771",
        "syslanguage" : [ "English" ],
        "itemid" : "62bee86731ea212bb66258ae",
        "transactionid" : 911112,
        "title" : "Memory debugging options ",
        "products" : [ "Arm Forge" ],
        "date" : 1656678586000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-3:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656678586097073392,
        "sysisattachment" : "5294858",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5294858,
        "size" : 7273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656678573235,
        "syssize" : 7273,
        "sysdate" : 1656678586000,
        "haslayout" : "1",
        "topparent" : "5294858",
        "label_version" : "22.0.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294858,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 410,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2203-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656678586000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
        "modified" : 1656678499000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656678586097073392,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
        "syscollection" : "default"
      },
      "Title" : "Memory debugging options",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Memory-debugging/Memory-debugging-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Memory-debugging/Memory-debugging-options",
      "Excerpt" : "Only enable for these processes. ... To link with the memory debugging library, you must add the appropriate flags from the ... This is more reliable than using the -l argument of a compiler.",
      "FirstSentences" : "Memory debugging options Manual configuration is often unnecessary, but it can be used to adjust the memory checks and protection, or to alter the information which is gathered. The current ..."
    } ],
    "totalNumberOfChildResults" : 22,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Attach to running programs ",
      "document_number" : "101136",
      "document_version" : "22-0-3",
      "content_type" : "User Guide",
      "systopparent" : "5294858",
      "sysurihash" : "cBldHE5V3XWOv2m",
      "urihash" : "cBldHE5V3XWOv2m",
      "sysuri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
      "systransactionid" : 911113,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656633600000,
      "topparentid" : 5294858,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656678499000,
      "sysconcepts" : "MPI ; Automatically-detected jobs ; manually select ; executables ; remote hosts ; ranks ; command-line ; attaching ; remote-exec ; hostnames ; Arm Forge ; localhost ; Preferences",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
      "attachmentparentid" : 5294858,
      "parentitem" : "62bee86331ea212bb662582f",
      "concepts" : "MPI ; Automatically-detected jobs ; manually select ; executables ; remote hosts ; ranks ; command-line ; attaching ; remote-exec ; hostnames ; Arm Forge ; localhost ; Preferences",
      "documenttype" : "html",
      "isattachment" : "5294858",
      "sysindexeddate" : 1656678587000,
      "permanentid" : "f73bd4255fae2ff4760e4ac37a356d9de0e32c577ba3744c9f4099a569cd",
      "syslanguage" : [ "English" ],
      "itemid" : "62bee86631ea212bb6625859",
      "transactionid" : 911113,
      "title" : "Attach to running programs ",
      "products" : [ "Arm Forge" ],
      "date" : 1656678587000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "HPC Software",
      "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
      "document_id" : "101136:22-0-3:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656678587184496102,
      "sysisattachment" : "5294858",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5294858,
      "size" : 5909,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656678573264,
      "syssize" : 5909,
      "sysdate" : 1656678587000,
      "haslayout" : "1",
      "topparent" : "5294858",
      "label_version" : "22.0.3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5294858,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This document describes how to install and use Arm  Forge.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
      "document_revision" : "2203-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656678587000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
      "modified" : 1656678499000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656678587184496102,
      "uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
      "syscollection" : "default"
    },
    "Title" : "Attach to running programs",
    "Uri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-3/DDT/Get-started-with-DDT/Attach-to-running-programs?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-3/en/DDT/Get-started-with-DDT/Attach-to-running-programs",
    "Excerpt" : "Attaching with Open MPI If you click the command, this automatically selects all the MPI ... When you click Attach to selected\\/listed processes, DDT uses remote-exec to attach a ... Figure 4.",
    "FirstSentences" : "Attach to running programs You can attach to running processes on any machine you can access, whether they are from MPI or scalar jobs, even if they have different executables and source pathnames."
  }, {
    "title" : "Conventions",
    "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "clickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "excerpt" : "Signal names. ... <and> Encloses replaceable terms for assembler syntax where they appear in code or code ... Conventions Mali Offline CompilerSoftware Development ToolsArm Mobile StudioShader ...",
    "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali Offline Compiler User Guide",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
      "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali Offline Compiler User Guide ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "fwXFFMz5F4Apyqip",
        "urihash" : "fwXFFMz5F4Apyqip",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
        "systransactionid" : 904105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655464673000,
        "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
        "syslanguage" : [ "English" ],
        "itemid" : "627cf3f9c20acc56309817d2",
        "transactionid" : 904105,
        "title" : "Arm Mali Offline Compiler User Guide ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1655464673000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655464673350852566,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4785,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655464594275,
        "syssize" : 4785,
        "sysdate" : 1655464673000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655464673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/?lang=en",
        "modified" : 1652455367000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655464673350852566,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Offline Compiler User Guide",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
      "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
    },
    "childResults" : [ {
      "title" : "Other information",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "excerpt" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary.",
      "firstSentences" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary. Other information Mali Offline ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali Offline Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali Offline Compiler User Guide ",
          "document_number" : "101863",
          "document_version" : "0705",
          "content_type" : "User Guide",
          "systopparent" : "5252116",
          "sysurihash" : "fwXFFMz5F4Apyqip",
          "urihash" : "fwXFFMz5F4Apyqip",
          "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
          "systransactionid" : 904105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 5252116,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1652356089000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655464673000,
          "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
          "syslanguage" : [ "English" ],
          "itemid" : "627cf3f9c20acc56309817d2",
          "transactionid" : 904105,
          "title" : "Arm Mali Offline Compiler User Guide ",
          "products" : [ "Mali Offline Compiler" ],
          "date" : 1655464673000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
          "document_id" : "101863:0705:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655464673350852566,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4785,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655464594275,
          "syssize" : 4785,
          "sysdate" : 1655464673000,
          "haslayout" : "1",
          "topparent" : "5252116",
          "label_version" : "7.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5252116,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "document_revision" : "0705-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655464673000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101863/0705/?lang=en",
          "modified" : 1652455367000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1655464673350852566,
          "uri" : "https://developer.arm.com/documentation/101863/0705/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali Offline Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other information ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "9yVsLo2Nppnyw5o",
        "urihash" : "9yVsLo2Nppnyw5o",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
        "systransactionid" : 886211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "sysconcepts" : "Arm ; u00AE Documentation",
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "attachmentparentid" : 5252116,
        "parentitem" : "627cf3f9c20acc56309817d2",
        "concepts" : "Arm ; u00AE Documentation",
        "documenttype" : "html",
        "isattachment" : "5252116",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652356126000,
        "permanentid" : "ebe903effd7c84910e9269a53eca952bc237b0cf2bbfdf740b7a84b43f19",
        "syslanguage" : [ "English" ],
        "itemid" : "627cf3fac20acc56309817d6",
        "transactionid" : 886211,
        "navigationhierarchiesproducttype" : "Profilers",
        "title" : "Other information ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1652356125000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan", "Debugging" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652356125787622092,
        "sysisattachment" : "5252116",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5252116,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652356099425,
        "syssize" : 301,
        "sysdate" : 1652356125000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652356126000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/Introduction/Other-information?lang=en",
        "modified" : 1652356089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652356125787622092,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
        "syscollection" : "default"
      },
      "Title" : "Other information",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Other-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Other-information",
      "Excerpt" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary.",
      "FirstSentences" : "Other information See the Arm website for other relevant information. Arm\\u00AE Developer. Arm\\u00AE Documentation. Technical Support. Arm\\u00AE Glossary. Other information Mali Offline ..."
    }, {
      "title" : "Using Mali Offline Compiler",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "excerpt" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, ... If compilation is successful, analyze the output performance report.",
      "firstSentences" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, invoke malioc with different command-line options. If compilation is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali Offline Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali Offline Compiler User Guide ",
          "document_number" : "101863",
          "document_version" : "0705",
          "content_type" : "User Guide",
          "systopparent" : "5252116",
          "sysurihash" : "fwXFFMz5F4Apyqip",
          "urihash" : "fwXFFMz5F4Apyqip",
          "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
          "systransactionid" : 904105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 5252116,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1652356089000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655464673000,
          "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
          "syslanguage" : [ "English" ],
          "itemid" : "627cf3f9c20acc56309817d2",
          "transactionid" : 904105,
          "title" : "Arm Mali Offline Compiler User Guide ",
          "products" : [ "Mali Offline Compiler" ],
          "date" : 1655464673000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
          "document_id" : "101863:0705:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655464673350852566,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4785,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655464594275,
          "syssize" : 4785,
          "sysdate" : 1655464673000,
          "haslayout" : "1",
          "topparent" : "5252116",
          "label_version" : "7.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5252116,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "document_revision" : "0705-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655464673000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101863/0705/?lang=en",
          "modified" : 1652455367000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1655464673350852566,
          "uri" : "https://developer.arm.com/documentation/101863/0705/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali Offline Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using Mali Offline Compiler ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "NkBDnOFCsDhWiccx",
        "urihash" : "NkBDnOFCsDhWiccx",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
        "systransactionid" : 886819,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "sysconcepts" : "compilation ; performance report ; command-line options ; malioc ; shader ; GPU",
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "attachmentparentid" : 5252116,
        "parentitem" : "627cf3f9c20acc56309817d2",
        "concepts" : "compilation ; performance report ; command-line options ; malioc ; shader ; GPU",
        "documenttype" : "html",
        "isattachment" : "5252116",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652455399000,
        "permanentid" : "f2ae7655ea2a2780ec81e583f3f7af780ba56838a24b7c443d62bba8586a",
        "syslanguage" : [ "English" ],
        "itemid" : "627cf3fac20acc56309817db",
        "transactionid" : 886819,
        "title" : "Using Mali Offline Compiler ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1652455399000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652455399947944689,
        "sysisattachment" : "5252116",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5252116,
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652455374369,
        "syssize" : 396,
        "sysdate" : 1652455399000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652455399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/Using-Mali-Offline-Compiler?lang=en",
        "modified" : 1652455367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652455399947944689,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
        "syscollection" : "default"
      },
      "Title" : "Using Mali Offline Compiler",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Using-Mali-Offline-Compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Using-Mali-Offline-Compiler",
      "Excerpt" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, ... If compilation is successful, analyze the output performance report.",
      "FirstSentences" : "Using Mali Offline Compiler To query the capabilities of the compiler, or of a specific GPU, and to compile the shader, invoke malioc with different command-line options. If compilation is ..."
    }, {
      "title" : "GPU support",
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "printableUri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "clickUri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "excerpt" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall ... OpenCL) Mali-G72 (OpenGL ES, Vulkan, OpenCL) Mali-G71 (OpenGL ES, Vulkan, OpenCL) Mali- ...",
      "firstSentences" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall architecture Mali-G710 (OpenGL ES, Vulkan, OpenCL) Mali-G610 (OpenGL ES, Vulkan, OpenCL) Mali- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mali Offline Compiler User Guide",
        "uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "printableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "clickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mali Offline Compiler User Guide ",
          "document_number" : "101863",
          "document_version" : "0705",
          "content_type" : "User Guide",
          "systopparent" : "5252116",
          "sysurihash" : "fwXFFMz5F4Apyqip",
          "urihash" : "fwXFFMz5F4Apyqip",
          "sysuri" : "https://developer.arm.com/documentation/101863/0705/en",
          "systransactionid" : 904105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 5252116,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1652356089000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655464673000,
          "permanentid" : "f649bba1fe24974d3b1ae3e9e6175e4bff3b8f0c2b4a955923aae7d68ad6",
          "syslanguage" : [ "English" ],
          "itemid" : "627cf3f9c20acc56309817d2",
          "transactionid" : 904105,
          "title" : "Arm Mali Offline Compiler User Guide ",
          "products" : [ "Mali Offline Compiler" ],
          "date" : 1655464673000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
          "document_id" : "101863:0705:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655464673350852566,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4785,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655464594275,
          "syssize" : 4785,
          "sysdate" : 1655464673000,
          "haslayout" : "1",
          "topparent" : "5252116",
          "label_version" : "7.5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5252116,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
          "document_revision" : "0705-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655464673000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101863/0705/?lang=en",
          "modified" : 1652455367000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1655464673350852566,
          "uri" : "https://developer.arm.com/documentation/101863/0705/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mali Offline Compiler User Guide",
        "Uri" : "https://developer.arm.com/documentation/101863/0705/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en",
        "ClickUri" : "https://developer.arm.com/documentation/101863/0705/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en",
        "Excerpt" : "Copyright \\u00A9 2019\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Mali\\u2122 Offline Compiler User Guide Version 7.5 Release information Issue Date Confidentiality Change 0700-00 30 October 2019 Non-Confidential New document for v7.0. 0701-00 28 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GPU support ",
        "document_number" : "101863",
        "document_version" : "0705",
        "content_type" : "User Guide",
        "systopparent" : "5252116",
        "sysurihash" : "fzjYTn1NDhoucAiF",
        "urihash" : "fzjYTn1NDhoucAiF",
        "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
        "systransactionid" : 886819,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 5252116,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652356089000,
        "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
        "attachmentparentid" : 5252116,
        "parentitem" : "627cf3f9c20acc56309817d2",
        "documenttype" : "html",
        "isattachment" : "5252116",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652455399000,
        "permanentid" : "4c60aedf780f04680f034ca08ffa536559a3bcf4f81a1570e54b7a36e4db",
        "syslanguage" : [ "English", "Dutch" ],
        "itemid" : "627cf3fac20acc56309817d9",
        "transactionid" : 886819,
        "title" : "GPU support ",
        "products" : [ "Mali Offline Compiler" ],
        "date" : 1652455399000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL" ],
        "document_id" : "101863:0705:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652455399978657703,
        "sysisattachment" : "5252116",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5252116,
        "size" : 1236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652455374380,
        "syssize" : 1236,
        "sysdate" : 1652455399000,
        "haslayout" : "1",
        "topparent" : "5252116",
        "label_version" : "7.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5252116,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
        "document_revision" : "0705-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652455399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101863/0705/Platform-support/GPU-support?lang=en",
        "modified" : 1652455367000,
        "latest_version" : "true",
        "language" : [ "English", "Dutch" ],
        "sysrowid" : 1652455399978657703,
        "uri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
        "syscollection" : "default"
      },
      "Title" : "GPU support",
      "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Platform-support/GPU-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Platform-support/GPU-support",
      "Excerpt" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall ... OpenCL) Mali-G72 (OpenGL ES, Vulkan, OpenCL) Mali-G71 (OpenGL ES, Vulkan, OpenCL) Mali- ...",
      "FirstSentences" : "GPU support Arm\\u00AE Mali\\u2122 Offline Compiler supports the following Mali GPU products: Valhall architecture Mali-G710 (OpenGL ES, Vulkan, OpenCL) Mali-G610 (OpenGL ES, Vulkan, OpenCL) Mali- ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Conventions ",
      "document_number" : "101863",
      "document_version" : "0705",
      "content_type" : "User Guide",
      "systopparent" : "5252116",
      "sysurihash" : "hHEvpt5TBnlVO4y",
      "urihash" : "hHEvpt5TBnlVO4y",
      "sysuri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
      "systransactionid" : 886211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 5252116,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652356089000,
      "sysconcepts" : "Arm documentation ; typographical conventions ; meaning ; system failure ; damage ; commands ; monospace ; assembler syntax ; industry standard ; recommendations ; abbreviation ; subsections",
      "navigationhierarchies" : [ "5fbba11bcd74e712c4497246|5eec7242e24a5e02d07b2712", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7242e24a5e02d07b2712" ],
      "attachmentparentid" : 5252116,
      "parentitem" : "627cf3f9c20acc56309817d2",
      "concepts" : "Arm documentation ; typographical conventions ; meaning ; system failure ; damage ; commands ; monospace ; assembler syntax ; industry standard ; recommendations ; abbreviation ; subsections",
      "documenttype" : "html",
      "isattachment" : "5252116",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652356126000,
      "permanentid" : "f4aa2f97f0276d0021dd680669b00da9a0583c6740e015434359d6a5754b",
      "syslanguage" : [ "English" ],
      "itemid" : "627cf3fac20acc56309817d5",
      "transactionid" : 886211,
      "navigationhierarchiesproducttype" : "Profilers",
      "title" : "Conventions ",
      "products" : [ "Mali Offline Compiler" ],
      "date" : 1652356125000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "OpenCL", "OpenGL ES", "Optimization", "Performance", "Profiling", "Vulkan", "Debugging" ],
      "document_id" : "101863:0705:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652356125825442200,
      "sysisattachment" : "5252116",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5252116,
      "size" : 1975,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652356099425,
      "syssize" : 1975,
      "sysdate" : 1652356125000,
      "haslayout" : "1",
      "topparent" : "5252116",
      "label_version" : "7.5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5252116,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This book describes how to get started with Mali Offline Compiler. It takes you through the processes of installing and licensing Mali Offline Compiler, and guides you through some of the common tasks that you might encounter when using Mali Offline Compiler for the first time.",
      "wordcount" : 153,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Debug Tools|Mali Offline Compiler", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Mali Offline Compiler" ],
      "document_revision" : "0705-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652356126000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101863/0705/Introduction/Conventions?lang=en",
      "modified" : 1652356089000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652356125825442200,
      "uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
      "syscollection" : "default"
    },
    "Title" : "Conventions",
    "Uri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "PrintableUri" : "https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "ClickUri" : "https://developer.arm.com/documentation/101863/0705/Introduction/Conventions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101863/0705/en/Introduction/Conventions",
    "Excerpt" : "Signal names. ... <and> Encloses replaceable terms for assembler syntax where they appear in code or code ... Conventions Mali Offline CompilerSoftware Development ToolsArm Mobile StudioShader ...",
    "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms."
  }, {
    "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
    "uri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "excerpt" : "DOCUMENT. ... All rights reserved. Non-Condential Page 2 of 51 ... Arm Streamline Target Setup Guide for Bare-metal ... Applications ... Document ID: 101815_0801_00_en ... Issue: 00",
    "firstSentences" : "Arm Streamline Version 8.1 Target Setup Guide for Bare-metal Applications Non-Condential Copyright  20212022 Arm Limited (or its aliates). All rights reserved. Issue 00 101815_0801_00_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 350,
    "percentScore" : 42.096935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
      "uri" : "https://developer.arm.com/documentation/101815/0801/en",
      "printableUri" : "https://developer.arm.com/documentation/101815/0801/en",
      "clickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
        "document_number" : "101815",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283379",
        "sysurihash" : "82KpRkJ6BBVIPZez",
        "urihash" : "82KpRkJ6BBVIPZez",
        "sysuri" : "https://developer.arm.com/documentation/101815/0801/en",
        "systransactionid" : 953810,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655464078000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1662032328000,
        "permanentid" : "9fc75141848c6f8ac668fea541d4c7db17ac1b70604637e432ff5e51a5b9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac608eb334256d9ea8b87b",
        "transactionid" : 953810,
        "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1662032328000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
        "document_id" : "101815:0801:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662032328718980536,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4661,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662032322323,
        "syssize" : 4661,
        "sysdate" : 1662032328000,
        "haslayout" : "1",
        "topparent" : "5283379",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283379,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662032328000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101815/0801/?lang=en",
        "modified" : 1658156190000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1662032328718980536,
        "uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
      "Uri" : "https://developer.arm.com/documentation/101815/0801/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en",
      "ClickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ..."
    },
    "childResults" : [ {
      "title" : "ITM workflow",
      "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "printableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "clickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "excerpt" : "Connect your target to a DSTREAM device. ... Streamline reformats it and prepares it for analysis. ... Related tasks Configuring Barman ITM workflow StreamlineBare-metalSoftware Development ...",
      "firstSentences" : "ITM workflow The workflow for ITM involves a complex series of interactions between the applications involved. Generate Barman agent code for ITM using the Barman Generator Wizard dialog in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "document_number" : "101815",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283379",
          "sysurihash" : "82KpRkJ6BBVIPZez",
          "urihash" : "82KpRkJ6BBVIPZez",
          "sysuri" : "https://developer.arm.com/documentation/101815/0801/en",
          "systransactionid" : 953810,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283379,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655464078000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032328000,
          "permanentid" : "9fc75141848c6f8ac668fea541d4c7db17ac1b70604637e432ff5e51a5b9",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac608eb334256d9ea8b87b",
          "transactionid" : 953810,
          "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032328000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
          "document_id" : "101815:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032328718980536,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4661,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032322323,
          "syssize" : 4661,
          "sysdate" : 1662032328000,
          "haslayout" : "1",
          "topparent" : "5283379",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283379,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032328000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101815/0801/?lang=en",
          "modified" : 1658156190000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032328718980536,
          "uri" : "https://developer.arm.com/documentation/101815/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "Uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ITM workflow ",
        "document_number" : "101815",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283379",
        "sysurihash" : "1jKAk4I2jrK6Jm3v",
        "urihash" : "1jKAk4I2jrK6Jm3v",
        "sysuri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
        "systransactionid" : 920753,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655464078000,
        "sysconcepts" : "ITM ; Barman agent ; sampling ; u00AE ; wizard ; workflow ; Arm Development Studio ; DSTREAM device ; applications involved ; complex series ; initialization",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283379,
        "parentitem" : "62ac608eb334256d9ea8b87b",
        "concepts" : "ITM ; Barman agent ; sampling ; u00AE ; wizard ; workflow ; Arm Development Studio ; DSTREAM device ; applications involved ; complex series ; initialization",
        "documenttype" : "html",
        "isattachment" : "5283379",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156219000,
        "permanentid" : "be8afa7cb4cf79eadaf05494586aea272ee87413f5d14c82f512dc6e6e83",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac608eb334256d9ea8b88d",
        "transactionid" : 920753,
        "title" : "ITM workflow ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156219000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
        "document_id" : "101815:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156219079282392,
        "sysisattachment" : "5283379",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283379,
        "size" : 1498,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156202611,
        "syssize" : 1498,
        "sysdate" : 1658156219000,
        "haslayout" : "1",
        "topparent" : "5283379",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283379,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156219000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
        "modified" : 1658156190000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156219079282392,
        "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
        "syscollection" : "default"
      },
      "Title" : "ITM workflow",
      "Uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "ClickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/ITM-workflow",
      "Excerpt" : "Connect your target to a DSTREAM device. ... Streamline reformats it and prepares it for analysis. ... Related tasks Configuring Barman ITM workflow StreamlineBare-metalSoftware Development ...",
      "FirstSentences" : "ITM workflow The workflow for ITM involves a complex series of interactions between the applications involved. Generate Barman agent code for ITM using the Barman Generator Wizard dialog in ..."
    }, {
      "title" : "Importing an ITM trace",
      "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "printableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "clickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "excerpt" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. ... Select the trace file to import.",
      "firstSentences" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. Select the import file type ITM Trace Files.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 350,
      "percentScore" : 42.096935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "printableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "clickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "document_number" : "101815",
          "document_version" : "0801",
          "content_type" : "User Guide",
          "systopparent" : "5283379",
          "sysurihash" : "82KpRkJ6BBVIPZez",
          "urihash" : "82KpRkJ6BBVIPZez",
          "sysuri" : "https://developer.arm.com/documentation/101815/0801/en",
          "systransactionid" : 953810,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653004800000,
          "topparentid" : 5283379,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1655464078000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1662032328000,
          "permanentid" : "9fc75141848c6f8ac668fea541d4c7db17ac1b70604637e432ff5e51a5b9",
          "syslanguage" : [ "English" ],
          "itemid" : "62ac608eb334256d9ea8b87b",
          "transactionid" : 953810,
          "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
          "products" : [ "Streamline Performance Analyzer" ],
          "date" : 1662032328000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
          "document_id" : "101815:0801:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662032328718980536,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4661,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662032322323,
          "syssize" : 4661,
          "sysdate" : 1662032328000,
          "haslayout" : "1",
          "topparent" : "5283379",
          "label_version" : "8.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5283379,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "document_revision" : "0801-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662032328000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101815/0801/?lang=en",
          "modified" : 1658156190000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1662032328718980536,
          "uri" : "https://developer.arm.com/documentation/101815/0801/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
        "Uri" : "https://developer.arm.com/documentation/101815/0801/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en",
        "ClickUri" : "https://developer.arm.com/documentation/101815/0801/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Bare-metal Applications Revision: Version 8.1 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Importing an ITM trace ",
        "document_number" : "101815",
        "document_version" : "0801",
        "content_type" : "User Guide",
        "systopparent" : "5283379",
        "sysurihash" : "UBCYxTknswgbVXU9",
        "urihash" : "UBCYxTknswgbVXU9",
        "sysuri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
        "systransactionid" : 920753,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653004800000,
        "topparentid" : 5283379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655464078000,
        "sysconcepts" : "ITM trace ; barman ; import ; Wizard produced ; channel ; Open",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5283379,
        "parentitem" : "62ac608eb334256d9ea8b87b",
        "concepts" : "ITM trace ; barman ; import ; Wizard produced ; channel ; Open",
        "documenttype" : "html",
        "isattachment" : "5283379",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658156219000,
        "permanentid" : "f827ff46be00cb2fd0186a2b0b56f600bd9b1e644e965c6f3b18968d3387",
        "syslanguage" : [ "English" ],
        "itemid" : "62ac608eb334256d9ea8b88e",
        "transactionid" : 920753,
        "title" : "Importing an ITM trace ",
        "products" : [ "Streamline Performance Analyzer" ],
        "date" : 1658156219000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Performance", "Profiling", "Microcontrollers", "Real-time Processors" ],
        "document_id" : "101815:0801:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156219043728453,
        "sysisattachment" : "5283379",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5283379,
        "size" : 760,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156202611,
        "syssize" : 760,
        "sysdate" : 1658156219000,
        "haslayout" : "1",
        "topparent" : "5283379",
        "label_version" : "8.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5283379,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "document_revision" : "0801-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156219000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
        "modified" : 1658156190000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658156219043728453,
        "uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
        "syscollection" : "default"
      },
      "Title" : "Importing an ITM trace",
      "Uri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "ClickUri" : "https://developer.arm.com/documentation/101815/0801/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/Profiling-with-the-bare-metal-agent/Profiling-with-Instrumentation-Trace-Macrocell/Importing-an-ITM-trace",
      "Excerpt" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. ... Select the trace file to import.",
      "FirstSentences" : "Importing an ITM trace Import ITM trace files into Streamline for analysis. Procedure Click Import Capture File(s)\\u2026 in the Streamline Data view. Select the import file type ITM Trace Files."
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
      "document_number" : "101815",
      "document_version" : "0801",
      "content_type" : "User Guide",
      "systopparent" : "5283379",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "lGzCf26jvAZjihI",
      "urihash" : "lGzCf26jvAZjihI",
      "sysuri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
      "systransactionid" : 920753,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653004800000,
      "topparentid" : 5283379,
      "numberofpages" : 51,
      "sysconcepts" : "bare-metal agent ; configuration ; timestamps ; RAM buffer ; barman ; arbitrary units ; multiplier ; limitations ; processing elements ; target device ; data collection ; arm ; documentation ; Trace Macrocell ; generation utility ; host directory",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5283379,
      "parentitem" : "62ac608eb334256d9ea8b87b",
      "concepts" : "bare-metal agent ; configuration ; timestamps ; RAM buffer ; barman ; arbitrary units ; multiplier ; limitations ; processing elements ; target device ; data collection ; arm ; documentation ; Trace Macrocell ; generation utility ; host directory",
      "documenttype" : "pdf",
      "isattachment" : "5283379",
      "sysindexeddate" : 1658156219000,
      "permanentid" : "b6995035be4c4745041d1a6652e014c0c9340a5663c681891d8cd7c867b0",
      "syslanguage" : [ "English" ],
      "itemid" : "62ac608fb334256d9ea8b8a6",
      "transactionid" : 920753,
      "title" : "Arm Streamline Target Setup Guide for Bare-metal Applications ",
      "subject" : "This document describes how to set up Arm Streamline to debug a a bare-metal target device.",
      "date" : 1658156219000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101815:0801:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
      "audience" : [ "Software Developers", "Embedded Software Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658156219059455260,
      "sysisattachment" : "5283379",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5283379,
      "size" : 1265319,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658156203864,
      "syssubject" : "This document describes how to set up Arm Streamline to debug a a bare-metal target device.",
      "syssize" : 1265319,
      "sysdate" : 1658156219000,
      "topparent" : "5283379",
      "author" : "Arm Ltd.",
      "label_version" : "8.1",
      "systopparentid" : 5283379,
      "content_description" : "This document describes how to set up Arm Streamline on a bare-metal target device.",
      "wordcount" : 1363,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658156219000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658156219059455260,
      "uri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Streamline Target Setup Guide for Bare-metal Applications",
    "Uri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ac608fb334256d9ea8b8a6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101815/0801/en/pdf/streamline_target_setup_baremetal_101815_0801_00_en.pdf",
    "Excerpt" : "DOCUMENT. ... All rights reserved. Non-Condential Page 2 of 51 ... Arm Streamline Target Setup Guide for Bare-metal ... Applications ... Document ID: 101815_0801_00_en ... Issue: 00",
    "FirstSentences" : "Arm Streamline Version 8.1 Target Setup Guide for Bare-metal Applications Non-Condential Copyright  20212022 Arm Limited (or its aliates). All rights reserved. Issue 00 101815_0801_00_en Arm ..."
  } ]
}