---
MainSourceFile:  /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1211_1:  '
    FileOffset:      1211
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          52039
        Length:          0
        ReplacementText: 'VITIS_LOOP_1211_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          259223
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          259662
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          260102
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1245_1:  '
    FileOffset:      1245
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          522037
        Length:          0
        ReplacementText: 'VITIS_LOOP_1245_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      117
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      118
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      119
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      120
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      121
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      151
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      152
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      153
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      154
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      155
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      156
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      157
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      158
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      159
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      160
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      210
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      211
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      212
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      239
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      240
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      241
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      242
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      243
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      244
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      280
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      281
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_87_1:  '
    FileOffset:      87
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1080607
        Length:          0
        ReplacementText: 'VITIS_LOOP_87_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_143_1:  '
    FileOffset:      143
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1081424
        Length:          0
        ReplacementText: 'VITIS_LOOP_143_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_315_1:  '
    FileOffset:      315
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1084074
        Length:          0
        ReplacementText: 'VITIS_LOOP_315_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_475_1:  '
    FileOffset:      475
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1086800
        Length:          0
        ReplacementText: 'VITIS_LOOP_475_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_655_1:  '
    FileOffset:      655
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1089961
        Length:          0
        ReplacementText: 'VITIS_LOOP_655_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_659_2:  '
    FileOffset:      659
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1090042
        Length:          0
        ReplacementText: 'VITIS_LOOP_659_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_769_1:  '
    FileOffset:      769
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1092351
        Length:          0
        ReplacementText: 'VITIS_LOOP_769_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_866_1:  '
    FileOffset:      866
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1093848
        Length:          0
        ReplacementText: 'VITIS_LOOP_866_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_885_2:  '
    FileOffset:      885
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1094078
        Length:          0
        ReplacementText: 'VITIS_LOOP_885_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1199_1:  '
    FileOffset:      1199
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1100266
        Length:          0
        ReplacementText: 'VITIS_LOOP_1199_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1282_1:  '
    FileOffset:      1282
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1101869
        Length:          0
        ReplacementText: 'VITIS_LOOP_1282_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_94_1:  '
    FileOffset:      94
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1109729
        Length:          0
        ReplacementText: 'VITIS_LOOP_94_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_100_2:  '
    FileOffset:      100
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1109879
        Length:          0
        ReplacementText: 'VITIS_LOOP_100_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_104_3:  '
    FileOffset:      104
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1109976
        Length:          0
        ReplacementText: 'VITIS_LOOP_104_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_171_4:  '
    FileOffset:      171
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1111839
        Length:          0
        ReplacementText: 'VITIS_LOOP_171_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_177_5:  '
    FileOffset:      177
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1111989
        Length:          0
        ReplacementText: 'VITIS_LOOP_177_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_181_6:  '
    FileOffset:      181
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1112086
        Length:          0
        ReplacementText: 'VITIS_LOOP_181_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_196_7:  '
    FileOffset:      196
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1112467
        Length:          0
        ReplacementText: 'VITIS_LOOP_196_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_204_8:  '
    FileOffset:      204
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1112698
        Length:          0
        ReplacementText: 'VITIS_LOOP_204_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_269_9:  '
    FileOffset:      269
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1116145
        Length:          0
        ReplacementText: 'VITIS_LOOP_269_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_275_10:  '
    FileOffset:      275
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1116297
        Length:          0
        ReplacementText: 'VITIS_LOOP_275_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_279_11:  '
    FileOffset:      279
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1116397
        Length:          0
        ReplacementText: 'VITIS_LOOP_279_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_294_12:  '
    FileOffset:      294
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1116779
        Length:          0
        ReplacementText: 'VITIS_LOOP_294_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_302_13:  '
    FileOffset:      302
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1117017
        Length:          0
        ReplacementText: 'VITIS_LOOP_302_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_531_14:  '
    FileOffset:      531
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1132572
        Length:          0
        ReplacementText: 'VITIS_LOOP_531_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_537_15:  '
    FileOffset:      537
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1132724
        Length:          0
        ReplacementText: 'VITIS_LOOP_537_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_541_16:  '
    FileOffset:      541
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1132823
        Length:          0
        ReplacementText: 'VITIS_LOOP_541_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_551_17:  '
    FileOffset:      551
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1133000
        Length:          0
        ReplacementText: 'VITIS_LOOP_551_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_555_18:  '
    FileOffset:      555
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1133098
        Length:          0
        ReplacementText: 'VITIS_LOOP_555_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_565_19:  '
    FileOffset:      565
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1133383
        Length:          0
        ReplacementText: 'VITIS_LOOP_565_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_573_20:  '
    FileOffset:      573
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1133638
        Length:          0
        ReplacementText: 'VITIS_LOOP_573_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_934_21:  '
    FileOffset:      934
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1165877
        Length:          0
        ReplacementText: 'VITIS_LOOP_934_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_940_22:  '
    FileOffset:      940
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1166029
        Length:          0
        ReplacementText: 'VITIS_LOOP_940_22: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_944_23:  '
    FileOffset:      944
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1166129
        Length:          0
        ReplacementText: 'VITIS_LOOP_944_23: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1060_1:  '
    FileOffset:      1060
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1168805
        Length:          0
        ReplacementText: 'VITIS_LOOP_1060_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1066_2:  '
    FileOffset:      1066
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1168955
        Length:          0
        ReplacementText: 'VITIS_LOOP_1066_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1070_3:  '
    FileOffset:      1070
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1169053
        Length:          0
        ReplacementText: 'VITIS_LOOP_1070_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1157_4:  '
    FileOffset:      1157
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1172523
        Length:          0
        ReplacementText: 'VITIS_LOOP_1157_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1163_5:  '
    FileOffset:      1163
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1172674
        Length:          0
        ReplacementText: 'VITIS_LOOP_1163_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1167_6:  '
    FileOffset:      1167
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1172773
        Length:          0
        ReplacementText: 'VITIS_LOOP_1167_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1186_7:  '
    FileOffset:      1186
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1173253
        Length:          0
        ReplacementText: 'VITIS_LOOP_1186_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1193_8:  '
    FileOffset:      1193
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1173495
        Length:          0
        ReplacementText: 'VITIS_LOOP_1193_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1309_9:  '
    FileOffset:      1309
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1179067
        Length:          0
        ReplacementText: 'VITIS_LOOP_1309_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1315_10:  '
    FileOffset:      1315
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1179219
        Length:          0
        ReplacementText: 'VITIS_LOOP_1315_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1319_11:  '
    FileOffset:      1319
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1179318
        Length:          0
        ReplacementText: 'VITIS_LOOP_1319_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1339_12:  '
    FileOffset:      1339
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1179827
        Length:          0
        ReplacementText: 'VITIS_LOOP_1339_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1346_13:  '
    FileOffset:      1346
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1180076
        Length:          0
        ReplacementText: 'VITIS_LOOP_1346_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1608_14:  '
    FileOffset:      1608
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1197433
        Length:          0
        ReplacementText: 'VITIS_LOOP_1608_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1614_15:  '
    FileOffset:      1614
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1197585
        Length:          0
        ReplacementText: 'VITIS_LOOP_1614_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1618_16:  '
    FileOffset:      1618
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1197685
        Length:          0
        ReplacementText: 'VITIS_LOOP_1618_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1642_17:  '
    FileOffset:      1642
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1198159
        Length:          0
        ReplacementText: 'VITIS_LOOP_1642_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1649_18:  '
    FileOffset:      1649
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1198426
        Length:          0
        ReplacementText: 'VITIS_LOOP_1649_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2079_19:  '
    FileOffset:      2079
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1236997
        Length:          0
        ReplacementText: 'VITIS_LOOP_2079_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2085_20:  '
    FileOffset:      2085
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1237149
        Length:          0
        ReplacementText: 'VITIS_LOOP_2085_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2089_21:  '
    FileOffset:      2089
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1237249
        Length:          0
        ReplacementText: 'VITIS_LOOP_2089_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2219_1:  '
    FileOffset:      2219
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1239869
        Length:          0
        ReplacementText: 'VITIS_LOOP_2219_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2226_2:  '
    FileOffset:      2226
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1240032
        Length:          0
        ReplacementText: 'VITIS_LOOP_2226_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2230_3:  '
    FileOffset:      2230
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1240124
        Length:          0
        ReplacementText: 'VITIS_LOOP_2230_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2277_4:  '
    FileOffset:      2277
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1241733
        Length:          0
        ReplacementText: 'VITIS_LOOP_2277_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2284_5:  '
    FileOffset:      2284
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1241895
        Length:          0
        ReplacementText: 'VITIS_LOOP_2284_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2288_6:  '
    FileOffset:      2288
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1241987
        Length:          0
        ReplacementText: 'VITIS_LOOP_2288_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2306_7:  '
    FileOffset:      2306
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1242360
        Length:          0
        ReplacementText: 'VITIS_LOOP_2306_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2361_8:  '
    FileOffset:      2361
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1244826
        Length:          0
        ReplacementText: 'VITIS_LOOP_2361_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2368_9:  '
    FileOffset:      2368
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1244993
        Length:          0
        ReplacementText: 'VITIS_LOOP_2368_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2372_10:  '
    FileOffset:      2372
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1245086
        Length:          0
        ReplacementText: 'VITIS_LOOP_2372_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2390_11:  '
    FileOffset:      2390
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1245467
        Length:          0
        ReplacementText: 'VITIS_LOOP_2390_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2479_12:  '
    FileOffset:      2479
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1250908
        Length:          0
        ReplacementText: 'VITIS_LOOP_2479_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2486_13:  '
    FileOffset:      2486
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1251076
        Length:          0
        ReplacementText: 'VITIS_LOOP_2486_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2490_14:  '
    FileOffset:      2490
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1251170
        Length:          0
        ReplacementText: 'VITIS_LOOP_2490_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2500_15:  '
    FileOffset:      2500
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1251341
        Length:          0
        ReplacementText: 'VITIS_LOOP_2500_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2504_16:  '
    FileOffset:      2504
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1251432
        Length:          0
        ReplacementText: 'VITIS_LOOP_2504_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2515_17:  '
    FileOffset:      2515
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1251714
        Length:          0
        ReplacementText: 'VITIS_LOOP_2515_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2523_18:  '
    FileOffset:      2523
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1251901
        Length:          0
        ReplacementText: 'VITIS_LOOP_2523_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2848_19:  '
    FileOffset:      2848
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1286371
        Length:          0
        ReplacementText: 'VITIS_LOOP_2848_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2855_20:  '
    FileOffset:      2855
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1286539
        Length:          0
        ReplacementText: 'VITIS_LOOP_2855_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2859_21:  '
    FileOffset:      2859
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1286633
        Length:          0
        ReplacementText: 'VITIS_LOOP_2859_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2947_1:  '
    FileOffset:      2947
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1288435
        Length:          0
        ReplacementText: 'VITIS_LOOP_2947_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2954_2:  '
    FileOffset:      2954
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1288543
        Length:          0
        ReplacementText: 'VITIS_LOOP_2954_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2958_3:  '
    FileOffset:      2958
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1288614
        Length:          0
        ReplacementText: 'VITIS_LOOP_2958_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2973_4:  '
    FileOffset:      2973
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1288902
        Length:          0
        ReplacementText: 'VITIS_LOOP_2973_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3005_5:  '
    FileOffset:      3005
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1290116
        Length:          0
        ReplacementText: 'VITIS_LOOP_3005_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3012_6:  '
    FileOffset:      3012
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1290227
        Length:          0
        ReplacementText: 'VITIS_LOOP_3012_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3016_7:  '
    FileOffset:      3016
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1290300
        Length:          0
        ReplacementText: 'VITIS_LOOP_3016_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3031_8:  '
    FileOffset:      3031
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1290595
        Length:          0
        ReplacementText: 'VITIS_LOOP_3031_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3081_9:  '
    FileOffset:      3081
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1293928
        Length:          0
        ReplacementText: 'VITIS_LOOP_3081_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3088_10:  '
    FileOffset:      3088
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1294039
        Length:          0
        ReplacementText: 'VITIS_LOOP_3088_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3092_11:  '
    FileOffset:      3092
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1294112
        Length:          0
        ReplacementText: 'VITIS_LOOP_3092_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3107_12:  '
    FileOffset:      3107
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1294408
        Length:          0
        ReplacementText: 'VITIS_LOOP_3107_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3244_13:  '
    FileOffset:      3244
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1313720
        Length:          0
        ReplacementText: 'VITIS_LOOP_3244_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3251_14:  '
    FileOffset:      3251
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1313834
        Length:          0
        ReplacementText: 'VITIS_LOOP_3251_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3255_15:  '
    FileOffset:      3255
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1313909
        Length:          0
        ReplacementText: 'VITIS_LOOP_3255_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3270_16:  '
    FileOffset:      3270
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1314196
        Length:          0
        ReplacementText: 'VITIS_LOOP_3270_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3430_17:  '
    FileOffset:      3430
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1339806
        Length:          0
        ReplacementText: 'VITIS_LOOP_3430_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3437_18:  '
    FileOffset:      3437
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1339920
        Length:          0
        ReplacementText: 'VITIS_LOOP_3437_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3441_19:  '
    FileOffset:      3441
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1339997
        Length:          0
        ReplacementText: 'VITIS_LOOP_3441_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_729_1:  '
    FileOffset:      729
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_log_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1374080
        Length:          0
        ReplacementText: 'VITIS_LOOP_729_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_947_1:  '
    FileOffset:      947
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_log_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1382469
        Length:          0
        ReplacementText: 'VITIS_LOOP_947_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1371_1:  '
    FileOffset:      1371
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_log_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1401446
        Length:          0
        ReplacementText: 'VITIS_LOOP_1371_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_266_1:  '
    FileOffset:      266
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1416405
        Length:          0
        ReplacementText: 'VITIS_LOOP_266_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_294_2:  '
    FileOffset:      294
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1416926
        Length:          0
        ReplacementText: 'VITIS_LOOP_294_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_74_1:  '
    FileOffset:      74
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1432966
        Length:          0
        ReplacementText: 'VITIS_LOOP_74_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_135_2:  '
    FileOffset:      135
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1434119
        Length:          0
        ReplacementText: 'VITIS_LOOP_135_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_149_3:  '
    FileOffset:      149
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1434428
        Length:          0
        ReplacementText: 'VITIS_LOOP_149_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_179_4:  '
    FileOffset:      179
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1434938
        Length:          0
        ReplacementText: 'VITIS_LOOP_179_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_307_1:  '
    FileOffset:      307
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1436858
        Length:          0
        ReplacementText: 'VITIS_LOOP_307_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_327_2:  '
    FileOffset:      327
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1437223
        Length:          0
        ReplacementText: 'VITIS_LOOP_327_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_341_3:  '
    FileOffset:      341
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1437531
        Length:          0
        ReplacementText: 'VITIS_LOOP_341_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_459_1:  '
    FileOffset:      459
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1439362
        Length:          0
        ReplacementText: 'VITIS_LOOP_459_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_473_2:  '
    FileOffset:      473
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1439687
        Length:          0
        ReplacementText: 'VITIS_LOOP_473_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_59_1:  '
    FileOffset:      59
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_diff_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1442441
        Length:          0
        ReplacementText: 'VITIS_LOOP_59_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_209_1:  '
    FileOffset:      209
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_diff_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1445343
        Length:          0
        ReplacementText: 'VITIS_LOOP_209_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_274_1:  '
    FileOffset:      274
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_diff_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1446633
        Length:          0
        ReplacementText: 'VITIS_LOOP_274_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_42_1:  '
    FileOffset:      42
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1457773
        Length:          0
        ReplacementText: 'VITIS_LOOP_42_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_53_1:  '
    FileOffset:      53
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1457948
        Length:          0
        ReplacementText: 'VITIS_LOOP_53_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_64_1:  '
    FileOffset:      64
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1458109
        Length:          0
        ReplacementText: 'VITIS_LOOP_64_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_75_1:  '
    FileOffset:      75
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1458271
        Length:          0
        ReplacementText: 'VITIS_LOOP_75_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_86_1:  '
    FileOffset:      86
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1458445
        Length:          0
        ReplacementText: 'VITIS_LOOP_86_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_97_1:  '
    FileOffset:      97
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1458620
        Length:          0
        ReplacementText: 'VITIS_LOOP_97_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_108_1:  '
    FileOffset:      108
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1458781
        Length:          0
        ReplacementText: 'VITIS_LOOP_108_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_119_1:  '
    FileOffset:      119
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1458943
        Length:          0
        ReplacementText: 'VITIS_LOOP_119_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_23_1:  '
    FileOffset:      23
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_mad_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1530186
        Length:          0
        ReplacementText: 'VITIS_LOOP_23_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_66_1:  '
    FileOffset:      66
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_cbrt_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1531942
        Length:          0
        ReplacementText: 'VITIS_LOOP_66_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_75_1:  '
    FileOffset:      75
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hypot_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1536479
        Length:          0
        ReplacementText: 'VITIS_LOOP_75_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_107_2:  '
    FileOffset:      107
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hypot_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1537214
        Length:          0
        ReplacementText: 'VITIS_LOOP_107_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_195_3:  '
    FileOffset:      195
    FilePath:        /xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/hls_hypot_apfixed.h
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1538902
        Length:          0
        ReplacementText: 'VITIS_LOOP_195_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_53_1:  '
    FileOffset:      53
    FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp
    Replacements:    
      - FilePath:        /home/users/giuseppe.sorrentino/VOTED/FPGA/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp
        Offset:          1604365
        Length:          0
        ReplacementText: 'VITIS_LOOP_53_1: '
...
