Analysis & Synthesis report for testpga
Wed Jan 10 10:24:55 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated
 13. Source assignments for memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated
 14. Parameter Settings for User Entity Instance: memctrl:mem|sprom:rom|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: memctrl:mem|dpram:ram|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "r32:pc"
 18. Port Connectivity Checks: "memctrl:mem|dpram:ram"
 19. Port Connectivity Checks: "memctrl:mem"
 20. Port Connectivity Checks: "alu32:a32"
 21. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:15:registers"
 22. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:14:registers"
 23. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:13:registers"
 24. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:12:registers"
 25. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:11:registers"
 26. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:10:registers"
 27. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:9:registers"
 28. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:8:registers"
 29. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:7:registers"
 30. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:6:registers"
 31. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:5:registers"
 32. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:4:registers"
 33. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:3:registers"
 34. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:2:registers"
 35. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:1:registers"
 36. Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:0:registers"
 37. Port Connectivity Checks: "regbank32:b32"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 10 10:24:55 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; testpga                                     ;
; Top-level Entity Name           ; de0_nano_soc_baseline                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 154                                         ;
; Total pins                      ; 110                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                          ; Setting               ; Default Value      ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6          ;                    ;
; Top-level entity name                                                           ; de0_nano_soc_baseline ; testpga            ;
; Family name                                                                     ; Cyclone V             ; Cyclone V          ;
; Use smart compilation                                                           ; Off                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                    ; On                 ;
; Enable compact report table                                                     ; Off                   ; Off                ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                ;
; Preserve fewer node names                                                       ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                  ; Auto               ;
; Safe State Machine                                                              ; Off                   ; Off                ;
; Extract Verilog State Machines                                                  ; On                    ; On                 ;
; Extract VHDL State Machines                                                     ; On                    ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                 ;
; Parallel Synthesis                                                              ; On                    ; On                 ;
; DSP Block Balancing                                                             ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                              ; On                    ; On                 ;
; Power-Up Don't Care                                                             ; On                    ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                ;
; Remove Duplicate Registers                                                      ; On                    ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                             ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                ;
; Optimization Technique                                                          ; Balanced              ; Balanced           ;
; Carry Chain Length                                                              ; 70                    ; 70                 ;
; Auto Carry Chains                                                               ; On                    ; On                 ;
; Auto Open-Drain Pins                                                            ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                ;
; Auto ROM Replacement                                                            ; On                    ; On                 ;
; Auto RAM Replacement                                                            ; On                    ; On                 ;
; Auto DSP Block Replacement                                                      ; On                    ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                 ;
; Strict RAM Replacement                                                          ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                               ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                           ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                         ; On                    ; On                 ;
; Report Parameter Settings                                                       ; On                    ; On                 ;
; Report Source Assignments                                                       ; On                    ; On                 ;
; Report Connectivity Checks                                                      ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation ;
; HDL message level                                                               ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                ;
; Clock MUX Protection                                                            ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                ;
; Block Design Naming                                                             ; Auto                  ; Auto               ;
; SDC constraint protection                                                       ; Off                   ; Off                ;
; Synthesis Effort                                                                ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; typelib.vhd                      ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/typelib.vhd                                                   ;         ;
; pipeline.vhd                     ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/pipeline.vhd                                                  ;         ;
; de0_nano_soc_baseline.vhdl       ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl                                    ;         ;
; rfile.vhd                        ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/rfile.vhd                                                     ;         ;
; register.vhd                     ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/register.vhd                                                  ;         ;
; alu.vhd                          ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/alu.vhd                                                       ;         ;
; sprom.vhd                        ; yes             ; User Wizard-Generated File             ; /home/arecascino/risc16-vhdl/sprom.vhd                                                     ;         ;
; dpram.vhd                        ; yes             ; User Wizard-Generated File             ; /home/arecascino/risc16-vhdl/dpram.vhd                                                     ;         ;
; mcontroller.vhd                  ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/mcontroller.vhd                                               ;         ;
; fetch.vhd                        ; yes             ; User VHDL File                         ; /home/arecascino/risc16-vhdl/fetch.vhd                                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6u14.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf                                        ;         ;
; rom.hex                          ; yes             ; Auto-Found Memory Initialization File  ; /home/arecascino/risc16-vhdl/rom.hex                                                       ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/arecascino/risc16-vhdl/db/decode_5la.tdf                                             ;         ;
; db/mux_2hb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/arecascino/risc16-vhdl/db/mux_2hb.tdf                                                ;         ;
; db/altsyncram_a814.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf                                        ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/arecascino/risc16-vhdl/db/decode_dla.tdf                                             ;         ;
; db/mux_ahb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/arecascino/risc16-vhdl/db/mux_ahb.tdf                                                ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 77                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 24                ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 0                 ;
;     -- 5 input functions                    ; 0                 ;
;     -- 4 input functions                    ; 0                 ;
;     -- <=3 input functions                  ; 24                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 154               ;
;                                             ;                   ;
; I/O pins                                    ; 110               ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; FPGA_CLK_50~input ;
; Maximum fan-out                             ; 154               ;
; Total fan-out                               ; 634               ;
; Average fan-out                             ; 1.30              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Entity Name           ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------+-----------------------+--------------+
; |de0_nano_soc_baseline           ; 24 (0)              ; 154 (57)                  ; 0                 ; 0          ; 110  ; 0            ; |de0_nano_soc_baseline                                        ; de0_nano_soc_baseline ; work         ;
;    |alu32:a32|                   ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|alu32:a32                              ; alu32                 ; work         ;
;    |regbank32:b32|               ; 0 (0)               ; 73 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|regbank32:b32                          ; regbank32             ; work         ;
;       |r32:\r32_gen:0:registers| ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|regbank32:b32|r32:\r32_gen:0:registers ; r32                   ; work         ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |de0_nano_soc_baseline|memctrl:mem|dpram:ram ; dpram.vhd       ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |de0_nano_soc_baseline|memctrl:mem|sprom:rom ; sprom.vhd       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-----------------------------------------------------+---------------------------------------------+
; Register name                                       ; Reason for Removal                          ;
+-----------------------------------------------------+---------------------------------------------+
; port1[0..3]                                         ; Stuck at GND due to stuck port data_in      ;
; aluin2[1..31]                                       ; Stuck at GND due to stuck port data_in      ;
; memctrl:mem|ramaddra[0..15]                         ; Stuck at GND due to stuck port clock_enable ;
; memctrl:mem|enable_a_r                              ; Stuck at GND due to stuck port clock_enable ;
; memctrl:mem|romenable                               ; Stuck at GND due to stuck port clock_enable ;
; memctrl:mem|romaddr[0..13]                          ; Stuck at GND due to stuck port clock_enable ;
; regbank32:b32|regclr[1..15]                         ; Stuck at GND due to stuck port data_in      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[0..31] ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[0..31] ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[0..31] ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[0..31] ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[0..31] ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[0..31] ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:4:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:3:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:2:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:1:registers|rout[0..31]  ; Lost fanout                                 ;
; regbank32:b32|regin[15][0]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][1]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][2]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][3]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][4]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][5]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][6]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][7]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][8]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][9]                          ; Lost fanout                                 ;
; regbank32:b32|regin[15][10]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][11]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][12]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][13]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][14]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][15]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][16]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][17]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][18]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][19]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][20]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][21]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][22]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][23]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][24]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][25]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][26]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][27]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][28]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][29]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][30]                         ; Lost fanout                                 ;
; regbank32:b32|regin[15][31]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][0]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][1]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][2]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][3]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][4]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][5]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][6]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][7]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][8]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][9]                          ; Lost fanout                                 ;
; regbank32:b32|regin[14][10]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][11]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][12]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][13]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][14]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][15]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][16]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][17]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][18]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][19]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][20]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][21]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][22]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][23]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][24]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][25]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][26]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][27]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][28]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][29]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][30]                         ; Lost fanout                                 ;
; regbank32:b32|regin[14][31]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][0]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][1]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][2]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][3]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][4]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][5]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][6]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][7]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][8]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][9]                          ; Lost fanout                                 ;
; regbank32:b32|regin[13][10]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][11]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][12]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][13]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][14]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][15]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][16]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][17]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][18]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][19]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][20]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][21]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][22]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][23]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][24]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][25]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][26]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][27]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][28]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][29]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][30]                         ; Lost fanout                                 ;
; regbank32:b32|regin[13][31]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][0]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][1]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][2]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][3]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][4]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][5]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][6]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][7]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][8]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][9]                          ; Lost fanout                                 ;
; regbank32:b32|regin[12][10]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][11]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][12]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][13]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][14]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][15]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][16]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][17]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][18]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][19]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][20]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][21]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][22]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][23]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][24]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][25]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][26]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][27]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][28]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][29]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][30]                         ; Lost fanout                                 ;
; regbank32:b32|regin[12][31]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][0]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][1]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][2]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][3]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][4]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][5]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][6]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][7]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][8]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][9]                          ; Lost fanout                                 ;
; regbank32:b32|regin[11][10]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][11]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][12]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][13]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][14]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][15]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][16]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][17]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][18]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][19]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][20]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][21]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][22]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][23]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][24]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][25]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][26]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][27]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][28]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][29]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][30]                         ; Lost fanout                                 ;
; regbank32:b32|regin[11][31]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][0]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][1]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][2]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][3]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][4]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][5]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][6]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][7]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][8]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][9]                          ; Lost fanout                                 ;
; regbank32:b32|regin[10][10]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][11]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][12]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][13]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][14]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][15]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][16]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][17]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][18]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][19]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][20]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][21]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][22]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][23]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][24]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][25]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][26]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][27]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][28]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][29]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][30]                         ; Lost fanout                                 ;
; regbank32:b32|regin[10][31]                         ; Lost fanout                                 ;
; regbank32:b32|regin[9][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[9][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[9][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[8][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[8][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[7][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[7][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[6][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[6][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[5][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[5][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[4][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[4][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[3][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[3][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[2][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[2][31]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][0]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][1]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][2]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][3]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][4]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][5]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][6]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][7]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][8]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][9]                           ; Lost fanout                                 ;
; regbank32:b32|regin[1][10]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][11]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][12]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][13]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][14]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][15]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][16]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][17]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][18]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][19]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][20]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][21]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][22]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][23]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[1][31]                          ; Lost fanout                                 ;
; aluin2[0]                                           ; Merged with aluop[0]                        ;
; aluop[0]                                            ; Merged with enable                          ;
; aluin1[24..31]                                      ; Lost fanout                                 ;
; regbank32:b32|rout[24..31]                          ; Lost fanout                                 ;
; regbank32:b32|r32:\r32_gen:0:registers|rout[24..31] ; Lost fanout                                 ;
; regbank32:b32|regin[0][24]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][25]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][26]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][27]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][28]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][29]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][30]                          ; Lost fanout                                 ;
; regbank32:b32|regin[0][31]                          ; Lost fanout                                 ;
; reginput[24..31]                                    ; Lost fanout                                 ;
; alu32:a32|out1[24..31]                              ; Lost fanout                                 ;
; Total Number of Removed Registers = 1092            ;                                             ;
+-----------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; port1[3]                                         ; Stuck at GND              ; regbank32:b32|r32:\r32_gen:4:registers|rout[0],                                                 ;
;                                                  ; due to stuck port data_in ; regbank32:b32|r32:\r32_gen:4:registers|rout[1],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[2],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[3],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[4],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[5],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[6],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[7],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[8],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[9],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[10],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[11],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[12],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[13],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[14],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[15],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[16],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[17],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[18],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[19],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[20],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[21],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[22],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[23],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[24],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[25],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[26],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[27],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[28],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[29],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[30],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:4:registers|rout[31],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[0],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[1],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[2],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[3],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[4],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[5],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[6],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[7],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[8],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[9],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[10],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[11],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[12],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[13],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[14],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[15],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[16],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[17],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[18],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[19],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[20],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[21],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[22],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[23],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[24],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[25],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[26],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[27],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[28],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[29],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[30],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:3:registers|rout[31],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[0],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[1],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[2],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[3],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[4],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[5],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[6],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[7],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[8],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[9],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[10],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[11],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[12],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[13],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[14],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[15],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[16],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[17],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[18],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[19],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[20],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[21],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[22],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[23],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[24],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[25],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[26],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[27],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[28],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[29],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[30],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:2:registers|rout[31],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[0],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[1],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[2],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[3],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[4],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[5],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[6],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[7],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[8],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[9],                                                 ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[10],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[11],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[12],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[13],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[14],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[15],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[16],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[17],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[18],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[19],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[20],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[21],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[22],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[23],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[24],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[25],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[26],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[27],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[28],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[29],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[30],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:1:registers|rout[31], regbank32:b32|regin[4][0],                     ;
;                                                  ;                           ; regbank32:b32|regin[4][1], regbank32:b32|regin[4][2], regbank32:b32|regin[4][3],                ;
;                                                  ;                           ; regbank32:b32|regin[4][4], regbank32:b32|regin[4][5], regbank32:b32|regin[4][6],                ;
;                                                  ;                           ; regbank32:b32|regin[4][7], regbank32:b32|regin[4][8], regbank32:b32|regin[4][9],                ;
;                                                  ;                           ; regbank32:b32|regin[4][10], regbank32:b32|regin[4][11], regbank32:b32|regin[4][12],             ;
;                                                  ;                           ; regbank32:b32|regin[4][13], regbank32:b32|regin[4][14], regbank32:b32|regin[4][15],             ;
;                                                  ;                           ; regbank32:b32|regin[4][16], regbank32:b32|regin[4][17], regbank32:b32|regin[4][18],             ;
;                                                  ;                           ; regbank32:b32|regin[4][19], regbank32:b32|regin[4][20], regbank32:b32|regin[4][21],             ;
;                                                  ;                           ; regbank32:b32|regin[4][22], regbank32:b32|regin[4][23], regbank32:b32|regin[4][24],             ;
;                                                  ;                           ; regbank32:b32|regin[4][25], regbank32:b32|regin[4][26], regbank32:b32|regin[4][27],             ;
;                                                  ;                           ; regbank32:b32|regin[4][28], regbank32:b32|regin[4][29], regbank32:b32|regin[4][30],             ;
;                                                  ;                           ; regbank32:b32|regin[4][31], regbank32:b32|regin[3][0], regbank32:b32|regin[3][1],               ;
;                                                  ;                           ; regbank32:b32|regin[3][2], regbank32:b32|regin[3][3], regbank32:b32|regin[3][4],                ;
;                                                  ;                           ; regbank32:b32|regin[3][5], regbank32:b32|regin[3][6], regbank32:b32|regin[3][7],                ;
;                                                  ;                           ; regbank32:b32|regin[3][8], regbank32:b32|regin[3][9], regbank32:b32|regin[3][10],               ;
;                                                  ;                           ; regbank32:b32|regin[3][11], regbank32:b32|regin[3][12], regbank32:b32|regin[3][13],             ;
;                                                  ;                           ; regbank32:b32|regin[3][14], regbank32:b32|regin[3][15], regbank32:b32|regin[3][16],             ;
;                                                  ;                           ; regbank32:b32|regin[3][17], regbank32:b32|regin[3][18], regbank32:b32|regin[3][19],             ;
;                                                  ;                           ; regbank32:b32|regin[3][20], regbank32:b32|regin[3][21], regbank32:b32|regin[3][22],             ;
;                                                  ;                           ; regbank32:b32|regin[3][23], regbank32:b32|regin[3][24], regbank32:b32|regin[3][25],             ;
;                                                  ;                           ; regbank32:b32|regin[3][26], regbank32:b32|regin[3][27], regbank32:b32|regin[3][28],             ;
;                                                  ;                           ; regbank32:b32|regin[3][29], regbank32:b32|regin[3][30], regbank32:b32|regin[3][31],             ;
;                                                  ;                           ; regbank32:b32|regin[2][0], regbank32:b32|regin[2][1], regbank32:b32|regin[2][2],                ;
;                                                  ;                           ; regbank32:b32|regin[2][3], regbank32:b32|regin[2][4], regbank32:b32|regin[2][5],                ;
;                                                  ;                           ; regbank32:b32|regin[2][6], regbank32:b32|regin[2][7], regbank32:b32|regin[2][8],                ;
;                                                  ;                           ; regbank32:b32|regin[2][9], regbank32:b32|regin[2][10], regbank32:b32|regin[2][11],              ;
;                                                  ;                           ; regbank32:b32|regin[2][12], regbank32:b32|regin[2][13], regbank32:b32|regin[2][14],             ;
;                                                  ;                           ; regbank32:b32|regin[2][15], regbank32:b32|regin[2][16], regbank32:b32|regin[2][17],             ;
;                                                  ;                           ; regbank32:b32|regin[2][18], regbank32:b32|regin[2][19], regbank32:b32|regin[2][20],             ;
;                                                  ;                           ; regbank32:b32|regin[2][21], regbank32:b32|regin[2][22], regbank32:b32|regin[2][23],             ;
;                                                  ;                           ; regbank32:b32|regin[2][24], regbank32:b32|regin[2][25], regbank32:b32|regin[2][26],             ;
;                                                  ;                           ; regbank32:b32|regin[2][27], regbank32:b32|regin[2][28], regbank32:b32|regin[2][29],             ;
;                                                  ;                           ; regbank32:b32|regin[2][30], regbank32:b32|regin[2][31], regbank32:b32|regin[1][0],              ;
;                                                  ;                           ; regbank32:b32|regin[1][1], regbank32:b32|regin[1][2], regbank32:b32|regin[1][3],                ;
;                                                  ;                           ; regbank32:b32|regin[1][4], regbank32:b32|regin[1][5], regbank32:b32|regin[1][6],                ;
;                                                  ;                           ; regbank32:b32|regin[1][7], regbank32:b32|regin[1][8], regbank32:b32|regin[1][9],                ;
;                                                  ;                           ; regbank32:b32|regin[1][10], regbank32:b32|regin[1][11], regbank32:b32|regin[1][12],             ;
;                                                  ;                           ; regbank32:b32|regin[1][13], regbank32:b32|regin[1][14], regbank32:b32|regin[1][15],             ;
;                                                  ;                           ; regbank32:b32|regin[1][16], regbank32:b32|regin[1][17], regbank32:b32|regin[1][18],             ;
;                                                  ;                           ; regbank32:b32|regin[1][19], regbank32:b32|regin[1][20], regbank32:b32|regin[1][21],             ;
;                                                  ;                           ; regbank32:b32|regin[1][22], regbank32:b32|regin[1][23], regbank32:b32|regin[1][24],             ;
;                                                  ;                           ; regbank32:b32|regin[1][25], regbank32:b32|regin[1][26], regbank32:b32|regin[1][27],             ;
;                                                  ;                           ; regbank32:b32|regin[1][28], regbank32:b32|regin[1][29], regbank32:b32|regin[1][30],             ;
;                                                  ;                           ; regbank32:b32|regin[1][31], regbank32:b32|r32:\r32_gen:0:registers|rout[24],                    ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[25],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[26],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[27],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[28],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[29],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[30],                                                ;
;                                                  ;                           ; regbank32:b32|r32:\r32_gen:0:registers|rout[31], regbank32:b32|regin[0][24],                    ;
;                                                  ;                           ; regbank32:b32|regin[0][25], regbank32:b32|regin[0][26], regbank32:b32|regin[0][27],             ;
;                                                  ;                           ; regbank32:b32|regin[0][28], regbank32:b32|regin[0][29], regbank32:b32|regin[0][30],             ;
;                                                  ;                           ; regbank32:b32|regin[0][31], reginput[24], reginput[25], reginput[26], reginput[27],             ;
;                                                  ;                           ; reginput[28], reginput[29], reginput[30], reginput[31], alu32:a32|out1[25],                     ;
;                                                  ;                           ; alu32:a32|out1[26], alu32:a32|out1[27], alu32:a32|out1[28], alu32:a32|out1[29],                 ;
;                                                  ;                           ; alu32:a32|out1[30], alu32:a32|out1[31]                                                          ;
; aluin2[31]                                       ; Stuck at GND              ; aluin1[24], aluin1[25], aluin1[26], aluin1[27], aluin1[28], aluin1[29], aluin1[30], aluin1[31], ;
;                                                  ; due to stuck port data_in ; regbank32:b32|rout[24], regbank32:b32|rout[25], regbank32:b32|rout[26],                         ;
;                                                  ;                           ; regbank32:b32|rout[27], regbank32:b32|rout[28], regbank32:b32|rout[29],                         ;
;                                                  ;                           ; regbank32:b32|rout[30], regbank32:b32|rout[31], alu32:a32|out1[24]                              ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[15]  ; Lost Fanouts              ; regbank32:b32|regin[8][15]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[16]  ; Lost Fanouts              ; regbank32:b32|regin[8][16]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[29]  ; Lost Fanouts              ; regbank32:b32|regin[9][29]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[14]  ; Lost Fanouts              ; regbank32:b32|regin[8][14]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[13]  ; Lost Fanouts              ; regbank32:b32|regin[8][13]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[12]  ; Lost Fanouts              ; regbank32:b32|regin[8][12]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[11]  ; Lost Fanouts              ; regbank32:b32|regin[8][11]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[10]  ; Lost Fanouts              ; regbank32:b32|regin[8][10]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[9]   ; Lost Fanouts              ; regbank32:b32|regin[8][9]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[8]   ; Lost Fanouts              ; regbank32:b32|regin[8][8]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[7]   ; Lost Fanouts              ; regbank32:b32|regin[8][7]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[6]   ; Lost Fanouts              ; regbank32:b32|regin[8][6]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[5]   ; Lost Fanouts              ; regbank32:b32|regin[8][5]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[4]   ; Lost Fanouts              ; regbank32:b32|regin[8][4]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[3]   ; Lost Fanouts              ; regbank32:b32|regin[8][3]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[2]   ; Lost Fanouts              ; regbank32:b32|regin[8][2]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[1]   ; Lost Fanouts              ; regbank32:b32|regin[8][1]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[0]   ; Lost Fanouts              ; regbank32:b32|regin[8][0]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[31]  ; Lost Fanouts              ; regbank32:b32|regin[9][31]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[30]  ; Lost Fanouts              ; regbank32:b32|regin[9][30]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[5]   ; Lost Fanouts              ; regbank32:b32|regin[7][5]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[28]  ; Lost Fanouts              ; regbank32:b32|regin[9][28]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[28]  ; Lost Fanouts              ; regbank32:b32|regin[8][28]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[6]   ; Lost Fanouts              ; regbank32:b32|regin[7][6]                                                                       ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[17] ; Lost Fanouts              ; regbank32:b32|regin[10][17]                                                                     ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[4]   ; Lost Fanouts              ; regbank32:b32|regin[7][4]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[3]   ; Lost Fanouts              ; regbank32:b32|regin[7][3]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[2]   ; Lost Fanouts              ; regbank32:b32|regin[7][2]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[1]   ; Lost Fanouts              ; regbank32:b32|regin[7][1]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[0]   ; Lost Fanouts              ; regbank32:b32|regin[7][0]                                                                       ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[31]  ; Lost Fanouts              ; regbank32:b32|regin[8][31]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[30]  ; Lost Fanouts              ; regbank32:b32|regin[8][30]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[29]  ; Lost Fanouts              ; regbank32:b32|regin[8][29]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[17]  ; Lost Fanouts              ; regbank32:b32|regin[8][17]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[27]  ; Lost Fanouts              ; regbank32:b32|regin[8][27]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[26]  ; Lost Fanouts              ; regbank32:b32|regin[8][26]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[25]  ; Lost Fanouts              ; regbank32:b32|regin[8][25]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[24]  ; Lost Fanouts              ; regbank32:b32|regin[8][24]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[23]  ; Lost Fanouts              ; regbank32:b32|regin[8][23]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[22]  ; Lost Fanouts              ; regbank32:b32|regin[8][22]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[21]  ; Lost Fanouts              ; regbank32:b32|regin[8][21]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[20]  ; Lost Fanouts              ; regbank32:b32|regin[8][20]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[19]  ; Lost Fanouts              ; regbank32:b32|regin[8][19]                                                                      ;
; regbank32:b32|r32:\r32_gen:8:registers|rout[18]  ; Lost Fanouts              ; regbank32:b32|regin[8][18]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[26] ; Lost Fanouts              ; regbank32:b32|regin[10][26]                                                                     ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[4]   ; Lost Fanouts              ; regbank32:b32|regin[9][4]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[3]   ; Lost Fanouts              ; regbank32:b32|regin[9][3]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[2]   ; Lost Fanouts              ; regbank32:b32|regin[9][2]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[1]   ; Lost Fanouts              ; regbank32:b32|regin[9][1]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[0]   ; Lost Fanouts              ; regbank32:b32|regin[9][0]                                                                       ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[31] ; Lost Fanouts              ; regbank32:b32|regin[10][31]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[30] ; Lost Fanouts              ; regbank32:b32|regin[10][30]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[29] ; Lost Fanouts              ; regbank32:b32|regin[10][29]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[28] ; Lost Fanouts              ; regbank32:b32|regin[10][28]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[27] ; Lost Fanouts              ; regbank32:b32|regin[10][27]                                                                     ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[5]   ; Lost Fanouts              ; regbank32:b32|regin[9][5]                                                                       ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[25] ; Lost Fanouts              ; regbank32:b32|regin[10][25]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[24] ; Lost Fanouts              ; regbank32:b32|regin[10][24]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[23] ; Lost Fanouts              ; regbank32:b32|regin[10][23]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[22] ; Lost Fanouts              ; regbank32:b32|regin[10][22]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[21] ; Lost Fanouts              ; regbank32:b32|regin[10][21]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[20] ; Lost Fanouts              ; regbank32:b32|regin[10][20]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[19] ; Lost Fanouts              ; regbank32:b32|regin[10][19]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[18] ; Lost Fanouts              ; regbank32:b32|regin[10][18]                                                                     ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[30]  ; Lost Fanouts              ; regbank32:b32|regin[5][30]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[16] ; Lost Fanouts              ; regbank32:b32|regin[10][16]                                                                     ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[16]  ; Lost Fanouts              ; regbank32:b32|regin[9][16]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[26]  ; Lost Fanouts              ; regbank32:b32|regin[9][26]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[25]  ; Lost Fanouts              ; regbank32:b32|regin[9][25]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[24]  ; Lost Fanouts              ; regbank32:b32|regin[9][24]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[23]  ; Lost Fanouts              ; regbank32:b32|regin[9][23]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[22]  ; Lost Fanouts              ; regbank32:b32|regin[9][22]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[21]  ; Lost Fanouts              ; regbank32:b32|regin[9][21]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[20]  ; Lost Fanouts              ; regbank32:b32|regin[9][20]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[19]  ; Lost Fanouts              ; regbank32:b32|regin[9][19]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[18]  ; Lost Fanouts              ; regbank32:b32|regin[9][18]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[17]  ; Lost Fanouts              ; regbank32:b32|regin[9][17]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[27]  ; Lost Fanouts              ; regbank32:b32|regin[9][27]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[15]  ; Lost Fanouts              ; regbank32:b32|regin[9][15]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[14]  ; Lost Fanouts              ; regbank32:b32|regin[9][14]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[13]  ; Lost Fanouts              ; regbank32:b32|regin[9][13]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[12]  ; Lost Fanouts              ; regbank32:b32|regin[9][12]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[11]  ; Lost Fanouts              ; regbank32:b32|regin[9][11]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[10]  ; Lost Fanouts              ; regbank32:b32|regin[9][10]                                                                      ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[9]   ; Lost Fanouts              ; regbank32:b32|regin[9][9]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[8]   ; Lost Fanouts              ; regbank32:b32|regin[9][8]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[7]   ; Lost Fanouts              ; regbank32:b32|regin[9][7]                                                                       ;
; regbank32:b32|r32:\r32_gen:9:registers|rout[6]   ; Lost Fanouts              ; regbank32:b32|regin[9][6]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[30]  ; Lost Fanouts              ; regbank32:b32|regin[6][30]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[8]   ; Lost Fanouts              ; regbank32:b32|regin[5][8]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[7]   ; Lost Fanouts              ; regbank32:b32|regin[5][7]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[6]   ; Lost Fanouts              ; regbank32:b32|regin[5][6]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[5]   ; Lost Fanouts              ; regbank32:b32|regin[5][5]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[4]   ; Lost Fanouts              ; regbank32:b32|regin[5][4]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[3]   ; Lost Fanouts              ; regbank32:b32|regin[5][3]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[2]   ; Lost Fanouts              ; regbank32:b32|regin[5][2]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[1]   ; Lost Fanouts              ; regbank32:b32|regin[5][1]                                                                       ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[0]   ; Lost Fanouts              ; regbank32:b32|regin[5][0]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[31]  ; Lost Fanouts              ; regbank32:b32|regin[6][31]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[9]   ; Lost Fanouts              ; regbank32:b32|regin[5][9]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[29]  ; Lost Fanouts              ; regbank32:b32|regin[6][29]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[28]  ; Lost Fanouts              ; regbank32:b32|regin[6][28]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[27]  ; Lost Fanouts              ; regbank32:b32|regin[6][27]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[26]  ; Lost Fanouts              ; regbank32:b32|regin[6][26]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[25]  ; Lost Fanouts              ; regbank32:b32|regin[6][25]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[24]  ; Lost Fanouts              ; regbank32:b32|regin[6][24]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[23]  ; Lost Fanouts              ; regbank32:b32|regin[6][23]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[22]  ; Lost Fanouts              ; regbank32:b32|regin[6][22]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[21]  ; Lost Fanouts              ; regbank32:b32|regin[6][21]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[20]  ; Lost Fanouts              ; regbank32:b32|regin[6][20]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[20]  ; Lost Fanouts              ; regbank32:b32|regin[5][20]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[31]  ; Lost Fanouts              ; regbank32:b32|regin[5][31]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[29]  ; Lost Fanouts              ; regbank32:b32|regin[5][29]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[28]  ; Lost Fanouts              ; regbank32:b32|regin[5][28]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[27]  ; Lost Fanouts              ; regbank32:b32|regin[5][27]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[26]  ; Lost Fanouts              ; regbank32:b32|regin[5][26]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[25]  ; Lost Fanouts              ; regbank32:b32|regin[5][25]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[24]  ; Lost Fanouts              ; regbank32:b32|regin[5][24]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[23]  ; Lost Fanouts              ; regbank32:b32|regin[5][23]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[22]  ; Lost Fanouts              ; regbank32:b32|regin[5][22]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[21]  ; Lost Fanouts              ; regbank32:b32|regin[5][21]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[19]  ; Lost Fanouts              ; regbank32:b32|regin[6][19]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[19]  ; Lost Fanouts              ; regbank32:b32|regin[5][19]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[18]  ; Lost Fanouts              ; regbank32:b32|regin[5][18]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[17]  ; Lost Fanouts              ; regbank32:b32|regin[5][17]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[16]  ; Lost Fanouts              ; regbank32:b32|regin[5][16]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[15]  ; Lost Fanouts              ; regbank32:b32|regin[5][15]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[14]  ; Lost Fanouts              ; regbank32:b32|regin[5][14]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[13]  ; Lost Fanouts              ; regbank32:b32|regin[5][13]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[12]  ; Lost Fanouts              ; regbank32:b32|regin[5][12]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[11]  ; Lost Fanouts              ; regbank32:b32|regin[5][11]                                                                      ;
; regbank32:b32|r32:\r32_gen:5:registers|rout[10]  ; Lost Fanouts              ; regbank32:b32|regin[5][10]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[18]  ; Lost Fanouts              ; regbank32:b32|regin[7][18]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[28]  ; Lost Fanouts              ; regbank32:b32|regin[7][28]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[27]  ; Lost Fanouts              ; regbank32:b32|regin[7][27]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[26]  ; Lost Fanouts              ; regbank32:b32|regin[7][26]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[25]  ; Lost Fanouts              ; regbank32:b32|regin[7][25]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[24]  ; Lost Fanouts              ; regbank32:b32|regin[7][24]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[23]  ; Lost Fanouts              ; regbank32:b32|regin[7][23]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[22]  ; Lost Fanouts              ; regbank32:b32|regin[7][22]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[21]  ; Lost Fanouts              ; regbank32:b32|regin[7][21]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[20]  ; Lost Fanouts              ; regbank32:b32|regin[7][20]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[19]  ; Lost Fanouts              ; regbank32:b32|regin[7][19]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[29]  ; Lost Fanouts              ; regbank32:b32|regin[7][29]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[17]  ; Lost Fanouts              ; regbank32:b32|regin[7][17]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[16]  ; Lost Fanouts              ; regbank32:b32|regin[7][16]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[15]  ; Lost Fanouts              ; regbank32:b32|regin[7][15]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[14]  ; Lost Fanouts              ; regbank32:b32|regin[7][14]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[13]  ; Lost Fanouts              ; regbank32:b32|regin[7][13]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[12]  ; Lost Fanouts              ; regbank32:b32|regin[7][12]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[11]  ; Lost Fanouts              ; regbank32:b32|regin[7][11]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[10]  ; Lost Fanouts              ; regbank32:b32|regin[7][10]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[9]   ; Lost Fanouts              ; regbank32:b32|regin[7][9]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[8]   ; Lost Fanouts              ; regbank32:b32|regin[7][8]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[8]   ; Lost Fanouts              ; regbank32:b32|regin[6][8]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[18]  ; Lost Fanouts              ; regbank32:b32|regin[6][18]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[17]  ; Lost Fanouts              ; regbank32:b32|regin[6][17]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[16]  ; Lost Fanouts              ; regbank32:b32|regin[6][16]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[15]  ; Lost Fanouts              ; regbank32:b32|regin[6][15]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[14]  ; Lost Fanouts              ; regbank32:b32|regin[6][14]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[13]  ; Lost Fanouts              ; regbank32:b32|regin[6][13]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[12]  ; Lost Fanouts              ; regbank32:b32|regin[6][12]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[11]  ; Lost Fanouts              ; regbank32:b32|regin[6][11]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[10]  ; Lost Fanouts              ; regbank32:b32|regin[6][10]                                                                      ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[9]   ; Lost Fanouts              ; regbank32:b32|regin[6][9]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[7]   ; Lost Fanouts              ; regbank32:b32|regin[7][7]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[7]   ; Lost Fanouts              ; regbank32:b32|regin[6][7]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[6]   ; Lost Fanouts              ; regbank32:b32|regin[6][6]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[5]   ; Lost Fanouts              ; regbank32:b32|regin[6][5]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[4]   ; Lost Fanouts              ; regbank32:b32|regin[6][4]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[3]   ; Lost Fanouts              ; regbank32:b32|regin[6][3]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[2]   ; Lost Fanouts              ; regbank32:b32|regin[6][2]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[1]   ; Lost Fanouts              ; regbank32:b32|regin[6][1]                                                                       ;
; regbank32:b32|r32:\r32_gen:6:registers|rout[0]   ; Lost Fanouts              ; regbank32:b32|regin[6][0]                                                                       ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[31]  ; Lost Fanouts              ; regbank32:b32|regin[7][31]                                                                      ;
; regbank32:b32|r32:\r32_gen:7:registers|rout[30]  ; Lost Fanouts              ; regbank32:b32|regin[7][30]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[22] ; Lost Fanouts              ; regbank32:b32|regin[14][22]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[0]  ; Lost Fanouts              ; regbank32:b32|regin[13][0]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[31] ; Lost Fanouts              ; regbank32:b32|regin[14][31]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[30] ; Lost Fanouts              ; regbank32:b32|regin[14][30]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[29] ; Lost Fanouts              ; regbank32:b32|regin[14][29]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[28] ; Lost Fanouts              ; regbank32:b32|regin[14][28]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[27] ; Lost Fanouts              ; regbank32:b32|regin[14][27]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[26] ; Lost Fanouts              ; regbank32:b32|regin[14][26]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[25] ; Lost Fanouts              ; regbank32:b32|regin[14][25]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[24] ; Lost Fanouts              ; regbank32:b32|regin[14][24]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[23] ; Lost Fanouts              ; regbank32:b32|regin[14][23]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[1]  ; Lost Fanouts              ; regbank32:b32|regin[13][1]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[21] ; Lost Fanouts              ; regbank32:b32|regin[14][21]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[20] ; Lost Fanouts              ; regbank32:b32|regin[14][20]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[19] ; Lost Fanouts              ; regbank32:b32|regin[14][19]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[18] ; Lost Fanouts              ; regbank32:b32|regin[14][18]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[17] ; Lost Fanouts              ; regbank32:b32|regin[14][17]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[16] ; Lost Fanouts              ; regbank32:b32|regin[14][16]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[15] ; Lost Fanouts              ; regbank32:b32|regin[14][15]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[14] ; Lost Fanouts              ; regbank32:b32|regin[14][14]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[13] ; Lost Fanouts              ; regbank32:b32|regin[14][13]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[12] ; Lost Fanouts              ; regbank32:b32|regin[14][12]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[12] ; Lost Fanouts              ; regbank32:b32|regin[13][12]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[22] ; Lost Fanouts              ; regbank32:b32|regin[13][22]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[21] ; Lost Fanouts              ; regbank32:b32|regin[13][21]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[20] ; Lost Fanouts              ; regbank32:b32|regin[13][20]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[19] ; Lost Fanouts              ; regbank32:b32|regin[13][19]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[18] ; Lost Fanouts              ; regbank32:b32|regin[13][18]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[17] ; Lost Fanouts              ; regbank32:b32|regin[13][17]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[16] ; Lost Fanouts              ; regbank32:b32|regin[13][16]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[15] ; Lost Fanouts              ; regbank32:b32|regin[13][15]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[14] ; Lost Fanouts              ; regbank32:b32|regin[13][14]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[13] ; Lost Fanouts              ; regbank32:b32|regin[13][13]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[11] ; Lost Fanouts              ; regbank32:b32|regin[14][11]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[11] ; Lost Fanouts              ; regbank32:b32|regin[13][11]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[10] ; Lost Fanouts              ; regbank32:b32|regin[13][10]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[9]  ; Lost Fanouts              ; regbank32:b32|regin[13][9]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[8]  ; Lost Fanouts              ; regbank32:b32|regin[13][8]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[7]  ; Lost Fanouts              ; regbank32:b32|regin[13][7]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[6]  ; Lost Fanouts              ; regbank32:b32|regin[13][6]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[5]  ; Lost Fanouts              ; regbank32:b32|regin[13][5]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[4]  ; Lost Fanouts              ; regbank32:b32|regin[13][4]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[3]  ; Lost Fanouts              ; regbank32:b32|regin[13][3]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[2]  ; Lost Fanouts              ; regbank32:b32|regin[13][2]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[10] ; Lost Fanouts              ; regbank32:b32|regin[15][10]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[20] ; Lost Fanouts              ; regbank32:b32|regin[15][20]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[19] ; Lost Fanouts              ; regbank32:b32|regin[15][19]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[18] ; Lost Fanouts              ; regbank32:b32|regin[15][18]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[17] ; Lost Fanouts              ; regbank32:b32|regin[15][17]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[16] ; Lost Fanouts              ; regbank32:b32|regin[15][16]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[15] ; Lost Fanouts              ; regbank32:b32|regin[15][15]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[14] ; Lost Fanouts              ; regbank32:b32|regin[15][14]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[13] ; Lost Fanouts              ; regbank32:b32|regin[15][13]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[12] ; Lost Fanouts              ; regbank32:b32|regin[15][12]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[11] ; Lost Fanouts              ; regbank32:b32|regin[15][11]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[21] ; Lost Fanouts              ; regbank32:b32|regin[15][21]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[9]  ; Lost Fanouts              ; regbank32:b32|regin[15][9]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[8]  ; Lost Fanouts              ; regbank32:b32|regin[15][8]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[7]  ; Lost Fanouts              ; regbank32:b32|regin[15][7]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[6]  ; Lost Fanouts              ; regbank32:b32|regin[15][6]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[5]  ; Lost Fanouts              ; regbank32:b32|regin[15][5]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[4]  ; Lost Fanouts              ; regbank32:b32|regin[15][4]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[3]  ; Lost Fanouts              ; regbank32:b32|regin[15][3]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[2]  ; Lost Fanouts              ; regbank32:b32|regin[15][2]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[1]  ; Lost Fanouts              ; regbank32:b32|regin[15][1]                                                                      ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[0]  ; Lost Fanouts              ; regbank32:b32|regin[15][0]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[0]  ; Lost Fanouts              ; regbank32:b32|regin[14][0]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[10] ; Lost Fanouts              ; regbank32:b32|regin[14][10]                                                                     ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[9]  ; Lost Fanouts              ; regbank32:b32|regin[14][9]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[8]  ; Lost Fanouts              ; regbank32:b32|regin[14][8]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[7]  ; Lost Fanouts              ; regbank32:b32|regin[14][7]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[6]  ; Lost Fanouts              ; regbank32:b32|regin[14][6]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[5]  ; Lost Fanouts              ; regbank32:b32|regin[14][5]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[4]  ; Lost Fanouts              ; regbank32:b32|regin[14][4]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[3]  ; Lost Fanouts              ; regbank32:b32|regin[14][3]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[2]  ; Lost Fanouts              ; regbank32:b32|regin[14][2]                                                                      ;
; regbank32:b32|r32:\r32_gen:14:registers|rout[1]  ; Lost Fanouts              ; regbank32:b32|regin[14][1]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[23] ; Lost Fanouts              ; regbank32:b32|regin[13][23]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[31] ; Lost Fanouts              ; regbank32:b32|regin[15][31]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[30] ; Lost Fanouts              ; regbank32:b32|regin[15][30]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[29] ; Lost Fanouts              ; regbank32:b32|regin[15][29]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[28] ; Lost Fanouts              ; regbank32:b32|regin[15][28]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[27] ; Lost Fanouts              ; regbank32:b32|regin[15][27]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[26] ; Lost Fanouts              ; regbank32:b32|regin[15][26]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[25] ; Lost Fanouts              ; regbank32:b32|regin[15][25]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[24] ; Lost Fanouts              ; regbank32:b32|regin[15][24]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[23] ; Lost Fanouts              ; regbank32:b32|regin[15][23]                                                                     ;
; regbank32:b32|r32:\r32_gen:15:registers|rout[22] ; Lost Fanouts              ; regbank32:b32|regin[15][22]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[14] ; Lost Fanouts              ; regbank32:b32|regin[11][14]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[24] ; Lost Fanouts              ; regbank32:b32|regin[11][24]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[23] ; Lost Fanouts              ; regbank32:b32|regin[11][23]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[22] ; Lost Fanouts              ; regbank32:b32|regin[11][22]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[21] ; Lost Fanouts              ; regbank32:b32|regin[11][21]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[20] ; Lost Fanouts              ; regbank32:b32|regin[11][20]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[19] ; Lost Fanouts              ; regbank32:b32|regin[11][19]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[18] ; Lost Fanouts              ; regbank32:b32|regin[11][18]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[17] ; Lost Fanouts              ; regbank32:b32|regin[11][17]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[16] ; Lost Fanouts              ; regbank32:b32|regin[11][16]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[15] ; Lost Fanouts              ; regbank32:b32|regin[11][15]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[25] ; Lost Fanouts              ; regbank32:b32|regin[11][25]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[13] ; Lost Fanouts              ; regbank32:b32|regin[11][13]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[12] ; Lost Fanouts              ; regbank32:b32|regin[11][12]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[11] ; Lost Fanouts              ; regbank32:b32|regin[11][11]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[10] ; Lost Fanouts              ; regbank32:b32|regin[11][10]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[9]  ; Lost Fanouts              ; regbank32:b32|regin[11][9]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[8]  ; Lost Fanouts              ; regbank32:b32|regin[11][8]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[7]  ; Lost Fanouts              ; regbank32:b32|regin[11][7]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[6]  ; Lost Fanouts              ; regbank32:b32|regin[11][6]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[5]  ; Lost Fanouts              ; regbank32:b32|regin[11][5]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[4]  ; Lost Fanouts              ; regbank32:b32|regin[11][4]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[4]  ; Lost Fanouts              ; regbank32:b32|regin[10][4]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[14] ; Lost Fanouts              ; regbank32:b32|regin[10][14]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[13] ; Lost Fanouts              ; regbank32:b32|regin[10][13]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[12] ; Lost Fanouts              ; regbank32:b32|regin[10][12]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[11] ; Lost Fanouts              ; regbank32:b32|regin[10][11]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[10] ; Lost Fanouts              ; regbank32:b32|regin[10][10]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[9]  ; Lost Fanouts              ; regbank32:b32|regin[10][9]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[8]  ; Lost Fanouts              ; regbank32:b32|regin[10][8]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[7]  ; Lost Fanouts              ; regbank32:b32|regin[10][7]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[6]  ; Lost Fanouts              ; regbank32:b32|regin[10][6]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[5]  ; Lost Fanouts              ; regbank32:b32|regin[10][5]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[3]  ; Lost Fanouts              ; regbank32:b32|regin[11][3]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[3]  ; Lost Fanouts              ; regbank32:b32|regin[10][3]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[2]  ; Lost Fanouts              ; regbank32:b32|regin[10][2]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[1]  ; Lost Fanouts              ; regbank32:b32|regin[10][1]                                                                      ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[0]  ; Lost Fanouts              ; regbank32:b32|regin[10][0]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[31] ; Lost Fanouts              ; regbank32:b32|regin[11][31]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[30] ; Lost Fanouts              ; regbank32:b32|regin[11][30]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[29] ; Lost Fanouts              ; regbank32:b32|regin[11][29]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[28] ; Lost Fanouts              ; regbank32:b32|regin[11][28]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[27] ; Lost Fanouts              ; regbank32:b32|regin[11][27]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[26] ; Lost Fanouts              ; regbank32:b32|regin[11][26]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[2]  ; Lost Fanouts              ; regbank32:b32|regin[12][2]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[12] ; Lost Fanouts              ; regbank32:b32|regin[12][12]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[11] ; Lost Fanouts              ; regbank32:b32|regin[12][11]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[10] ; Lost Fanouts              ; regbank32:b32|regin[12][10]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[9]  ; Lost Fanouts              ; regbank32:b32|regin[12][9]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[8]  ; Lost Fanouts              ; regbank32:b32|regin[12][8]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[7]  ; Lost Fanouts              ; regbank32:b32|regin[12][7]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[6]  ; Lost Fanouts              ; regbank32:b32|regin[12][6]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[5]  ; Lost Fanouts              ; regbank32:b32|regin[12][5]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[4]  ; Lost Fanouts              ; regbank32:b32|regin[12][4]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[3]  ; Lost Fanouts              ; regbank32:b32|regin[12][3]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[13] ; Lost Fanouts              ; regbank32:b32|regin[12][13]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[1]  ; Lost Fanouts              ; regbank32:b32|regin[12][1]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[0]  ; Lost Fanouts              ; regbank32:b32|regin[12][0]                                                                      ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[31] ; Lost Fanouts              ; regbank32:b32|regin[13][31]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[30] ; Lost Fanouts              ; regbank32:b32|regin[13][30]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[29] ; Lost Fanouts              ; regbank32:b32|regin[13][29]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[28] ; Lost Fanouts              ; regbank32:b32|regin[13][28]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[27] ; Lost Fanouts              ; regbank32:b32|regin[13][27]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[26] ; Lost Fanouts              ; regbank32:b32|regin[13][26]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[25] ; Lost Fanouts              ; regbank32:b32|regin[13][25]                                                                     ;
; regbank32:b32|r32:\r32_gen:13:registers|rout[24] ; Lost Fanouts              ; regbank32:b32|regin[13][24]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[24] ; Lost Fanouts              ; regbank32:b32|regin[12][24]                                                                     ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[2]  ; Lost Fanouts              ; regbank32:b32|regin[11][2]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[1]  ; Lost Fanouts              ; regbank32:b32|regin[11][1]                                                                      ;
; regbank32:b32|r32:\r32_gen:11:registers|rout[0]  ; Lost Fanouts              ; regbank32:b32|regin[11][0]                                                                      ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[31] ; Lost Fanouts              ; regbank32:b32|regin[12][31]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[30] ; Lost Fanouts              ; regbank32:b32|regin[12][30]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[29] ; Lost Fanouts              ; regbank32:b32|regin[12][29]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[28] ; Lost Fanouts              ; regbank32:b32|regin[12][28]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[27] ; Lost Fanouts              ; regbank32:b32|regin[12][27]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[26] ; Lost Fanouts              ; regbank32:b32|regin[12][26]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[25] ; Lost Fanouts              ; regbank32:b32|regin[12][25]                                                                     ;
; regbank32:b32|r32:\r32_gen:10:registers|rout[15] ; Lost Fanouts              ; regbank32:b32|regin[10][15]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[23] ; Lost Fanouts              ; regbank32:b32|regin[12][23]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[22] ; Lost Fanouts              ; regbank32:b32|regin[12][22]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[21] ; Lost Fanouts              ; regbank32:b32|regin[12][21]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[20] ; Lost Fanouts              ; regbank32:b32|regin[12][20]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[19] ; Lost Fanouts              ; regbank32:b32|regin[12][19]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[18] ; Lost Fanouts              ; regbank32:b32|regin[12][18]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[17] ; Lost Fanouts              ; regbank32:b32|regin[12][17]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[16] ; Lost Fanouts              ; regbank32:b32|regin[12][16]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[15] ; Lost Fanouts              ; regbank32:b32|regin[12][15]                                                                     ;
; regbank32:b32|r32:\r32_gen:12:registers|rout[14] ; Lost Fanouts              ; regbank32:b32|regin[12][14]                                                                     ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memctrl:mem|sprom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; rom.hex              ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_6u14      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memctrl:mem|dpram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                         ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_a814      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; memctrl:mem|sprom:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 16384                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memctrl:mem|dpram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "r32:pc"                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memctrl:mem|dpram:ram"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memctrl:mem"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ap1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wen       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ren       ; Input  ; Info     ; Stuck at GND                                                                        ;
; dp1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; unaligned ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu32:a32"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; op[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; except ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; etype  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; extend ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:15:registers"                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:14:registers"                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:13:registers"                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:12:registers"                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:11:registers"                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:10:registers"                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:9:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:8:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:7:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:6:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:5:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:4:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:3:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:2:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:1:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32|r32:\r32_gen:0:registers"                                              ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regbank32:b32"                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; regp3 ; Input  ; Info     ; Stuck at GND                                                                        ;
; rout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     ENA               ; 72                          ;
;     plain             ; 82                          ;
; arriav_io_obuf        ; 89                          ;
; arriav_lcell_comb     ; 25                          ;
;     arith             ; 24                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 110                         ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 0.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 10 10:24:41 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testpga -c testpga
Warning (125092): Tcl Script File ddr3.sip not found
    Info (125063): set_global_assignment -name SIP_FILE ddr3.sip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file typelib.vhd
    Info (12022): Found design unit 1: types File: /home/arecascino/risc16-vhdl/typelib.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file pipeline.vhd
    Info (12022): Found design unit 1: de0_nano_soc_baseline-r32 File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.vhdl
    Info (12023): Found entity 1: de0_nano_soc_baseline File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file rfile.vhd
    Info (12022): Found design unit 1: regbank32-bank File: /home/arecascino/risc16-vhdl/rfile.vhd Line: 21
    Info (12023): Found entity 1: regbank32 File: /home/arecascino/risc16-vhdl/rfile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: r32-register32 File: /home/arecascino/risc16-vhdl/register.vhd Line: 13
    Info (12023): Found entity 1: r32 File: /home/arecascino/risc16-vhdl/register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu32-alu File: /home/arecascino/risc16-vhdl/alu.vhd Line: 17
    Info (12023): Found entity 1: alu32 File: /home/arecascino/risc16-vhdl/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sprom.vhd
    Info (12022): Found design unit 1: sprom-SYN File: /home/arecascino/risc16-vhdl/sprom.vhd Line: 54
    Info (12023): Found entity 1: sprom File: /home/arecascino/risc16-vhdl/sprom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN File: /home/arecascino/risc16-vhdl/dpram.vhd Line: 61
    Info (12023): Found entity 1: dpram File: /home/arecascino/risc16-vhdl/dpram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mcontroller.vhd
    Info (12022): Found design unit 1: memctrl-mctl File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 17
    Info (12023): Found entity 1: memctrl File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetchunit-ifu File: /home/arecascino/risc16-vhdl/fetch.vhd Line: 18
    Info (12023): Found entity 1: fetchunit File: /home/arecascino/risc16-vhdl/fetch.vhd Line: 4
Info (12127): Elaborating entity "de0_nano_soc_baseline" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(8): used implicit default value for signal "ADC_CONVST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 8
Warning (10541): VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(9): used implicit default value for signal "ADC_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 9
Warning (10541): VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(10): used implicit default value for signal "ADC_SDI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 10
Warning (10540): VHDL Signal Declaration warning at pipeline.vhd(42): used explicit default value for signal "port3" because signal was never assigned a value File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(45): object "regout2" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(47): object "aluexcept" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(48): object "aluetype" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(52): object "alutop" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at pipeline.vhd(53): used explicit default value for signal "macclen" because signal was never assigned a value File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at pipeline.vhd(54): used explicit default value for signal "maccadd" because signal was never assigned a value File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at pipeline.vhd(55): used explicit default value for signal "maccwen" because signal was never assigned a value File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at pipeline.vhd(56): used explicit default value for signal "maccren" because signal was never assigned a value File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(57): object "maccdat" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(58): object "maccuna" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(59): object "maccrdy" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(60): used implicit default value for signal "pcin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(61): object "pcout" assigned a value but never read File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 61
Info (12128): Elaborating entity "regbank32" for hierarchy "regbank32:b32" File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 65
Info (12128): Elaborating entity "r32" for hierarchy "regbank32:b32|r32:\r32_gen:0:registers" File: /home/arecascino/risc16-vhdl/rfile.vhd Line: 36
Info (12128): Elaborating entity "alu32" for hierarchy "alu32:a32" File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 66
Info (12128): Elaborating entity "memctrl" for hierarchy "memctrl:mem" File: /home/arecascino/risc16-vhdl/pipeline.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at mcontroller.vhd(49): used implicit default value for signal "ramaddrb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at mcontroller.vhd(51): object "ramoutb" assigned a value but never read File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 51
Warning (10541): VHDL Signal Declaration warning at mcontroller.vhd(53): used implicit default value for signal "enable_b_r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at mcontroller.vhd(54): used implicit default value for signal "enable_a_w" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at mcontroller.vhd(55): used implicit default value for signal "enable_b_w" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at mcontroller.vhd(58): used implicit default value for signal "ramina" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at mcontroller.vhd(59): used implicit default value for signal "raminb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 59
Info (12128): Elaborating entity "sprom" for hierarchy "memctrl:mem|sprom:rom" File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "memctrl:mem|sprom:rom|altsyncram:altsyncram_component" File: /home/arecascino/risc16-vhdl/sprom.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "memctrl:mem|sprom:rom|altsyncram:altsyncram_component" File: /home/arecascino/risc16-vhdl/sprom.vhd Line: 61
Info (12133): Instantiated megafunction "memctrl:mem|sprom:rom|altsyncram:altsyncram_component" with the following parameter: File: /home/arecascino/risc16-vhdl/sprom.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rom.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6u14.tdf
    Info (12023): Found entity 1: altsyncram_6u14 File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6u14" for hierarchy "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated" File: /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/arecascino/risc16-vhdl/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|decode_5la:rden_decode" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/arecascino/risc16-vhdl/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|mux_2hb:mux2" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 42
Info (12128): Elaborating entity "dpram" for hierarchy "memctrl:mem|dpram:ram" File: /home/arecascino/risc16-vhdl/mcontroller.vhd Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "memctrl:mem|dpram:ram|altsyncram:altsyncram_component" File: /home/arecascino/risc16-vhdl/dpram.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "memctrl:mem|dpram:ram|altsyncram:altsyncram_component" File: /home/arecascino/risc16-vhdl/dpram.vhd Line: 70
Info (12133): Instantiated megafunction "memctrl:mem|dpram:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/arecascino/risc16-vhdl/dpram.vhd Line: 70
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a814.tdf
    Info (12023): Found entity 1: altsyncram_a814 File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_a814" for hierarchy "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated" File: /home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/arecascino/risc16-vhdl/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|decode_dla:decode2" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/arecascino/risc16-vhdl/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|mux_ahb:mux4" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 54
Warning (12161): Node "r32:pc|enable" is stuck at GND because node is in wire loop and does not have a source File: /home/arecascino/risc16-vhdl/register.vhd Line: 9
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a0" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 56
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a1" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 94
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a2" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 132
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a3" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 170
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a4" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 208
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a5" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 246
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a6" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 284
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a7" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 322
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a8" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 360
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a9" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 398
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a10" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 436
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a11" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 474
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a12" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 512
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a13" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 550
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a14" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 588
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a15" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 626
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a16" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 664
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a17" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 702
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a18" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 740
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a19" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 778
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a20" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 816
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a21" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 854
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a22" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 892
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a23" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 930
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a24" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 968
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a25" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1006
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a26" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1044
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a27" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1082
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a28" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1120
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a29" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1158
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a30" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1196
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a31" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1234
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a32" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1272
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a33" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1310
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a34" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1348
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a35" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1386
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a36" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1424
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a37" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1462
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a38" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1500
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a39" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1538
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a40" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1576
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a41" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1614
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a42" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1652
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a43" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1690
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a44" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1728
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a45" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1766
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a46" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1804
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a47" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1842
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a48" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1880
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a49" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1918
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a50" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1956
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a51" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 1994
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a52" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2032
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a53" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2070
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a54" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2108
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a55" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2146
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a56" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2184
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a57" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2222
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a58" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2260
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a59" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2298
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a60" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2336
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a61" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2374
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a62" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2412
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a63" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2450
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a64" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2488
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a65" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2526
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a66" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2564
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a67" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2602
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a68" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2640
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a69" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2678
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a70" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2716
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a71" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2754
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a72" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2792
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a73" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2830
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a74" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2868
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a75" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2906
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a76" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2944
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a77" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 2982
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a78" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3020
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a79" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3058
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a80" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3096
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a81" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3134
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a82" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3172
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a83" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3210
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a84" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3248
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a85" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3286
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a86" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3324
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a87" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3362
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a88" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3400
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a89" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3438
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a90" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3476
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a91" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3514
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a92" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3552
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a93" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3590
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a94" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3628
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a95" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3666
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a96" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3704
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a97" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3742
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a98" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3780
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a99" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3818
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a100" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3856
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a101" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3894
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a102" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3932
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a103" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 3970
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a104" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4008
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a105" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4046
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a106" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4084
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a107" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4122
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a108" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4160
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a109" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4198
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a110" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4236
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a111" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4274
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a112" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4312
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a113" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4350
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a114" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4388
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a115" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4426
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a116" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4464
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a117" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4502
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a118" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4540
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a119" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4578
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a120" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4616
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a121" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4654
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a122" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4692
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a123" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4730
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a124" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4768
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a125" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4806
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a126" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4844
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a127" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4882
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a128" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4920
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a129" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4958
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a130" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 4996
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a131" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5034
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a132" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5072
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a133" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5110
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a134" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5148
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a135" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5186
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a136" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5224
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a137" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5262
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a138" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5300
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a139" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5338
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a140" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5376
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a141" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5414
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a142" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5452
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a143" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5490
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a144" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5528
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a145" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5566
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a146" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5604
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a147" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5642
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a148" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5680
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a149" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5718
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a150" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5756
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a151" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5794
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a152" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5832
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a153" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5870
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a154" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5908
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a155" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5946
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a156" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 5984
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a157" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6022
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a158" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6060
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a159" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6098
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a160" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6136
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a161" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6174
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a162" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6212
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a163" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6250
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a164" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6288
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a165" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6326
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a166" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6364
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a167" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6402
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a168" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6440
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a169" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6478
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a170" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6516
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a171" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6554
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a172" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6592
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a173" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6630
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a174" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6668
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a175" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6706
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a176" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6744
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a177" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6782
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a178" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6820
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a179" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6858
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a180" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6896
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a181" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6934
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a182" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 6972
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a183" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7010
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a184" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7048
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a185" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7086
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a186" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7124
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a187" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7162
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a188" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7200
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a189" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7238
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a190" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7276
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a191" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7314
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a192" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7352
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a193" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7390
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a194" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7428
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a195" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7466
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a196" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7504
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a197" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7542
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a198" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7580
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a199" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7618
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a200" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7656
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a201" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7694
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a202" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7732
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a203" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7770
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a204" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7808
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a205" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7846
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a206" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7884
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a207" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7922
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a208" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7960
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a209" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 7998
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a210" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8036
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a211" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8074
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a212" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8112
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a213" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8150
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a214" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8188
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a215" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8226
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a216" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8264
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a217" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8302
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a218" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8340
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a219" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8378
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a220" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8416
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a221" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8454
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a222" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8492
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a223" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8530
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a224" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8568
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a225" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8606
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a226" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8644
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a227" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8682
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a228" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8720
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a229" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8758
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a230" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8796
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a231" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8834
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a232" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8872
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a233" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8910
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a234" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8948
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a235" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 8986
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a236" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9024
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a237" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9062
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a238" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9100
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a239" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9138
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a240" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9176
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a241" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9214
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a242" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9252
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a243" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9290
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a244" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9328
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a245" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9366
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a246" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9404
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a247" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9442
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a248" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9480
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a249" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9518
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a250" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9556
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a251" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9594
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a252" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9632
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a253" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9670
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a254" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9708
        Warning (14320): Synthesized away node "memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a255" File: /home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf Line: 9746
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a0" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 43
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a1" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 66
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a2" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 89
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a3" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 112
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a4" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 135
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a5" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 158
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a6" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 181
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a7" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 204
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a8" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 227
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a9" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 250
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a10" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 273
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a11" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 296
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a12" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 319
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a13" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 342
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a14" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 365
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a15" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 388
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a16" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 411
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a17" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 434
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a18" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 457
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a19" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 480
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a20" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 503
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a21" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 526
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a22" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 549
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a23" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 572
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a24" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 595
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a25" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 618
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a26" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 641
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a27" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 664
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a28" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 687
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a29" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 710
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a30" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 733
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a31" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 756
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a32" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 779
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a33" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 802
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a34" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 825
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a35" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 848
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a36" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 871
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a37" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 894
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a38" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 917
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a39" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 940
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a40" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 963
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a41" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 986
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a42" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1009
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a43" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1032
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a44" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1055
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a45" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1078
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a46" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1101
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a47" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1124
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a48" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1147
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a49" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1170
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a50" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1193
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a51" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1216
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a52" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1239
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a53" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1262
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a54" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1285
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a55" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1308
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a56" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1331
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a57" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1354
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a58" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1377
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a59" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1400
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a60" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1423
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a61" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1446
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a62" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1469
        Warning (14320): Synthesized away node "memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a63" File: /home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf Line: 1492
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 12
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 13
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 14
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 15
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 8
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 9
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1008 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 6
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 7
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 64
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 64
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 66
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 66
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 66
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl Line: 66
Info (21057): Implemented 264 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 89 bidirectional pins
    Info (21061): Implemented 154 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 454 warnings
    Info: Peak virtual memory: 1238 megabytes
    Info: Processing ended: Wed Jan 10 10:24:55 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:34


