@E: CG288 :"E:\grade-3_2\isp_project\testverilog\key.v":7:20:7:22|Expecting delimiter: , or ;
@E: CS187 :"E:\grade-3_2\isp_project\testverilog\key.v":10:0:10:8|Expecting endmodule

