// Seed: 579175371
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd36
) (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input wor id_3,
    output supply0 id_4,
    input uwire id_5
    , id_21,
    input tri id_6,
    input supply1 _id_7,
    output logic id_8,
    output logic id_9,
    output wire id_10,
    input supply1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    input wand id_15,
    output uwire id_16,
    input wand id_17,
    input wand id_18
    , id_22,
    input tri id_19
);
  initial id_9 = #1 1 ? "" : id_19;
  logic id_23 = "";
  always @(negedge 1'b0 < -1'b0) id_8 = -1;
  logic [7:0] id_24;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21,
      id_21,
      id_21,
      id_22
  );
  assign id_24[id_7] = id_0;
endmodule
