// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xdilate_hls.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XDilate_hls_CfgInitialize(XDilate_hls *InstancePtr, XDilate_hls_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_bus_BaseAddress = ConfigPtr->Control_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XDilate_hls_Start(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL) & 0x80;
    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XDilate_hls_IsDone(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XDilate_hls_IsIdle(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XDilate_hls_IsReady(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XDilate_hls_EnableAutoRestart(XDilate_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL, 0x80);
}

void XDilate_hls_DisableAutoRestart(XDilate_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_AP_CTRL, 0);
}

void XDilate_hls_Set_rows(XDilate_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_ROWS_DATA, Data);
}

u32 XDilate_hls_Get_rows(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_ROWS_DATA);
    return Data;
}

void XDilate_hls_Set_cols(XDilate_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_COLS_DATA, Data);
}

u32 XDilate_hls_Get_cols(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_COLS_DATA);
    return Data;
}

void XDilate_hls_Set_channels(XDilate_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_CHANNELS_DATA, Data);
}

u32 XDilate_hls_Get_channels(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_CHANNELS_DATA);
    return Data;
}

void XDilate_hls_Set_mode(XDilate_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_MODE_DATA, Data);
}

u32 XDilate_hls_Get_mode(XDilate_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_MODE_DATA);
    return Data;
}

void XDilate_hls_InterruptGlobalEnable(XDilate_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_GIE, 1);
}

void XDilate_hls_InterruptGlobalDisable(XDilate_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_GIE, 0);
}

void XDilate_hls_InterruptEnable(XDilate_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_IER);
    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_IER, Register | Mask);
}

void XDilate_hls_InterruptDisable(XDilate_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_IER);
    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_IER, Register & (~Mask));
}

void XDilate_hls_InterruptClear(XDilate_hls *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDilate_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_ISR, Mask);
}

u32 XDilate_hls_InterruptGetEnabled(XDilate_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_IER);
}

u32 XDilate_hls_InterruptGetStatus(XDilate_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDilate_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XDILATE_HLS_CONTROL_BUS_ADDR_ISR);
}

