 ```verilog
always @(posedge clk) begin
    if (vibrate_mode)
        motor <= 1'b1;
    else if (ring)
        ringer <= 1'b1;
    else
        motor <= 1'b0;
end

assign ringer = ringer == 1'b1 ? 1'b1 : 1'b0;
assign motor = motor == 1'b1 ? 1'b1 : 1'b0;
endmodule