Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan  4 17:41:30 2018
| Host         : DESKTOP-21QJ68E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGAsetup_timing_summary_routed.rpt -rpx VGAsetup_timing_summary_routed.rpx
| Design       : VGAsetup
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: _clk_22/curr_num_reg[21]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: _clk_25MHz/curr_num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.531        0.000                      0                   24        0.252        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.531        0.000                      0                   24        0.252        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.920ns (77.828%)  route 0.547ns (22.172%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  _clk_22/curr_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    _clk_22/curr_num_reg[12]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  _clk_22/curr_num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    _clk_22/curr_num_reg[16]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.603 r  _clk_22/curr_num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.603    _clk_22/curr_num_reg[20]_i_1_n_6
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506    14.847    _clk_22/CLK
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[21]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.062    15.134    _clk_22/curr_num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.809ns (76.783%)  route 0.547ns (23.217%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  _clk_22/curr_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    _clk_22/curr_num_reg[12]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  _clk_22/curr_num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    _clk_22/curr_num_reg[16]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.492 r  _clk_22/curr_num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.492    _clk_22/curr_num_reg[20]_i_1_n_7
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506    14.847    _clk_22/CLK
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[20]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.062    15.134    _clk_22/curr_num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.806ns (76.753%)  route 0.547ns (23.247%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  _clk_22/curr_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    _clk_22/curr_num_reg[12]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.489 r  _clk_22/curr_num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.489    _clk_22/curr_num_reg[16]_i_1_n_6
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.505    14.846    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[17]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.062    15.133    _clk_22/curr_num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.785ns (76.544%)  route 0.547ns (23.456%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  _clk_22/curr_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    _clk_22/curr_num_reg[12]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.468 r  _clk_22/curr_num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.468    _clk_22/curr_num_reg[16]_i_1_n_4
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.505    14.846    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[19]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.062    15.133    _clk_22/curr_num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.711ns (75.775%)  route 0.547ns (24.225%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  _clk_22/curr_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    _clk_22/curr_num_reg[12]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.394 r  _clk_22/curr_num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.394    _clk_22/curr_num_reg[16]_i_1_n_5
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.505    14.846    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[18]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.062    15.133    _clk_22/curr_num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.695ns (75.602%)  route 0.547ns (24.398%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  _clk_22/curr_num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    _clk_22/curr_num_reg[12]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.378 r  _clk_22/curr_num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.378    _clk_22/curr_num_reg[16]_i_1_n_7
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.505    14.846    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[16]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.062    15.133    _clk_22/curr_num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 1.692ns (75.570%)  route 0.547ns (24.430%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.375 r  _clk_22/curr_num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.375    _clk_22/curr_num_reg[12]_i_1_n_6
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[13]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.062    15.131    _clk_22/curr_num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.671ns (75.338%)  route 0.547ns (24.662%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.354 r  _clk_22/curr_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.354    _clk_22/curr_num_reg[12]_i_1_n_4
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[15]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.062    15.131    _clk_22/curr_num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.597ns (74.487%)  route 0.547ns (25.513%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.280 r  _clk_22/curr_num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.280    _clk_22/curr_num_reg[12]_i_1_n_5
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[14]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.062    15.131    _clk_22/curr_num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 _clk_22/curr_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.581ns (74.295%)  route 0.547ns (25.705%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.615     5.136    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  _clk_22/curr_num_reg[1]/Q
                         net (fo=1, routed)           0.538     6.130    _clk_22/curr_num_reg_n_0_[1]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  _clk_22/curr_num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.813    _clk_22/curr_num_reg[0]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  _clk_22/curr_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    _clk_22/curr_num_reg[4]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  _clk_22/curr_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    _clk_22/curr_num_reg[8]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.264 r  _clk_22/curr_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.264    _clk_22/curr_num_reg[12]_i_1_n_7
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[12]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.062    15.131    _clk_22/curr_num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  7.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.581     1.464    _clk_22/CLK
    SLICE_X7Y26          FDRE                                         r  _clk_22/curr_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  _clk_22/curr_num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.713    _clk_22/curr_num_reg_n_0_[11]
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  _clk_22/curr_num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    _clk_22/curr_num_reg[8]_i_1_n_4
    SLICE_X7Y26          FDRE                                         r  _clk_22/curr_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     1.976    _clk_22/CLK
    SLICE_X7Y26          FDRE                                         r  _clk_22/curr_num_reg[11]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    _clk_22/curr_num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  _clk_22/curr_num_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    _clk_22/curr_num_reg_n_0_[15]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  _clk_22/curr_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    _clk_22/curr_num_reg[12]_i_1_n_4
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    _clk_22/curr_num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  _clk_22/curr_num_reg[19]/Q
                         net (fo=1, routed)           0.108     1.715    _clk_22/curr_num_reg_n_0_[19]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  _clk_22/curr_num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    _clk_22/curr_num_reg[16]_i_1_n_4
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.979    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[19]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    _clk_22/curr_num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  _clk_22/curr_num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.712    _clk_22/curr_num_reg_n_0_[3]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  _clk_22/curr_num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    _clk_22/curr_num_reg[0]_i_1_n_4
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848     1.975    _clk_22/CLK
    SLICE_X7Y24          FDRE                                         r  _clk_22/curr_num_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.105     1.568    _clk_22/curr_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    _clk_22/CLK
    SLICE_X7Y25          FDRE                                         r  _clk_22/curr_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  _clk_22/curr_num_reg[7]/Q
                         net (fo=1, routed)           0.108     1.712    _clk_22/curr_num_reg_n_0_[7]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  _clk_22/curr_num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    _clk_22/curr_num_reg[4]_i_1_n_4
    SLICE_X7Y25          FDRE                                         r  _clk_22/curr_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848     1.975    _clk_22/CLK
    SLICE_X7Y25          FDRE                                         r  _clk_22/curr_num_reg[7]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    _clk_22/curr_num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  _clk_22/curr_num_reg[12]/Q
                         net (fo=1, routed)           0.105     1.712    _clk_22/curr_num_reg_n_0_[12]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  _clk_22/curr_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    _clk_22/curr_num_reg[12]_i_1_n_7
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    _clk_22/CLK
    SLICE_X7Y27          FDRE                                         r  _clk_22/curr_num_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    _clk_22/curr_num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  _clk_22/curr_num_reg[16]/Q
                         net (fo=1, routed)           0.105     1.712    _clk_22/curr_num_reg_n_0_[16]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  _clk_22/curr_num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    _clk_22/curr_num_reg[16]_i_1_n_7
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.979    _clk_22/CLK
    SLICE_X7Y28          FDRE                                         r  _clk_22/curr_num_reg[16]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    _clk_22/curr_num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    _clk_22/CLK
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  _clk_22/curr_num_reg[20]/Q
                         net (fo=1, routed)           0.105     1.713    _clk_22/curr_num_reg_n_0_[20]
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  _clk_22/curr_num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    _clk_22/curr_num_reg[20]_i_1_n_7
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    _clk_22/CLK
    SLICE_X7Y29          FDRE                                         r  _clk_22/curr_num_reg[20]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    _clk_22/curr_num_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    _clk_22/CLK
    SLICE_X7Y25          FDRE                                         r  _clk_22/curr_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  _clk_22/curr_num_reg[4]/Q
                         net (fo=1, routed)           0.105     1.709    _clk_22/curr_num_reg_n_0_[4]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  _clk_22/curr_num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    _clk_22/curr_num_reg[4]_i_1_n_7
    SLICE_X7Y25          FDRE                                         r  _clk_22/curr_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848     1.975    _clk_22/CLK
    SLICE_X7Y25          FDRE                                         r  _clk_22/curr_num_reg[4]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    _clk_22/curr_num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _clk_22/curr_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_22/curr_num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.581     1.464    _clk_22/CLK
    SLICE_X7Y26          FDRE                                         r  _clk_22/curr_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  _clk_22/curr_num_reg[8]/Q
                         net (fo=1, routed)           0.105     1.710    _clk_22/curr_num_reg_n_0_[8]
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.825 r  _clk_22/curr_num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    _clk_22/curr_num_reg[8]_i_1_n_7
    SLICE_X7Y26          FDRE                                         r  _clk_22/curr_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     1.976    _clk_22/CLK
    SLICE_X7Y26          FDRE                                         r  _clk_22/curr_num_reg[8]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    _clk_22/curr_num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24    _clk_22/curr_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y26    _clk_22/curr_num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y26    _clk_22/curr_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    _clk_22/curr_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    _clk_22/curr_num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    _clk_22/curr_num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    _clk_22/curr_num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    _clk_22/curr_num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    _clk_22/curr_num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    _clk_22/curr_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    _clk_22/curr_num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    _clk_22/curr_num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    _clk_22/curr_num_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    _clk_22/curr_num_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    _clk_22/curr_num_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    _clk_22/curr_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    _clk_22/curr_num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    _clk_22/curr_num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    _clk_22/curr_num_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    _clk_22/curr_num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    _clk_22/curr_num_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    _clk_22/curr_num_reg[3]/C



