Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Sep 23 22:30:02 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  433         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (283)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (283)
---------------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.016        0.000                      0                15007        0.055        0.000                      0                15007        4.238        0.000                       0                  7386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.016        0.000                      0                15007        0.055        0.000                      0                15007        4.238        0.000                       0                  7386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.333ns (18.157%)  route 6.009ns (81.843%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y235        FDRE                                         r  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 f  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/Q
                         net (fo=1, routed)           0.179     0.340    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_0[29]
    SLICE_X43Y235        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     0.566 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12/O
                         net (fo=1, routed)           0.059     0.625    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12_n_20
    SLICE_X43Y235        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     0.709 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9/O
                         net (fo=1, routed)           0.457     1.166    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_n_20
    SLICE_X45Y227        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     1.246 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6/O
                         net (fo=5, routed)           0.385     1.631    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6_n_20
    SLICE_X47Y221        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088     1.719 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_3/O
                         net (fo=61, routed)          1.219     2.938    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/buf0_address023_in
    SLICE_X57Y152        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     3.159 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/ram_reg_bram_16_i_12/O
                         net (fo=1, routed)           0.174     3.333    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4_0
    SLICE_X57Y156        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.187     3.520 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_7/O
                         net (fo=1, routed)           0.203     3.723    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_2
    SLICE_X56Y158        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     3.779 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4/O
                         net (fo=1, routed)           0.376     4.155    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_0
    SLICE_X50Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.238 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_2/O
                         net (fo=52, routed)          2.167     6.405    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ADDRARDADDR[10]
    SLICE_X27Y59         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.595 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_8_i_2__2/O
                         net (fo=4, routed)           0.790     7.385    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8_1[0]
    RAMB36_X1Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.047    10.047    bd_0_i/hls_inst/inst/x_U/ap_clk
    RAMB36_X1Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.611     9.401    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 1.333ns (18.170%)  route 6.003ns (81.830%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y235        FDRE                                         r  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 f  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/Q
                         net (fo=1, routed)           0.179     0.340    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_0[29]
    SLICE_X43Y235        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     0.566 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12/O
                         net (fo=1, routed)           0.059     0.625    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12_n_20
    SLICE_X43Y235        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     0.709 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9/O
                         net (fo=1, routed)           0.457     1.166    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_n_20
    SLICE_X45Y227        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     1.246 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6/O
                         net (fo=5, routed)           0.385     1.631    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6_n_20
    SLICE_X47Y221        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088     1.719 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_3/O
                         net (fo=61, routed)          1.219     2.938    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/buf0_address023_in
    SLICE_X57Y152        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     3.159 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/ram_reg_bram_16_i_12/O
                         net (fo=1, routed)           0.174     3.333    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4_0
    SLICE_X57Y156        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.187     3.520 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_7/O
                         net (fo=1, routed)           0.203     3.723    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_2
    SLICE_X56Y158        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     3.779 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4/O
                         net (fo=1, routed)           0.376     4.155    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_0
    SLICE_X50Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.238 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_2/O
                         net (fo=52, routed)          2.167     6.405    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ADDRARDADDR[10]
    SLICE_X27Y59         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.595 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_8_i_2__2/O
                         net (fo=4, routed)           0.784     7.379    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8_1[0]
    RAMB36_X1Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.047    10.047    bd_0_i/hls_inst/inst/x_U/ap_clk
    RAMB36_X1Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.611     9.401    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.073ns (26.578%)  route 5.727ns (73.422%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_1/O
                         net (fo=35, routed)          0.615     6.959    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_921
    SLICE_X48Y154        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     7.017 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_2/O
                         net (fo=34, routed)          0.825     7.842    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_1
    SLICE_X51Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X51Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[10]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X51Y150        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079     9.915    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[10]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.073ns (26.578%)  route 5.727ns (73.422%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_1/O
                         net (fo=35, routed)          0.615     6.959    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_921
    SLICE_X48Y154        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     7.017 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_2/O
                         net (fo=34, routed)          0.825     7.842    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_1
    SLICE_X50Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X50Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[9]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X50Y150        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079     9.915    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[9]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.073ns (26.578%)  route 5.727ns (73.422%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_1/O
                         net (fo=35, routed)          0.615     6.959    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_921
    SLICE_X48Y154        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     7.017 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_2/O
                         net (fo=34, routed)          0.825     7.842    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_1
    SLICE_X51Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X51Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[11]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X51Y150        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078     9.916    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[11]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 2.073ns (26.633%)  route 5.711ns (73.367%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_1/O
                         net (fo=35, routed)          0.615     6.959    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_921
    SLICE_X48Y154        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     7.017 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_2/O
                         net (fo=34, routed)          0.809     7.826    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_1
    SLICE_X49Y149        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X49Y149        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[3]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y149        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079     9.915    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88_reg[3]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_U/ram_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 1.331ns (17.989%)  route 6.068ns (82.011%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y235        FDRE                                         r  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 f  bd_0_i/hls_inst/inst/config_r_read_reg_476_reg[29]/Q
                         net (fo=1, routed)           0.179     0.340    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_0[29]
    SLICE_X43Y235        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     0.566 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12/O
                         net (fo=1, routed)           0.059     0.625    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_12_n_20
    SLICE_X43Y235        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     0.709 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9/O
                         net (fo=1, routed)           0.457     1.166    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_9_n_20
    SLICE_X45Y227        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     1.246 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6/O
                         net (fo=5, routed)           0.385     1.631    bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_6_n_20
    SLICE_X47Y221        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.088     1.719 r  bd_0_i/hls_inst/inst/buf2_U/ap_CS_fsm[53]_i_3/O
                         net (fo=61, routed)          1.219     2.938    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/buf0_address023_in
    SLICE_X57Y152        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     3.159 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238/ram_reg_bram_16_i_12/O
                         net (fo=1, routed)           0.174     3.333    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4_0
    SLICE_X57Y156        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.187     3.520 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_7/O
                         net (fo=1, routed)           0.203     3.723    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_2
    SLICE_X56Y158        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056     3.779 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_4/O
                         net (fo=1, routed)           0.376     4.155    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_28_0
    SLICE_X50Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.238 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_16_i_2/O
                         net (fo=52, routed)          2.153     6.391    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ADDRARDADDR[10]
    SLICE_X27Y59         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.579 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_1__2/O
                         net (fo=1, routed)           0.863     7.442    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_0_0
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.047    10.047    bd_0_i/hls_inst/inst/x_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/x_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB36_X0Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     9.550    bd_0_i/hls_inst/inst/x_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.107ns (27.299%)  route 5.611ns (72.701%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_2/O
                         net (fo=3, routed)           0.621     6.965    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_fu_527_p2
    SLICE_X48Y154        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.092     7.057 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118[15]_i_1/O
                         net (fo=16, routed)          0.704     7.760    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_1180
    SLICE_X49Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X49Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[1]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y153        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.118     9.876    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[1]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.107ns (27.299%)  route 5.611ns (72.701%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_2/O
                         net (fo=3, routed)           0.621     6.965    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_fu_527_p2
    SLICE_X48Y154        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.092     7.057 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118[15]_i_1/O
                         net (fo=16, routed)          0.704     7.760    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_1180
    SLICE_X49Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X49Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[2]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y153        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118     9.876    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[2]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 2.107ns (27.299%)  route 5.611ns (72.701%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/ap_clk
    SLICE_X44Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/buf0_load_reg_138_reg[13]/Q
                         net (fo=8, routed)           0.247     0.402    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/Q[13]
    SLICE_X44Y150        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.152     0.554 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9/O
                         net (fo=7, routed)           0.285     0.839    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_9_n_20
    SLICE_X47Y150        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     0.921 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln52_fu_339_p2_carry_i_9/O
                         net (fo=47, routed)          0.398     1.319    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln33_fu_187_p2
    SLICE_X44Y150        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.454 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_3_fu_485_p2_carry_i_49/O
                         net (fo=4, routed)           0.311     1.765    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln54_fu_345_p1[4]
    SLICE_X44Y150        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     1.848 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41/O
                         net (fo=1, routed)           0.157     2.005    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_41_n_20
    SLICE_X44Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39/O
                         net (fo=22, routed)          0.428     2.586    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_39_n_20
    SLICE_X48Y144        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     2.738 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29/O
                         net (fo=3, routed)           0.501     3.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_29_n_20
    SLICE_X51Y145        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.389 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_1_fu_479_p2_carry_i_7/O
                         net (fo=6, routed)           0.625     4.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/zext_ln40_1_fu_419_p1[1]
    SLICE_X47Y146        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.239 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16/O
                         net (fo=1, routed)           0.014     4.253    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry_i_16_n_20
    SLICE_X47Y146        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.539 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2_carry/CO[7]
                         net (fo=29, routed)          0.776     5.315    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln69_fu_467_p2
    SLICE_X49Y147        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     5.466 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/result_mantissa_2_fu_88[11]_i_2/O
                         net (fo=5, routed)           0.176     5.642    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/sel0[11]
    SLICE_X51Y148        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.724 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30/O
                         net (fo=2, routed)           0.109     5.833    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_30_n_20
    SLICE_X50Y148        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     5.891 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14/O
                         net (fo=1, routed)           0.152     6.043    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_14_n_20
    SLICE_X49Y148        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.056     6.099 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5/O
                         net (fo=2, routed)           0.108     6.207    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/max_exp_2_fu_92[15]_i_5_n_20
    SLICE_X49Y148        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.344 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_reg_884[0]_i_2/O
                         net (fo=3, routed)           0.621     6.965    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/icmp_ln79_fu_527_p2
    SLICE_X48Y154        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.092     7.057 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118[15]_i_1/O
                         net (fo=16, routed)          0.704     7.760    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_1180
    SLICE_X49Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/ap_clk
    SLICE_X49Y153        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[4]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y153        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118     9.876    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341/grp_bf16add_fu_75/retval_2_reg_118_reg[4]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_393_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y177        FDRE                                         r  bd_0_i/hls_inst/inst/reg_393_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/reg_393_reg[11]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/Q[11]
    SLICE_X55Y177        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/ap_clk
    SLICE_X55Y177        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]/C
                         clock pessimism              0.000     0.042    
    SLICE_X55Y177        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U70/din1_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X47Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y229        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_70
    SLICE_X47Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X47Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[17]/C
                         clock pessimism              0.000     0.042    
    SLICE_X47Y229        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X46Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[28]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_58
    SLICE_X46Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X46Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[29]/C
                         clock pessimism              0.000     0.042    
    SLICE_X46Y230        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X42Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y229        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[21]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/fifo_wreq_n_66
    SLICE_X42Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/ap_clk
    SLICE_X42Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[22]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y229        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/tmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X52Y121        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[12]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[15]_1[12]
    SLICE_X52Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/ap_clk
    SLICE_X52Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[12]/C
                         clock pessimism              0.000     0.042    
    SLICE_X52Y121        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[15]_1[13]
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/ap_clk
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[13]/C
                         clock pessimism              0.000     0.042    
    SLICE_X52Y123        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351/gmem0_addr_read_reg_140_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X46Y142        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[0]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/D[0]
    SLICE_X46Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/ap_clk
    SLICE_X46Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[0]/C
                         clock pessimism              0.000     0.042    
    SLICE_X46Y142        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X46Y143        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[3]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/D[3]
    SLICE_X46Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/ap_clk
    SLICE_X46Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[3]/C
                         clock pessimism              0.000     0.042    
    SLICE_X46Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X47Y143        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/D[4]
    SLICE_X47Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/ap_clk
    SLICE_X47Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[4]/C
                         clock pessimism              0.000     0.042    
    SLICE_X47Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360/gmem1_addr_read_reg_140_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_pp0_iter13_reg_reg[8]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.084ns (60.870%)  route 0.054ns (39.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/ap_clk
    SLICE_X56Y160        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y160        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_reg[8]/Q
                         net (fo=1, routed)           0.054     0.152    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_reg[8]
    SLICE_X54Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_pp0_iter13_reg_reg[8]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.057     0.057    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/ap_clk
    SLICE_X54Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_pp0_iter13_reg_reg[8]_srl13/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X54Y160        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.039     0.096    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296/i_19_cast_reg_157_pp0_iter13_reg_reg[8]_srl13
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y16   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y17   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y19   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y20   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y25   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y26   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X1Y29   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y18   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y19   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y20   bd_0_i/hls_inst/inst/buf0_U/ram_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y148  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y148  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y127  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y127  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y148  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y148  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y127  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y127  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y171  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U71/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.271ns  (logic 0.418ns (32.898%)  route 0.853ns (67.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X48Y211        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.158 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[0]/Q
                         net (fo=7, routed)           0.273     0.431    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt_reg[4][0]
    SLICE_X48Y211        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.150     0.581 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem2_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.545     1.126    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_59
    SLICE_X50Y211        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152     1.278 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem2_WVALID_INST_0/O
                         net (fo=0)                   0.035     1.313    m_axi_gmem2_wvalid
                                                                      r  m_axi_gmem2_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X58Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y229        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[53]
                                                                      r  m_axi_gmem0_araddr[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X58Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y229        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[61]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[61]
                                                                      r  m_axi_gmem0_araddr[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y228        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y228        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[19]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[19]
                                                                      r  m_axi_gmem1_araddr[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y228        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y228        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[23]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[23]
                                                                      r  m_axi_gmem1_araddr[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y230        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[35]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[35]
                                                                      r  m_axi_gmem1_araddr[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y230        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[39]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[39]
                                                                      r  m_axi_gmem1_araddr[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y232        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[53]
                                                                      r  m_axi_gmem1_araddr[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y233        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y233        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[63]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[63]
                                                                      r  m_axi_gmem1_araddr[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y226        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y226        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[7]/Q
                         net (fo=2, unset)            0.000     0.161    m_axi_gmem1_araddr[7]
                                                                      r  m_axi_gmem1_araddr[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X58Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y229        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[58]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[58]
                                                                      r  m_axi_gmem0_araddr[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X58Y229        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[60]
                                                                      r  m_axi_gmem0_araddr[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y228        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y228        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[20]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[20]
                                                                      r  m_axi_gmem1_araddr[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y228        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y228        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[22]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[22]
                                                                      r  m_axi_gmem1_araddr[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y230        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[36]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[36]
                                                                      r  m_axi_gmem1_araddr[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y230        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y230        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[38]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[38]
                                                                      r  m_axi_gmem1_araddr[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y232        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[48]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[48]
                                                                      r  m_axi_gmem1_araddr[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y232        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[52]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[52]
                                                                      r  m_axi_gmem1_araddr[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X53Y226        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y226        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[8]/Q
                         net (fo=2, unset)            0.000     0.096    m_axi_gmem1_araddr[8]
                                                                      r  m_axi_gmem1_araddr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X32Y220        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y220        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[26]
                                                                      r  m_axi_gmem2_awaddr[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          5177 Endpoints
Min Delay          5177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.779ns  (logic 3.962ns (82.909%)  route 0.817ns (17.091%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y72       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X12Y72       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X12Y72       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y72       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y72       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y72       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.376     4.050    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X53Y182        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     4.204 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.294     4.498    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X53Y188        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.684 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.095     4.779    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 3.961ns (82.905%)  route 0.817ns (17.095%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y72       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X12Y72       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X12Y72       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y72       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y72       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y72       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.376     4.050    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X53Y182        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     4.204 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.293     4.497    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X53Y188        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.185     4.682 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.096     4.778    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 3.435ns (71.904%)  route 1.342ns (28.096%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X11Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.296     4.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X48Y188        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     4.418 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.432    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S
    SLICE_X48Y188        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.313     4.745 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=1, routed)           0.032     4.777    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.776ns  (logic 3.408ns (71.353%)  route 1.368ns (28.647%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X11Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.296     4.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X48Y188        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     4.418 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.432    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S
    SLICE_X48Y188        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286     4.718 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.058     4.776    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_8
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.770ns  (logic 3.425ns (71.800%)  route 1.345ns (28.200%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X11Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.296     4.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X48Y188        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     4.418 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.432    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S
    SLICE_X48Y188        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.303     4.735 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[6]
                         net (fo=1, routed)           0.035     4.770    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_7
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 3.400ns (71.651%)  route 1.345ns (28.349%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X11Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.296     4.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X48Y188        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     4.418 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.432    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S
    SLICE_X48Y188        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.278     4.710 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=1, routed)           0.035     4.745    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 3.925ns (82.915%)  route 0.809ns (17.085%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y72       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X12Y72       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X12Y72       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y72       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y72       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y72       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.376     4.050    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X53Y182        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     4.204 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.286     4.490    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X53Y188        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     4.639 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.095     4.734    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 3.385ns (71.591%)  route 1.343ns (28.409%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_PREADD_AB[26])
                                                      0.185     0.185 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     0.185    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     0.794 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     0.859 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     0.859    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X11Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     1.637 f  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.637    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     1.704 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.704    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.431 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.431    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     2.934 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.296     4.230    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X48Y188        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     4.418 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.432    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S
    SLICE_X48Y188        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.263     4.695 r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.033     4.728    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_4
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.029     0.029    bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X48Y188        FDRE                                         r  bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U68/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].REG.CARRY_FD/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 3.833ns (81.906%)  route 0.847ns (18.094%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y72       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X12Y72       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X12Y72       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y72       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y72       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y72       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.376     4.050    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X53Y182        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     4.204 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.339     4.543    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X53Y188        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     4.600 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.080     4.680    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y188        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.665ns  (logic 3.832ns (82.144%)  route 0.833ns (17.856%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y72       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X12Y72       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X12Y72       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y72       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y72       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y72       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.376     4.050    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X53Y182        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     4.204 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.309     4.513    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X54Y187        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     4.569 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.096     4.665    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X54Y187        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X54Y187        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U69/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_gmem0_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[0] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X51Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[10] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[10]
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[11] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[11]
    SLICE_X51Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[13] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[15] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[15]
    SLICE_X50Y121        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X50Y121        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[16] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[16]
    SLICE_X50Y121        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X50Y121        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[17] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[17]
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[18] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[18]
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[19] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[19]
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[1]
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7505, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y120        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/C





