#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 30 07:38:24 2018
# Process ID: 16037
# Current directory: /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180230-tmc-digalent/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_3 . -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
save_bd_design
