Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (win64) Build 2615518 Fri Aug  9 15:55:25 MDT 2019
| Date         : Mon Dec  2 16:47:27 2019
| Host         : AliJoon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file full_calc_fpga_control_sets_placed.rpt
| Design       : full_calc_fpga
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |              30 |           16 |
| No           | Yes                   | No                     |              49 |           23 |
| Yes          | No                    | No                     |              27 |           10 |
| Yes          | No                    | Yes                    |              27 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------+-------------------------+------------------+----------------+
|       Clock Signal       |                Enable Signal                |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------+-------------------------+------------------+----------------+
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[4]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[3]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[2]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[1]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[0]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[5]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[6]_0 |                1 |              1 |
|  clk_BUFG                |                                             | cudp/dp/m/f7/q_reg[7]_0 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[4]_0 |                                             | cudp/dp/m/f7/q_reg[4]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[3]_0 |                                             | cudp/dp/m/f7/q_reg[3]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[2]_0 |                                             | cudp/dp/m/f7/q_reg[2]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[1]_0 |                                             | cudp/dp/m/f7/q_reg[1]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[0]_0 |                                             | cudp/dp/m/f7/q_reg[0]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[5]_0 |                                             | cudp/dp/m/f7/q_reg[5]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[6]_0 |                                             | cudp/dp/m/f7/q_reg[6]_1 |                1 |              1 |
|  cudp/dp/m/f7/q_reg[7]_0 |                                             | cudp/dp/m/f7/q_reg[7]_1 |                1 |              1 |
|  clk_BUFG                | cudp/dp/d/control/Q[1]                      | rst_IBUF                |                1 |              4 |
|  clk_BUFG                | cudp/dp/d/control/E[0]                      | rst_IBUF                |                1 |              4 |
|  clk_BUFG                | cudp/dp/d/control/FSM_onehot_CS_reg[1]_0[0] | rst_IBUF                |                3 |              5 |
|  clk_BUFG                |                                             |                         |                1 |              6 |
|  clk_BUFG                | cudp/cu/controls[13]_i_1_n_0                |                         |                3 |              8 |
|  clk_BUFG                | cudp/cu/Q[2]                                |                         |                4 |              8 |
|  clk_BUFG                | cudp/cu/Q[4]                                |                         |                3 |             11 |
|  clk_BUFG                | cudp/cu/FSM_onehot_ns[13]_i_1_n_0           | rst_IBUF                |                3 |             14 |
|  clk_BUFG                | cudp/dp/sc/cu/Q[2]                          |                         |                2 |             16 |
|  clk_BUFG                |                                             | rst_IBUF                |               13 |             30 |
|  clk_5KHz_BUFG           |                                             |                         |               11 |             32 |
|  clk100MHz_IBUF_BUFG     |                                             | rst_IBUF                |               10 |             33 |
+--------------------------+---------------------------------------------+-------------------------+------------------+----------------+


