 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LIT
Version: Q-2019.12
Date   : Tue Jan 16 16:38:32 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: LIT_in[7] (input port clocked by clk)
  Endpoint: LIT_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    5.00       6.00 r
  LIT_in[7] (in)                                          0.01       6.01 r
  U81/Y (INVXL)                                           0.04       6.05 f
  U82/Y (INVX1)                                           0.40       6.45 r
  U94/Y (NAND2XL)                                         0.19       6.63 f
  U182/Y (NAND2X1)                                        0.16       6.79 r
  U181/Y (CLKINVX1)                                       0.07       6.86 f
  U76/Y (NAND2XL)                                         0.13       6.99 r
  U178/Y (NOR2BX1)                                        0.23       7.22 r
  U135/Y (CLKINVX1)                                       0.09       7.31 f
  U134/Y (AND2X1)                                         0.25       7.56 f
  U133/Y (AND2X1)                                         0.25       7.81 f
  U132/Y (NAND2X1)                                        0.18       7.98 r
  DP_OP_17_122_7003/I2[2] (LIT_DP_OP_17_122_7003_1)       0.00       7.98 r
  DP_OP_17_122_7003/U368/Y (XNOR2X1)                      0.21       8.19 f
  DP_OP_17_122_7003/U349/Y (OAI22XL)                      0.25       8.45 r
  DP_OP_17_122_7003/U193/S (ADDFXL)                       0.75       9.20 f
  DP_OP_17_122_7003/U64/Y (NOR2XL)                        0.14       9.34 r
  DP_OP_17_122_7003/U61/Y (OAI21XL)                       0.09       9.43 f
  DP_OP_17_122_7003/U51/Y (AOI21XL)                       0.15       9.58 r
  DP_OP_17_122_7003/U44/Y (OAI21XL)                       0.09       9.67 f
  DP_OP_17_122_7003/U453/Y (AO21X1)                       0.26       9.93 f
  DP_OP_17_122_7003/U17/CO (ADDFXL)                       0.36      10.29 f
  DP_OP_17_122_7003/U469/CO (ADDFXL)                      0.38      10.67 f
  DP_OP_17_122_7003/U467/CO (ADDFXL)                      0.38      11.04 f
  DP_OP_17_122_7003/U14/CO (ADDFXL)                       0.38      11.42 f
  DP_OP_17_122_7003/U13/CO (ADDFXL)                       0.38      11.79 f
  DP_OP_17_122_7003/U12/CO (ADDFXL)                       0.38      12.17 f
  DP_OP_17_122_7003/U11/CO (ADDFXL)                       0.38      12.55 f
  DP_OP_17_122_7003/U10/CO (ADDFXL)                       0.38      12.92 f
  DP_OP_17_122_7003/U456/CO (ADDFXL)                      0.39      13.31 f
  DP_OP_17_122_7003/U452/CO (ADDFX2)                      0.31      13.63 f
  DP_OP_17_122_7003/U7/CO (ADDFXL)                        0.37      13.99 f
  DP_OP_17_122_7003/U6/CO (ADDFXL)                        0.38      14.37 f
  DP_OP_17_122_7003/U5/CO (ADDFXL)                        0.38      14.74 f
  DP_OP_17_122_7003/U4/CO (ADDFXL)                        0.38      15.12 f
  DP_OP_17_122_7003/U3/CO (ADDFXL)                        0.37      15.49 f
  DP_OP_17_122_7003/U504/Y (XOR2X1)                       0.15      15.64 f
  DP_OP_17_122_7003/O1[15] (LIT_DP_OP_17_122_7003_1)      0.00      15.64 f
  U79/Y (NOR2BX1)                                         0.17      15.82 f
  LIT_out_reg_15_/D (DFFSRX1)                             0.00      15.82 f
  data arrival time                                                 15.82

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             1.00      16.00
  clock uncertainty                                      -0.10      15.90
  LIT_out_reg_15_/CK (DFFSRX1)                            0.00      15.90 r
  library setup time                                     -0.08      15.82
  data required time                                                15.82
  --------------------------------------------------------------------------
  data required time                                                15.82
  data arrival time                                                -15.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
