-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity simd_array is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    opcode : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of simd_array is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "simd_array_simd_array,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.190000,HLS_SYN_LAT=180,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=7990,HLS_SYN_LUT=20629,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (27 downto 0) := "0000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (27 downto 0) := "0000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (27 downto 0) := "0000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (27 downto 0) := "0000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (27 downto 0) := "0000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (27 downto 0) := "0000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (27 downto 0) := "0001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (27 downto 0) := "0010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (27 downto 0) := "0100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal din_a : STD_LOGIC_VECTOR (63 downto 0);
    signal din_b : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal trunc_ln_reg_2259 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_2265 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln4_reg_2271 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_simd_array_Pipeline_1_fu_632_ap_start : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_ap_done : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_ap_idle : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_ap_ready : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_idle : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_ready : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_idle : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_ready : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_idle : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_ready : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out_ap_vld : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_idle : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_ready : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_simd_array_Pipeline_1_fu_632_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal pe_array_pe_res_0_1_loc_fu_582 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal pe_array_pe_res_1_1_loc_fu_578 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_2_1_loc_fu_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_3_1_loc_fu_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_4_1_loc_fu_566 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_5_1_loc_fu_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_6_1_loc_fu_558 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_7_1_loc_fu_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_8_1_loc_fu_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_9_1_loc_fu_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_10_1_loc_fu_542 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_11_1_loc_fu_538 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_12_1_loc_fu_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_13_1_loc_fu_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_14_1_loc_fu_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_15_1_loc_fu_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_16_1_loc_fu_518 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_17_1_loc_fu_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_18_1_loc_fu_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_19_1_loc_fu_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_20_1_loc_fu_502 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_21_1_loc_fu_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_22_1_loc_fu_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_23_1_loc_fu_490 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_24_1_loc_fu_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_25_1_loc_fu_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_26_1_loc_fu_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_27_1_loc_fu_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_28_1_loc_fu_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_29_1_loc_fu_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_30_1_loc_fu_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal pe_array_pe_res_31_1_loc_fu_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg : STD_LOGIC := '0';
    signal grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg : STD_LOGIC := '0';
    signal grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal sext_ln86_fu_949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln89_fu_959_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln96_fu_1353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component simd_array_simd_array_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pe_array_pe_res_0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_0_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_1_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_2_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_3_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_3_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_4_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_4_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_5_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_5_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_6_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_6_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_7_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_7_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_8_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_8_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_9_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_9_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_10_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_10_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_11_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_11_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_12_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_12_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_13_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_13_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_14_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_14_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_15_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_15_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_16_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_16_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_17_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_17_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_18_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_18_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_19_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_19_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_20_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_20_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_21_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_21_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_22_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_22_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_23_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_23_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_24_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_24_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_25_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_25_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_26_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_26_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_27_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_27_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_28_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_28_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_29_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_29_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_30_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_30_1_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_31_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_31_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component simd_array_simd_array_Pipeline_VITIS_LOOP_86_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln86 : IN STD_LOGIC_VECTOR (61 downto 0);
        V1_31_035_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_31_035_out_ap_vld : OUT STD_LOGIC;
        V1_30_034_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_30_034_out_ap_vld : OUT STD_LOGIC;
        V1_29_033_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_29_033_out_ap_vld : OUT STD_LOGIC;
        V1_28_032_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_28_032_out_ap_vld : OUT STD_LOGIC;
        V1_27_031_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_27_031_out_ap_vld : OUT STD_LOGIC;
        V1_26_030_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_26_030_out_ap_vld : OUT STD_LOGIC;
        V1_25_029_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_25_029_out_ap_vld : OUT STD_LOGIC;
        V1_24_028_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_24_028_out_ap_vld : OUT STD_LOGIC;
        V1_23_027_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_23_027_out_ap_vld : OUT STD_LOGIC;
        V1_22_026_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_22_026_out_ap_vld : OUT STD_LOGIC;
        V1_21_025_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_21_025_out_ap_vld : OUT STD_LOGIC;
        V1_20_024_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_20_024_out_ap_vld : OUT STD_LOGIC;
        V1_19_023_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_19_023_out_ap_vld : OUT STD_LOGIC;
        V1_18_022_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_18_022_out_ap_vld : OUT STD_LOGIC;
        V1_17_021_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_17_021_out_ap_vld : OUT STD_LOGIC;
        V1_16_020_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_16_020_out_ap_vld : OUT STD_LOGIC;
        V1_15_019_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_15_019_out_ap_vld : OUT STD_LOGIC;
        V1_14_018_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_14_018_out_ap_vld : OUT STD_LOGIC;
        V1_13_017_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_13_017_out_ap_vld : OUT STD_LOGIC;
        V1_12_016_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_12_016_out_ap_vld : OUT STD_LOGIC;
        V1_11_015_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_11_015_out_ap_vld : OUT STD_LOGIC;
        V1_10_014_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_10_014_out_ap_vld : OUT STD_LOGIC;
        V1_9_013_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_9_013_out_ap_vld : OUT STD_LOGIC;
        V1_8_012_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_8_012_out_ap_vld : OUT STD_LOGIC;
        V1_7_011_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_7_011_out_ap_vld : OUT STD_LOGIC;
        V1_6_010_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_6_010_out_ap_vld : OUT STD_LOGIC;
        V1_5_09_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_5_09_out_ap_vld : OUT STD_LOGIC;
        V1_4_08_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_4_08_out_ap_vld : OUT STD_LOGIC;
        V1_3_07_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_3_07_out_ap_vld : OUT STD_LOGIC;
        V1_2_06_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_2_06_out_ap_vld : OUT STD_LOGIC;
        V1_1_05_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_1_05_out_ap_vld : OUT STD_LOGIC;
        V1_0_04_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V1_0_04_out_ap_vld : OUT STD_LOGIC );
    end component;


    component simd_array_simd_array_Pipeline_VITIS_LOOP_89_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln89 : IN STD_LOGIC_VECTOR (61 downto 0);
        V2_31_067_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_31_067_out_ap_vld : OUT STD_LOGIC;
        V2_30_066_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_30_066_out_ap_vld : OUT STD_LOGIC;
        V2_29_065_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_29_065_out_ap_vld : OUT STD_LOGIC;
        V2_28_064_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_28_064_out_ap_vld : OUT STD_LOGIC;
        V2_27_063_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_27_063_out_ap_vld : OUT STD_LOGIC;
        V2_26_062_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_26_062_out_ap_vld : OUT STD_LOGIC;
        V2_25_061_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_25_061_out_ap_vld : OUT STD_LOGIC;
        V2_24_060_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_24_060_out_ap_vld : OUT STD_LOGIC;
        V2_23_059_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_23_059_out_ap_vld : OUT STD_LOGIC;
        V2_22_058_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_22_058_out_ap_vld : OUT STD_LOGIC;
        V2_21_057_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_21_057_out_ap_vld : OUT STD_LOGIC;
        V2_20_056_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_20_056_out_ap_vld : OUT STD_LOGIC;
        V2_19_055_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_19_055_out_ap_vld : OUT STD_LOGIC;
        V2_18_054_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_18_054_out_ap_vld : OUT STD_LOGIC;
        V2_17_053_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_17_053_out_ap_vld : OUT STD_LOGIC;
        V2_16_052_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_16_052_out_ap_vld : OUT STD_LOGIC;
        V2_15_051_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_15_051_out_ap_vld : OUT STD_LOGIC;
        V2_14_050_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_14_050_out_ap_vld : OUT STD_LOGIC;
        V2_13_049_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_13_049_out_ap_vld : OUT STD_LOGIC;
        V2_12_048_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_12_048_out_ap_vld : OUT STD_LOGIC;
        V2_11_047_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_11_047_out_ap_vld : OUT STD_LOGIC;
        V2_10_046_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_10_046_out_ap_vld : OUT STD_LOGIC;
        V2_9_045_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_9_045_out_ap_vld : OUT STD_LOGIC;
        V2_8_044_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_8_044_out_ap_vld : OUT STD_LOGIC;
        V2_7_043_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_7_043_out_ap_vld : OUT STD_LOGIC;
        V2_6_042_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_6_042_out_ap_vld : OUT STD_LOGIC;
        V2_5_041_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_5_041_out_ap_vld : OUT STD_LOGIC;
        V2_4_040_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_4_040_out_ap_vld : OUT STD_LOGIC;
        V2_3_039_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_3_039_out_ap_vld : OUT STD_LOGIC;
        V2_2_038_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_2_038_out_ap_vld : OUT STD_LOGIC;
        V2_1_037_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_1_037_out_ap_vld : OUT STD_LOGIC;
        V2_0_036_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        V2_0_036_out_ap_vld : OUT STD_LOGIC );
    end component;


    component simd_array_simd_array_Pipeline_VITIS_LOOP_63_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pe_array_pe_res_31_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_30_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_29_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_28_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_27_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_26_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_25_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_24_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_23_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_22_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_21_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_20_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_19_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_18_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_17_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_16_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_15_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_14_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_13_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_12_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_11_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_10_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_9_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_8_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_7_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_6_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_5_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_4_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_3_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_0_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_1_05_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_2_06_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_3_07_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_4_08_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_5_09_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_6_010_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_7_011_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_8_012_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_9_013_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_10_014_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_11_015_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_12_016_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_13_017_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_14_018_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_15_019_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_16_020_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_17_021_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_18_022_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_19_023_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_20_024_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_21_025_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_22_026_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_23_027_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_24_028_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_25_029_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_26_030_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_27_031_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_28_032_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_29_033_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_30_034_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V1_31_035_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_0_036_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_1_037_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_2_038_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_3_039_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_4_040_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_5_041_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_6_042_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_7_043_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_8_044_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_9_045_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_10_046_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_11_047_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_12_048_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_13_049_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_14_050_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_15_051_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_16_052_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_17_053_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_18_054_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_19_055_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_20_056_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_21_057_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_22_058_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_23_059_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_24_060_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_25_061_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_26_062_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_27_063_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_28_064_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_29_065_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_30_066_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        V2_31_067_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_31_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_31_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_30_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_30_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_29_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_29_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_28_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_28_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_27_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_27_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_26_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_26_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_25_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_25_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_24_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_24_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_23_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_23_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_22_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_22_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_21_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_21_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_20_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_20_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_19_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_19_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_18_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_18_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_17_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_17_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_16_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_16_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_15_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_15_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_14_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_14_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_13_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_13_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_12_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_12_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_11_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_11_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_10_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_10_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_9_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_9_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_8_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_8_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_7_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_7_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_6_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_6_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_5_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_5_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_4_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_4_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_3_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_3_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_2_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_2_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_1_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_1_2_out_ap_vld : OUT STD_LOGIC;
        pe_array_pe_res_0_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_0_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component simd_array_simd_array_Pipeline_VITIS_LOOP_96_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln96 : IN STD_LOGIC_VECTOR (61 downto 0);
        pe_array_pe_res_0_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_1_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_2_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_3_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_4_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_5_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_6_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_7_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_8_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_9_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_10_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_11_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_12_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_13_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_14_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_15_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_16_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_17_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_18_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_19_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_20_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_21_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_22_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_23_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_24_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_25_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_26_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_27_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_28_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_29_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_30_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pe_array_pe_res_31_2_reload : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component simd_array_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        din_a : OUT STD_LOGIC_VECTOR (63 downto 0);
        din_b : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component simd_array_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_simd_array_Pipeline_1_fu_632 : component simd_array_simd_array_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_simd_array_Pipeline_1_fu_632_ap_start,
        ap_done => grp_simd_array_Pipeline_1_fu_632_ap_done,
        ap_idle => grp_simd_array_Pipeline_1_fu_632_ap_idle,
        ap_ready => grp_simd_array_Pipeline_1_fu_632_ap_ready,
        pe_array_pe_res_0_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out,
        pe_array_pe_res_0_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out_ap_vld,
        pe_array_pe_res_1_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out,
        pe_array_pe_res_1_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out_ap_vld,
        pe_array_pe_res_2_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out,
        pe_array_pe_res_2_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out_ap_vld,
        pe_array_pe_res_3_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out,
        pe_array_pe_res_3_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out_ap_vld,
        pe_array_pe_res_4_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out,
        pe_array_pe_res_4_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out_ap_vld,
        pe_array_pe_res_5_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out,
        pe_array_pe_res_5_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out_ap_vld,
        pe_array_pe_res_6_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out,
        pe_array_pe_res_6_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out_ap_vld,
        pe_array_pe_res_7_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out,
        pe_array_pe_res_7_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out_ap_vld,
        pe_array_pe_res_8_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out,
        pe_array_pe_res_8_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out_ap_vld,
        pe_array_pe_res_9_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out,
        pe_array_pe_res_9_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out_ap_vld,
        pe_array_pe_res_10_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out,
        pe_array_pe_res_10_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out_ap_vld,
        pe_array_pe_res_11_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out,
        pe_array_pe_res_11_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out_ap_vld,
        pe_array_pe_res_12_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out,
        pe_array_pe_res_12_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out_ap_vld,
        pe_array_pe_res_13_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out,
        pe_array_pe_res_13_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out_ap_vld,
        pe_array_pe_res_14_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out,
        pe_array_pe_res_14_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out_ap_vld,
        pe_array_pe_res_15_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out,
        pe_array_pe_res_15_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out_ap_vld,
        pe_array_pe_res_16_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out,
        pe_array_pe_res_16_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out_ap_vld,
        pe_array_pe_res_17_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out,
        pe_array_pe_res_17_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out_ap_vld,
        pe_array_pe_res_18_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out,
        pe_array_pe_res_18_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out_ap_vld,
        pe_array_pe_res_19_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out,
        pe_array_pe_res_19_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out_ap_vld,
        pe_array_pe_res_20_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out,
        pe_array_pe_res_20_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out_ap_vld,
        pe_array_pe_res_21_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out,
        pe_array_pe_res_21_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out_ap_vld,
        pe_array_pe_res_22_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out,
        pe_array_pe_res_22_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out_ap_vld,
        pe_array_pe_res_23_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out,
        pe_array_pe_res_23_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out_ap_vld,
        pe_array_pe_res_24_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out,
        pe_array_pe_res_24_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out_ap_vld,
        pe_array_pe_res_25_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out,
        pe_array_pe_res_25_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out_ap_vld,
        pe_array_pe_res_26_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out,
        pe_array_pe_res_26_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out_ap_vld,
        pe_array_pe_res_27_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out,
        pe_array_pe_res_27_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out_ap_vld,
        pe_array_pe_res_28_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out,
        pe_array_pe_res_28_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out_ap_vld,
        pe_array_pe_res_29_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out,
        pe_array_pe_res_29_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out_ap_vld,
        pe_array_pe_res_30_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out,
        pe_array_pe_res_30_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out_ap_vld,
        pe_array_pe_res_31_1_out => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out,
        pe_array_pe_res_31_1_out_ap_vld => grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out_ap_vld);

    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668 : component simd_array_simd_array_Pipeline_VITIS_LOOP_86_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start,
        ap_done => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done,
        ap_idle => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_idle,
        ap_ready => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_ready,
        m_axi_gmem_AWVALID => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => gmem_RLAST,
        m_axi_gmem_RID => gmem_RID,
        m_axi_gmem_RUSER => gmem_RUSER,
        m_axi_gmem_RRESP => gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln86 => trunc_ln_reg_2259,
        V1_31_035_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out,
        V1_31_035_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out_ap_vld,
        V1_30_034_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out,
        V1_30_034_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out_ap_vld,
        V1_29_033_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out,
        V1_29_033_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out_ap_vld,
        V1_28_032_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out,
        V1_28_032_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out_ap_vld,
        V1_27_031_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out,
        V1_27_031_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out_ap_vld,
        V1_26_030_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out,
        V1_26_030_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out_ap_vld,
        V1_25_029_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out,
        V1_25_029_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out_ap_vld,
        V1_24_028_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out,
        V1_24_028_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out_ap_vld,
        V1_23_027_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out,
        V1_23_027_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out_ap_vld,
        V1_22_026_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out,
        V1_22_026_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out_ap_vld,
        V1_21_025_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out,
        V1_21_025_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out_ap_vld,
        V1_20_024_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out,
        V1_20_024_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out_ap_vld,
        V1_19_023_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out,
        V1_19_023_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out_ap_vld,
        V1_18_022_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out,
        V1_18_022_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out_ap_vld,
        V1_17_021_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out,
        V1_17_021_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out_ap_vld,
        V1_16_020_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out,
        V1_16_020_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out_ap_vld,
        V1_15_019_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out,
        V1_15_019_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out_ap_vld,
        V1_14_018_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out,
        V1_14_018_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out_ap_vld,
        V1_13_017_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out,
        V1_13_017_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out_ap_vld,
        V1_12_016_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out,
        V1_12_016_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out_ap_vld,
        V1_11_015_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out,
        V1_11_015_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out_ap_vld,
        V1_10_014_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out,
        V1_10_014_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out_ap_vld,
        V1_9_013_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out,
        V1_9_013_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out_ap_vld,
        V1_8_012_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out,
        V1_8_012_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out_ap_vld,
        V1_7_011_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out,
        V1_7_011_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out_ap_vld,
        V1_6_010_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out,
        V1_6_010_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out_ap_vld,
        V1_5_09_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out,
        V1_5_09_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out_ap_vld,
        V1_4_08_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out,
        V1_4_08_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out_ap_vld,
        V1_3_07_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out,
        V1_3_07_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out_ap_vld,
        V1_2_06_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out,
        V1_2_06_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out_ap_vld,
        V1_1_05_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out,
        V1_1_05_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out_ap_vld,
        V1_0_04_out => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out,
        V1_0_04_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out_ap_vld);

    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707 : component simd_array_simd_array_Pipeline_VITIS_LOOP_89_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start,
        ap_done => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done,
        ap_idle => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_idle,
        ap_ready => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_ready,
        m_axi_gmem_AWVALID => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => gmem_RLAST,
        m_axi_gmem_RID => gmem_RID,
        m_axi_gmem_RUSER => gmem_RUSER,
        m_axi_gmem_RRESP => gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln89 => trunc_ln1_reg_2265,
        V2_31_067_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out,
        V2_31_067_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out_ap_vld,
        V2_30_066_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out,
        V2_30_066_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out_ap_vld,
        V2_29_065_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out,
        V2_29_065_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out_ap_vld,
        V2_28_064_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out,
        V2_28_064_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out_ap_vld,
        V2_27_063_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out,
        V2_27_063_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out_ap_vld,
        V2_26_062_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out,
        V2_26_062_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out_ap_vld,
        V2_25_061_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out,
        V2_25_061_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out_ap_vld,
        V2_24_060_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out,
        V2_24_060_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out_ap_vld,
        V2_23_059_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out,
        V2_23_059_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out_ap_vld,
        V2_22_058_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out,
        V2_22_058_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out_ap_vld,
        V2_21_057_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out,
        V2_21_057_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out_ap_vld,
        V2_20_056_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out,
        V2_20_056_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out_ap_vld,
        V2_19_055_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out,
        V2_19_055_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out_ap_vld,
        V2_18_054_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out,
        V2_18_054_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out_ap_vld,
        V2_17_053_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out,
        V2_17_053_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out_ap_vld,
        V2_16_052_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out,
        V2_16_052_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out_ap_vld,
        V2_15_051_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out,
        V2_15_051_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out_ap_vld,
        V2_14_050_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out,
        V2_14_050_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out_ap_vld,
        V2_13_049_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out,
        V2_13_049_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out_ap_vld,
        V2_12_048_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out,
        V2_12_048_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out_ap_vld,
        V2_11_047_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out,
        V2_11_047_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out_ap_vld,
        V2_10_046_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out,
        V2_10_046_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out_ap_vld,
        V2_9_045_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out,
        V2_9_045_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out_ap_vld,
        V2_8_044_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out,
        V2_8_044_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out_ap_vld,
        V2_7_043_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out,
        V2_7_043_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out_ap_vld,
        V2_6_042_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out,
        V2_6_042_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out_ap_vld,
        V2_5_041_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out,
        V2_5_041_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out_ap_vld,
        V2_4_040_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out,
        V2_4_040_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out_ap_vld,
        V2_3_039_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out,
        V2_3_039_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out_ap_vld,
        V2_2_038_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out,
        V2_2_038_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out_ap_vld,
        V2_1_037_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out,
        V2_1_037_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out_ap_vld,
        V2_0_036_out => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out,
        V2_0_036_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out_ap_vld);

    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746 : component simd_array_simd_array_Pipeline_VITIS_LOOP_63_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start,
        ap_done => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done,
        ap_idle => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_idle,
        ap_ready => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_ready,
        pe_array_pe_res_31_1_reload => pe_array_pe_res_31_1_loc_fu_458,
        pe_array_pe_res_30_1_reload => pe_array_pe_res_30_1_loc_fu_462,
        pe_array_pe_res_29_1_reload => pe_array_pe_res_29_1_loc_fu_466,
        pe_array_pe_res_28_1_reload => pe_array_pe_res_28_1_loc_fu_470,
        pe_array_pe_res_27_1_reload => pe_array_pe_res_27_1_loc_fu_474,
        pe_array_pe_res_26_1_reload => pe_array_pe_res_26_1_loc_fu_478,
        pe_array_pe_res_25_1_reload => pe_array_pe_res_25_1_loc_fu_482,
        pe_array_pe_res_24_1_reload => pe_array_pe_res_24_1_loc_fu_486,
        pe_array_pe_res_23_1_reload => pe_array_pe_res_23_1_loc_fu_490,
        pe_array_pe_res_22_1_reload => pe_array_pe_res_22_1_loc_fu_494,
        pe_array_pe_res_21_1_reload => pe_array_pe_res_21_1_loc_fu_498,
        pe_array_pe_res_20_1_reload => pe_array_pe_res_20_1_loc_fu_502,
        pe_array_pe_res_19_1_reload => pe_array_pe_res_19_1_loc_fu_506,
        pe_array_pe_res_18_1_reload => pe_array_pe_res_18_1_loc_fu_510,
        pe_array_pe_res_17_1_reload => pe_array_pe_res_17_1_loc_fu_514,
        pe_array_pe_res_16_1_reload => pe_array_pe_res_16_1_loc_fu_518,
        pe_array_pe_res_15_1_reload => pe_array_pe_res_15_1_loc_fu_522,
        pe_array_pe_res_14_1_reload => pe_array_pe_res_14_1_loc_fu_526,
        pe_array_pe_res_13_1_reload => pe_array_pe_res_13_1_loc_fu_530,
        pe_array_pe_res_12_1_reload => pe_array_pe_res_12_1_loc_fu_534,
        pe_array_pe_res_11_1_reload => pe_array_pe_res_11_1_loc_fu_538,
        pe_array_pe_res_10_1_reload => pe_array_pe_res_10_1_loc_fu_542,
        pe_array_pe_res_9_1_reload => pe_array_pe_res_9_1_loc_fu_546,
        pe_array_pe_res_8_1_reload => pe_array_pe_res_8_1_loc_fu_550,
        pe_array_pe_res_7_1_reload => pe_array_pe_res_7_1_loc_fu_554,
        pe_array_pe_res_6_1_reload => pe_array_pe_res_6_1_loc_fu_558,
        pe_array_pe_res_5_1_reload => pe_array_pe_res_5_1_loc_fu_562,
        pe_array_pe_res_4_1_reload => pe_array_pe_res_4_1_loc_fu_566,
        pe_array_pe_res_3_1_reload => pe_array_pe_res_3_1_loc_fu_570,
        pe_array_pe_res_2_1_reload => pe_array_pe_res_2_1_loc_fu_574,
        pe_array_pe_res_1_1_reload => pe_array_pe_res_1_1_loc_fu_578,
        pe_array_pe_res_0_1_reload => pe_array_pe_res_0_1_loc_fu_582,
        V1_0_04_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out,
        V1_1_05_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out,
        V1_2_06_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out,
        V1_3_07_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out,
        V1_4_08_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out,
        V1_5_09_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out,
        V1_6_010_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out,
        V1_7_011_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out,
        V1_8_012_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out,
        V1_9_013_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out,
        V1_10_014_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out,
        V1_11_015_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out,
        V1_12_016_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out,
        V1_13_017_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out,
        V1_14_018_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out,
        V1_15_019_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out,
        V1_16_020_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out,
        V1_17_021_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out,
        V1_18_022_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out,
        V1_19_023_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out,
        V1_20_024_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out,
        V1_21_025_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out,
        V1_22_026_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out,
        V1_23_027_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out,
        V1_24_028_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out,
        V1_25_029_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out,
        V1_26_030_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out,
        V1_27_031_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out,
        V1_28_032_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out,
        V1_29_033_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out,
        V1_30_034_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out,
        V1_31_035_reload => grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out,
        V2_0_036_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out,
        V2_1_037_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out,
        V2_2_038_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out,
        V2_3_039_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out,
        V2_4_040_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out,
        V2_5_041_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out,
        V2_6_042_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out,
        V2_7_043_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out,
        V2_8_044_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out,
        V2_9_045_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out,
        V2_10_046_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out,
        V2_11_047_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out,
        V2_12_048_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out,
        V2_13_049_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out,
        V2_14_050_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out,
        V2_15_051_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out,
        V2_16_052_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out,
        V2_17_053_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out,
        V2_18_054_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out,
        V2_19_055_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out,
        V2_20_056_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out,
        V2_21_057_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out,
        V2_22_058_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out,
        V2_23_059_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out,
        V2_24_060_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out,
        V2_25_061_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out,
        V2_26_062_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out,
        V2_27_063_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out,
        V2_28_064_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out,
        V2_29_065_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out,
        V2_30_066_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out,
        V2_31_067_reload => grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out,
        opcode => opcode,
        pe_array_pe_res_31_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out,
        pe_array_pe_res_31_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out_ap_vld,
        pe_array_pe_res_30_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out,
        pe_array_pe_res_30_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out_ap_vld,
        pe_array_pe_res_29_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out,
        pe_array_pe_res_29_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out_ap_vld,
        pe_array_pe_res_28_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out,
        pe_array_pe_res_28_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out_ap_vld,
        pe_array_pe_res_27_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out,
        pe_array_pe_res_27_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out_ap_vld,
        pe_array_pe_res_26_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out,
        pe_array_pe_res_26_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out_ap_vld,
        pe_array_pe_res_25_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out,
        pe_array_pe_res_25_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out_ap_vld,
        pe_array_pe_res_24_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out,
        pe_array_pe_res_24_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out_ap_vld,
        pe_array_pe_res_23_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out,
        pe_array_pe_res_23_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out_ap_vld,
        pe_array_pe_res_22_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out,
        pe_array_pe_res_22_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out_ap_vld,
        pe_array_pe_res_21_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out,
        pe_array_pe_res_21_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out_ap_vld,
        pe_array_pe_res_20_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out,
        pe_array_pe_res_20_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out_ap_vld,
        pe_array_pe_res_19_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out,
        pe_array_pe_res_19_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out_ap_vld,
        pe_array_pe_res_18_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out,
        pe_array_pe_res_18_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out_ap_vld,
        pe_array_pe_res_17_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out,
        pe_array_pe_res_17_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out_ap_vld,
        pe_array_pe_res_16_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out,
        pe_array_pe_res_16_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out_ap_vld,
        pe_array_pe_res_15_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out,
        pe_array_pe_res_15_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out_ap_vld,
        pe_array_pe_res_14_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out,
        pe_array_pe_res_14_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out_ap_vld,
        pe_array_pe_res_13_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out,
        pe_array_pe_res_13_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out_ap_vld,
        pe_array_pe_res_12_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out,
        pe_array_pe_res_12_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out_ap_vld,
        pe_array_pe_res_11_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out,
        pe_array_pe_res_11_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out_ap_vld,
        pe_array_pe_res_10_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out,
        pe_array_pe_res_10_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out_ap_vld,
        pe_array_pe_res_9_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out,
        pe_array_pe_res_9_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out_ap_vld,
        pe_array_pe_res_8_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out,
        pe_array_pe_res_8_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out_ap_vld,
        pe_array_pe_res_7_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out,
        pe_array_pe_res_7_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out_ap_vld,
        pe_array_pe_res_6_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out,
        pe_array_pe_res_6_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out_ap_vld,
        pe_array_pe_res_5_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out,
        pe_array_pe_res_5_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out_ap_vld,
        pe_array_pe_res_4_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out,
        pe_array_pe_res_4_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out_ap_vld,
        pe_array_pe_res_3_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out,
        pe_array_pe_res_3_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out_ap_vld,
        pe_array_pe_res_2_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out,
        pe_array_pe_res_2_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out_ap_vld,
        pe_array_pe_res_1_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out,
        pe_array_pe_res_1_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out_ap_vld,
        pe_array_pe_res_0_2_out => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out,
        pe_array_pe_res_0_2_out_ap_vld => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out_ap_vld);

    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880 : component simd_array_simd_array_Pipeline_VITIS_LOOP_96_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start,
        ap_done => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done,
        ap_idle => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_idle,
        ap_ready => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_ready,
        m_axi_gmem_AWVALID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => gmem_BRESP,
        m_axi_gmem_BID => gmem_BID,
        m_axi_gmem_BUSER => gmem_BUSER,
        sext_ln96 => trunc_ln4_reg_2271,
        pe_array_pe_res_0_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out,
        pe_array_pe_res_1_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out,
        pe_array_pe_res_2_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out,
        pe_array_pe_res_3_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out,
        pe_array_pe_res_4_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out,
        pe_array_pe_res_5_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out,
        pe_array_pe_res_6_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out,
        pe_array_pe_res_7_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out,
        pe_array_pe_res_8_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out,
        pe_array_pe_res_9_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out,
        pe_array_pe_res_10_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out,
        pe_array_pe_res_11_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out,
        pe_array_pe_res_12_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out,
        pe_array_pe_res_13_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out,
        pe_array_pe_res_14_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out,
        pe_array_pe_res_15_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out,
        pe_array_pe_res_16_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out,
        pe_array_pe_res_17_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out,
        pe_array_pe_res_18_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out,
        pe_array_pe_res_19_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out,
        pe_array_pe_res_20_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out,
        pe_array_pe_res_21_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out,
        pe_array_pe_res_22_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out,
        pe_array_pe_res_23_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out,
        pe_array_pe_res_24_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out,
        pe_array_pe_res_25_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out,
        pe_array_pe_res_26_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out,
        pe_array_pe_res_27_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out,
        pe_array_pe_res_28_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out,
        pe_array_pe_res_29_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out,
        pe_array_pe_res_30_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out,
        pe_array_pe_res_31_2_reload => grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out);

    control_s_axi_U : component simd_array_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        din_a => din_a,
        din_b => din_b,
        out_r => out_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component simd_array_gmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARID => gmem_ARID,
        I_ARLEN => gmem_ARLEN,
        I_ARSIZE => gmem_ARSIZE,
        I_ARLOCK => gmem_ARLOCK,
        I_ARCACHE => gmem_ARCACHE,
        I_ARQOS => gmem_ARQOS,
        I_ARPROT => gmem_ARPROT,
        I_ARUSER => gmem_ARUSER,
        I_ARBURST => gmem_ARBURST,
        I_ARREGION => gmem_ARREGION,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWID => gmem_AWID,
        I_AWLEN => gmem_AWLEN,
        I_AWSIZE => gmem_AWSIZE,
        I_AWLOCK => gmem_AWLOCK,
        I_AWCACHE => gmem_AWCACHE,
        I_AWQOS => gmem_AWQOS,
        I_AWPROT => gmem_AWPROT,
        I_AWUSER => gmem_AWUSER,
        I_AWBURST => gmem_AWBURST,
        I_AWREGION => gmem_AWREGION,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WDATA,
        I_WID => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WID,
        I_WUSER => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WUSER,
        I_WLAST => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WLAST,
        I_WSTRB => grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_simd_array_Pipeline_1_fu_632_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_simd_array_Pipeline_1_fu_632_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_simd_array_Pipeline_1_fu_632_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_simd_array_Pipeline_1_fu_632_ap_ready = ap_const_logic_1)) then 
                    grp_simd_array_Pipeline_1_fu_632_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_ready = ap_const_logic_1)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_ready = ap_const_logic_1)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_ready = ap_const_logic_1)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_ready = ap_const_logic_1)) then 
                    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_0_1_loc_fu_582 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_10_1_loc_fu_542 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_11_1_loc_fu_538 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_12_1_loc_fu_534 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_13_1_loc_fu_530 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_14_1_loc_fu_526 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_15_1_loc_fu_522 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_16_1_loc_fu_518 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_17_1_loc_fu_514 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_18_1_loc_fu_510 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_19_1_loc_fu_506 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_1_1_loc_fu_578 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_20_1_loc_fu_502 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_21_1_loc_fu_498 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_22_1_loc_fu_494 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_23_1_loc_fu_490 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_24_1_loc_fu_486 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_25_1_loc_fu_482 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_26_1_loc_fu_478 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_27_1_loc_fu_474 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_28_1_loc_fu_470 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_29_1_loc_fu_466 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_2_1_loc_fu_574 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_30_1_loc_fu_462 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                pe_array_pe_res_31_1_loc_fu_458 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_3_1_loc_fu_570 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_4_1_loc_fu_566 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_5_1_loc_fu_562 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_6_1_loc_fu_558 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_7_1_loc_fu_554 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_8_1_loc_fu_550 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out_ap_vld = ap_const_logic_1))) then
                pe_array_pe_res_9_1_loc_fu_546 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln1_reg_2265 <= din_b(63 downto 2);
                trunc_ln4_reg_2271 <= out_r(63 downto 2);
                trunc_ln_reg_2259 <= din_a(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state28, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done, grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done, grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done, gmem_AWREADY, gmem_ARREADY, gmem_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done)
    begin
        if ((grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done, gmem_AWREADY)
    begin
        if (((gmem_AWREADY = ap_const_logic_0) or (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done)
    begin
        if ((grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(gmem_BVALID)
    begin
        if ((gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_simd_array_Pipeline_1_fu_632_ap_done, grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done = ap_const_logic_0) or (grp_simd_array_Pipeline_1_fu_632_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state28, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state28, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, sext_ln86_fu_949_p1, sext_ln89_fu_959_p1)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARADDR <= sext_ln89_fu_959_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= sext_ln86_fu_949_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARADDR <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARADDR <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARBURST_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARBURST <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARBURST <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST;
        else 
            gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_ARCACHE_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARCACHE <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARCACHE <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE;
        else 
            gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_ARID_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARID <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARID <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID;
        else 
            gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            gmem_ARLEN <= ap_const_lv32_20;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARLEN <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARLEN <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLOCK_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARLOCK <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARLOCK <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK;
        else 
            gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_ARPROT_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARPROT <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARPROT <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT;
        else 
            gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_ARQOS_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARQOS <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARQOS <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS;
        else 
            gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_ARREGION_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARREGION <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARREGION <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION;
        else 
            gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_ARSIZE_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARSIZE <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARSIZE <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE;
        else 
            gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_ARUSER_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARUSER <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARUSER <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER;
        else 
            gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARVALID <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARVALID <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state21, grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done, grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR, gmem_AWREADY, ap_CS_fsm_state22, ap_CS_fsm_state23, sext_ln96_fu_1353_p1)
    begin
        if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            gmem_AWADDR <= sext_ln96_fu_1353_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWADDR <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWBURST_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWBURST <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST;
        else 
            gmem_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_AWCACHE_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWCACHE <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE;
        else 
            gmem_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_AWID_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWID <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID;
        else 
            gmem_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(ap_CS_fsm_state21, grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done, grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN, gmem_AWREADY, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            gmem_AWLEN <= ap_const_lv32_20;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWLEN <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLOCK_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWLOCK <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK;
        else 
            gmem_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_AWPROT_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWPROT <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT;
        else 
            gmem_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_AWQOS_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWQOS <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS;
        else 
            gmem_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_AWREGION_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWREGION <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION;
        else 
            gmem_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_AWSIZE_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWSIZE <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE;
        else 
            gmem_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_AWUSER_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWUSER <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER;
        else 
            gmem_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state21, grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done, grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID, gmem_AWREADY, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((not(((gmem_AWREADY = ap_const_logic_0) or (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_AWVALID <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state28, grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY, gmem_BVALID, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_BREADY <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY, grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_RREADY <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_RREADY <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            gmem_WVALID <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_simd_array_Pipeline_1_fu_632_ap_start <= grp_simd_array_Pipeline_1_fu_632_ap_start_reg;
    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start <= grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg;
    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start <= grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg;
    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start <= grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg;
    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start <= grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg;
        sext_ln86_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_2259),64));

        sext_ln89_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_2265),64));

        sext_ln96_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_2271),64));

end behav;
