{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457413222472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457413222472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 00:00:22 2016 " "Processing started: Tue Mar 08 00:00:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457413222472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457413222472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft256 -c fft256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft256 -c fft256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457413222472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1457413222772 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fixed_float_types_c.vhdl " "Can't analyze file -- file fixed_float_types_c.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1457413222857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fixed_pkg.vhd " "Can't analyze file -- file fixed_pkg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1457413222857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "float_pkg_c.vhdl " "Can't analyze file -- file float_pkg_c.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1457413222857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft256.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fft256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bits_int " "Found design unit 1: n_bits_int" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457413223523 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft256-fpga " "Found design unit 2: fft256-fpga" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457413223523 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft256 " "Found entity 1: fft256" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457413223523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457413223523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft256 " "Elaborating entity \"fft256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457413223576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457413241718 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "fft256.vhd" "Mult1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457413262468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "fft256.vhd" "Mult0" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457413262468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "fft256.vhd" "Mult3" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457413262468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "fft256.vhd" "Mult2" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457413262468 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1457413262468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457413262568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457413262569 ""}  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457413262569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/db/mult_16t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457413262706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457413262706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rcount_o\[8\] GND " "Pin \"rcount_o\[8\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|rcount_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i1_o\[8\] GND " "Pin \"i1_o\[8\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|i1_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k2_o\[8\] GND " "Pin \"k2_o\[8\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|k2_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wo\[3\] GND " "Pin \"wo\[3\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|wo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wo\[4\] GND " "Pin \"wo\[4\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|wo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wo\[5\] GND " "Pin \"wo\[5\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|wo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wo\[6\] GND " "Pin \"wo\[6\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|wo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wo\[7\] GND " "Pin \"wo\[7\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|wo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wo\[8\] GND " "Pin \"wo\[8\]\" is stuck at GND" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457413280241 "|fft256|wo[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457413280241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457413305667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457413305667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27079 " "Implemented 27079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457413308230 ""} { "Info" "ICUT_CUT_TM_OPINS" "379 " "Implemented 379 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457413308230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26658 " "Implemented 26658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457413308230 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1457413308230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457413308230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457413308354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 00:01:48 2016 " "Processing ended: Tue Mar 08 00:01:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457413308354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457413308354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457413308354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457413308354 ""}
