

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Fri Sep 15 01:01:08 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        jacobi2d_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  12629|    1|  12629|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+-------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- load_epoch  |  12501|  12501|         3|          1|          1|  12500|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     137|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     648|
|Register         |        -|      -|     753|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     753|     785|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_414_p2                       |     +    |      0|  0|  21|          14|           1|
    |sum2_fu_396_p2                      |     +    |      0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_state129_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |exitcond4_fu_408_p2                 |   icmp   |      0|  0|  13|          14|          13|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 137|          96|          84|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  585|        130|    1|        130|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    9|          2|    1|          2|
    |from_V_blk_n_AR                      |    9|          2|    1|          2|
    |from_V_blk_n_R                       |    9|          2|    1|          2|
    |i_phi_fu_384_p4                      |    9|          2|   14|         28|
    |i_reg_380                            |    9|          2|   14|         28|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  648|        144|   34|        196|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |  129|   0|  129|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY  |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond4_reg_673   |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_i_reg_380           |   14|   0|   14|          0|
    |exitcond4_reg_673                    |    1|   0|    1|          0|
    |i_2_reg_677                          |   14|   0|   14|          0|
    |i_reg_380                            |   14|   0|   14|          0|
    |p_Result_0_10_reg_737                |   32|   0|   32|          0|
    |p_Result_0_11_reg_742                |   32|   0|   32|          0|
    |p_Result_0_12_reg_747                |   32|   0|   32|          0|
    |p_Result_0_13_reg_752                |   32|   0|   32|          0|
    |p_Result_0_14_reg_757                |   32|   0|   32|          0|
    |p_Result_0_1_reg_687                 |   32|   0|   32|          0|
    |p_Result_0_2_reg_692                 |   32|   0|   32|          0|
    |p_Result_0_3_reg_697                 |   32|   0|   32|          0|
    |p_Result_0_4_reg_702                 |   32|   0|   32|          0|
    |p_Result_0_5_reg_707                 |   32|   0|   32|          0|
    |p_Result_0_6_reg_712                 |   32|   0|   32|          0|
    |p_Result_0_7_reg_717                 |   32|   0|   32|          0|
    |p_Result_0_8_reg_722                 |   32|   0|   32|          0|
    |p_Result_0_9_reg_727                 |   32|   0|   32|          0|
    |p_Result_0_s_reg_732                 |   32|   0|   32|          0|
    |sum2_reg_662                         |   64|   0|   64|          0|
    |tmp_1_reg_682                        |   32|   0|   32|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  753|   0|  753|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      load      | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      load      | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      load      | return value |
|ap_done                | out |    1| ap_ctrl_hs |      load      | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      load      | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      load      | return value |
|load_flag              |  in |    1|   ap_none  |    load_flag   |    scalar    |
|to_0_address0          | out |   14|  ap_memory |      to_0      |     array    |
|to_0_ce0               | out |    1|  ap_memory |      to_0      |     array    |
|to_0_we0               | out |    1|  ap_memory |      to_0      |     array    |
|to_0_d0                | out |   32|  ap_memory |      to_0      |     array    |
|to_1_address0          | out |   14|  ap_memory |      to_1      |     array    |
|to_1_ce0               | out |    1|  ap_memory |      to_1      |     array    |
|to_1_we0               | out |    1|  ap_memory |      to_1      |     array    |
|to_1_d0                | out |   32|  ap_memory |      to_1      |     array    |
|to_2_address0          | out |   14|  ap_memory |      to_2      |     array    |
|to_2_ce0               | out |    1|  ap_memory |      to_2      |     array    |
|to_2_we0               | out |    1|  ap_memory |      to_2      |     array    |
|to_2_d0                | out |   32|  ap_memory |      to_2      |     array    |
|to_3_address0          | out |   14|  ap_memory |      to_3      |     array    |
|to_3_ce0               | out |    1|  ap_memory |      to_3      |     array    |
|to_3_we0               | out |    1|  ap_memory |      to_3      |     array    |
|to_3_d0                | out |   32|  ap_memory |      to_3      |     array    |
|to_4_address0          | out |   14|  ap_memory |      to_4      |     array    |
|to_4_ce0               | out |    1|  ap_memory |      to_4      |     array    |
|to_4_we0               | out |    1|  ap_memory |      to_4      |     array    |
|to_4_d0                | out |   32|  ap_memory |      to_4      |     array    |
|to_5_address0          | out |   14|  ap_memory |      to_5      |     array    |
|to_5_ce0               | out |    1|  ap_memory |      to_5      |     array    |
|to_5_we0               | out |    1|  ap_memory |      to_5      |     array    |
|to_5_d0                | out |   32|  ap_memory |      to_5      |     array    |
|to_6_address0          | out |   14|  ap_memory |      to_6      |     array    |
|to_6_ce0               | out |    1|  ap_memory |      to_6      |     array    |
|to_6_we0               | out |    1|  ap_memory |      to_6      |     array    |
|to_6_d0                | out |   32|  ap_memory |      to_6      |     array    |
|to_7_address0          | out |   14|  ap_memory |      to_7      |     array    |
|to_7_ce0               | out |    1|  ap_memory |      to_7      |     array    |
|to_7_we0               | out |    1|  ap_memory |      to_7      |     array    |
|to_7_d0                | out |   32|  ap_memory |      to_7      |     array    |
|to_8_address0          | out |   14|  ap_memory |      to_8      |     array    |
|to_8_ce0               | out |    1|  ap_memory |      to_8      |     array    |
|to_8_we0               | out |    1|  ap_memory |      to_8      |     array    |
|to_8_d0                | out |   32|  ap_memory |      to_8      |     array    |
|to_9_address0          | out |   14|  ap_memory |      to_9      |     array    |
|to_9_ce0               | out |    1|  ap_memory |      to_9      |     array    |
|to_9_we0               | out |    1|  ap_memory |      to_9      |     array    |
|to_9_d0                | out |   32|  ap_memory |      to_9      |     array    |
|to_10_address0         | out |   14|  ap_memory |      to_10     |     array    |
|to_10_ce0              | out |    1|  ap_memory |      to_10     |     array    |
|to_10_we0              | out |    1|  ap_memory |      to_10     |     array    |
|to_10_d0               | out |   32|  ap_memory |      to_10     |     array    |
|to_11_address0         | out |   14|  ap_memory |      to_11     |     array    |
|to_11_ce0              | out |    1|  ap_memory |      to_11     |     array    |
|to_11_we0              | out |    1|  ap_memory |      to_11     |     array    |
|to_11_d0               | out |   32|  ap_memory |      to_11     |     array    |
|to_12_address0         | out |   14|  ap_memory |      to_12     |     array    |
|to_12_ce0              | out |    1|  ap_memory |      to_12     |     array    |
|to_12_we0              | out |    1|  ap_memory |      to_12     |     array    |
|to_12_d0               | out |   32|  ap_memory |      to_12     |     array    |
|to_13_address0         | out |   14|  ap_memory |      to_13     |     array    |
|to_13_ce0              | out |    1|  ap_memory |      to_13     |     array    |
|to_13_we0              | out |    1|  ap_memory |      to_13     |     array    |
|to_13_d0               | out |   32|  ap_memory |      to_13     |     array    |
|to_14_address0         | out |   14|  ap_memory |      to_14     |     array    |
|to_14_ce0              | out |    1|  ap_memory |      to_14     |     array    |
|to_14_we0              | out |    1|  ap_memory |      to_14     |     array    |
|to_14_d0               | out |   32|  ap_memory |      to_14     |     array    |
|to_15_address0         | out |   14|  ap_memory |      to_15     |     array    |
|to_15_ce0              | out |    1|  ap_memory |      to_15     |     array    |
|to_15_we0              | out |    1|  ap_memory |      to_15     |     array    |
|to_15_d0               | out |   32|  ap_memory |      to_15     |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |     from_V     |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |     from_V     |    pointer   |
|from_V_offset          |  in |   58|   ap_none  |  from_V_offset |    scalar    |
|from_V_offset1         |  in |   64|   ap_none  | from_V_offset1 |    scalar    |
+-----------------------+-----+-----+------------+----------------+--------------+

