Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  4 00:13:03 2024
| Host         : leo-mrmd-ThinkPad-L13 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap1_top_timing_summary_routed.rpt -pb sap1_top_timing_summary_routed.pb -rpx sap1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sap1_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     39          
TIMING-20  Warning           Non-clocked latch               17          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller_inst_0/ctrl_word_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller_inst_0/ctrl_word_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller_inst_0/ctrl_word_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller_inst_0/state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller_inst_0/state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller_inst_0/state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller_inst_0/state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller_inst_0/state_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller_inst_0/state_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: instr_reg_inst_0/register_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: instr_reg_inst_0/register_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: instr_reg_inst_0/register_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: instr_reg_inst_0/register_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  141          inf        0.000                      0                  141           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            b_reg_inst_0/register_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.909ns  (logic 2.850ns (28.759%)  route 7.059ns (71.241%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           0.534     5.906    bus_ctrl_inst_0/Q[0]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.388 r  bus_ctrl_inst_0/bus0_carry/O[0]
                         net (fo=1, routed)           0.587     6.975    controller_inst_0/O[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.299     7.274 r  controller_inst_0/register[0]_i_2/O
                         net (fo=1, routed)           0.863     8.136    controller_inst_0/register[0]_i_2_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.260 r  controller_inst_0/register[0]_i_1/O
                         net (fo=5, routed)           1.649     9.909    b_reg_inst_0/D[0]
    SLICE_X40Y7          FDCE                                         r  b_reg_inst_0/register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            b_reg_inst_0/register_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 2.851ns (29.011%)  route 6.976ns (70.989%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.008     6.380    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.504 r  acc_inst_0/bus0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.504    bus_ctrl_inst_0/register[0]_i_2[2]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.856 r  bus_ctrl_inst_0/bus0_carry/O[3]
                         net (fo=1, routed)           1.116     7.972    controller_inst_0/O[3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.306     8.278 r  controller_inst_0/register[3]_i_2/O
                         net (fo=1, routed)           0.599     8.877    controller_inst_0/register[3]_i_2_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  controller_inst_0/register[3]_i_1/O
                         net (fo=4, routed)           0.826     9.827    b_reg_inst_0/D[3]
    SLICE_X40Y7          FDCE                                         r  b_reg_inst_0/register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            acc_inst_0/register_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 2.851ns (29.075%)  route 6.954ns (70.925%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.008     6.380    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.504 r  acc_inst_0/bus0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.504    bus_ctrl_inst_0/register[0]_i_2[2]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.856 r  bus_ctrl_inst_0/bus0_carry/O[3]
                         net (fo=1, routed)           1.116     7.972    controller_inst_0/O[3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.306     8.278 r  controller_inst_0/register[3]_i_2/O
                         net (fo=1, routed)           0.599     8.877    controller_inst_0/register[3]_i_2_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  controller_inst_0/register[3]_i_1/O
                         net (fo=4, routed)           0.804     9.805    acc_inst_0/D[3]
    SLICE_X40Y6          FDCE                                         r  acc_inst_0/register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            instr_reg_inst_0/register_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.346ns  (logic 2.851ns (30.504%)  route 6.495ns (69.496%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.008     6.380    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.504 r  acc_inst_0/bus0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.504    bus_ctrl_inst_0/register[0]_i_2[2]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.856 r  bus_ctrl_inst_0/bus0_carry/O[3]
                         net (fo=1, routed)           1.116     7.972    controller_inst_0/O[3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.306     8.278 r  controller_inst_0/register[3]_i_2/O
                         net (fo=1, routed)           0.599     8.877    controller_inst_0/register[3]_i_2_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  controller_inst_0/register[3]_i_1/O
                         net (fo=4, routed)           0.345     9.346    instr_reg_inst_0/D[3]
    SLICE_X41Y6          FDCE                                         r  instr_reg_inst_0/register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mar_inst_0/addr_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 2.850ns (30.652%)  route 6.447ns (69.348%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           0.534     5.906    bus_ctrl_inst_0/Q[0]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.388 r  bus_ctrl_inst_0/bus0_carry/O[0]
                         net (fo=1, routed)           0.587     6.975    controller_inst_0/O[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.299     7.274 r  controller_inst_0/register[0]_i_2/O
                         net (fo=1, routed)           0.863     8.136    controller_inst_0/register[0]_i_2_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.260 r  controller_inst_0/register[0]_i_1/O
                         net (fo=5, routed)           1.037     9.297    mar_inst_0/D[0]
    SLICE_X42Y6          FDCE                                         r  mar_inst_0/addr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            b_reg_inst_0/register_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.054ns  (logic 2.743ns (30.294%)  route 6.311ns (69.706%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.008     6.380    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.504 r  acc_inst_0/bus0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.504    bus_ctrl_inst_0/register[0]_i_2[2]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.752 r  bus_ctrl_inst_0/bus0_carry/O[2]
                         net (fo=1, routed)           0.408     7.159    controller_inst_0/O[2]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.302     7.461 r  controller_inst_0/register[2]_i_2/O
                         net (fo=1, routed)           0.799     8.261    controller_inst_0/register[2]_i_2_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.385 r  controller_inst_0/register[2]_i_1/O
                         net (fo=4, routed)           0.669     9.054    b_reg_inst_0/D[2]
    SLICE_X40Y7          FDCE                                         r  b_reg_inst_0/register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            mar_inst_0/addr_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 2.851ns (31.673%)  route 6.150ns (68.327%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.008     6.380    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.504 r  acc_inst_0/bus0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.504    bus_ctrl_inst_0/register[0]_i_2[2]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.856 r  bus_ctrl_inst_0/bus0_carry/O[3]
                         net (fo=1, routed)           1.116     7.972    controller_inst_0/O[3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.306     8.278 r  controller_inst_0/register[3]_i_2/O
                         net (fo=1, routed)           0.599     8.877    controller_inst_0/register[3]_i_2_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  controller_inst_0/register[3]_i_1/O
                         net (fo=4, routed)           0.000     9.001    mar_inst_0/D[3]
    SLICE_X42Y6          FDCE                                         r  mar_inst_0/addr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            acc_inst_0/register_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 2.743ns (30.489%)  route 6.253ns (69.511%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.008     6.380    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.504 r  acc_inst_0/bus0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.504    bus_ctrl_inst_0/register[0]_i_2[2]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.752 r  bus_ctrl_inst_0/bus0_carry/O[2]
                         net (fo=1, routed)           0.408     7.159    controller_inst_0/O[2]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.302     7.461 r  controller_inst_0/register[2]_i_2/O
                         net (fo=1, routed)           0.799     8.261    controller_inst_0/register[2]_i_2_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.385 r  controller_inst_0/register[2]_i_1/O
                         net (fo=4, routed)           0.611     8.996    acc_inst_0/D[2]
    SLICE_X40Y6          FDCE                                         r  acc_inst_0/register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            out_reg_inst_0/register_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 2.850ns (31.738%)  route 6.129ns (68.262%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           0.534     5.906    bus_ctrl_inst_0/Q[0]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.388 r  bus_ctrl_inst_0/bus0_carry/O[0]
                         net (fo=1, routed)           0.587     6.975    controller_inst_0/O[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.299     7.274 r  controller_inst_0/register[0]_i_2/O
                         net (fo=1, routed)           0.863     8.136    controller_inst_0/register[0]_i_2_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.260 r  controller_inst_0/register[0]_i_1/O
                         net (fo=5, routed)           0.719     8.979    out_reg_inst_0/D[0]
    SLICE_X42Y3          FDCE                                         r  out_reg_inst_0/register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            bus_ctrl_inst_0/bus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 3.089ns (34.683%)  route 5.817ns (65.317%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LDCE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.385     2.321    controller_inst_0/rstn_i_IBUF
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.445 r  controller_inst_0/hltn_reg_i_2/O
                         net (fo=52, routed)          2.042     4.487    controller_inst_0/rstn_i
    SLICE_X37Y4          LDCE (SetClr_ldce_CLR_Q)     0.885     5.372 f  controller_inst_0/ctrl_word_reg[8]/Q
                         net (fo=9, routed)           1.009     6.381    acc_inst_0/bus0_carry__0_0[0]
    SLICE_X40Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.505 r  acc_inst_0/bus0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.505    bus_ctrl_inst_0/register[0]_i_2[3]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.906 r  bus_ctrl_inst_0/bus0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.906    bus_ctrl_inst_0/bus0_carry_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.219 r  bus_ctrl_inst_0/bus0_carry__0/O[3]
                         net (fo=1, routed)           0.861     8.080    controller_inst_0/register_reg[7]_1[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.306     8.386 r  controller_inst_0/bus_reg[7]_i_1/O
                         net (fo=1, routed)           0.519     8.905    bus_ctrl_inst_0/D[3]
    SLICE_X41Y7          LDCE                                         r  bus_ctrl_inst_0/bus_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_inst_0/state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller_inst_0/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.167ns (59.323%)  route 0.115ns (40.677%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDPE                         0.000     0.000 r  controller_inst_0/state_reg[0]/C
    SLICE_X38Y4          FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  controller_inst_0/state_reg[0]/Q
                         net (fo=9, routed)           0.115     0.282    controller_inst_0/state[0]
    SLICE_X38Y4          FDCE                                         r  controller_inst_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            b_reg_inst_0/register_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.158ns (55.988%)  route 0.124ns (44.012%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[6]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[6]/Q
                         net (fo=3, routed)           0.124     0.282    b_reg_inst_0/D[6]
    SLICE_X40Y8          FDCE                                         r  b_reg_inst_0/register_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            b_reg_inst_0/register_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.158ns (53.680%)  route 0.136ns (46.320%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[5]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[5]/Q
                         net (fo=3, routed)           0.136     0.294    b_reg_inst_0/D[5]
    SLICE_X40Y8          FDCE                                         r  b_reg_inst_0/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            instr_reg_inst_0/register_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.478%)  route 0.137ns (46.522%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[6]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[6]/Q
                         net (fo=3, routed)           0.137     0.295    instr_reg_inst_0/D[6]
    SLICE_X40Y5          FDCE                                         r  instr_reg_inst_0/register_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            b_reg_inst_0/register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.158ns (53.149%)  route 0.139ns (46.851%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[7]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[7]/Q
                         net (fo=3, routed)           0.139     0.297    b_reg_inst_0/D[7]
    SLICE_X40Y8          FDCE                                         r  b_reg_inst_0/register_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            instr_reg_inst_0/register_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.929%)  route 0.141ns (47.071%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[5]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[5]/Q
                         net (fo=3, routed)           0.141     0.299    instr_reg_inst_0/D[5]
    SLICE_X40Y5          FDCE                                         r  instr_reg_inst_0/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            acc_inst_0/register_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.895%)  route 0.141ns (47.105%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[5]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[5]/Q
                         net (fo=3, routed)           0.141     0.299    acc_inst_0/D[5]
    SLICE_X39Y7          FDCE                                         r  acc_inst_0/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            acc_inst_0/register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.895%)  route 0.141ns (47.105%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[7]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[7]/Q
                         net (fo=3, routed)           0.141     0.299    acc_inst_0/D[7]
    SLICE_X39Y7          FDCE                                         r  acc_inst_0/register_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            b_reg_inst_0/register_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.158ns (52.621%)  route 0.142ns (47.379%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[4]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[4]/Q
                         net (fo=3, routed)           0.142     0.300    b_reg_inst_0/D[4]
    SLICE_X40Y8          FDCE                                         r  b_reg_inst_0/register_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_ctrl_inst_0/bus_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            instr_reg_inst_0/register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.158ns (52.587%)  route 0.142ns (47.413%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          LDCE                         0.000     0.000 r  bus_ctrl_inst_0/bus_reg[7]/G
    SLICE_X41Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bus_ctrl_inst_0/bus_reg[7]/Q
                         net (fo=3, routed)           0.142     0.300    instr_reg_inst_0/D[7]
    SLICE_X40Y5          FDCE                                         r  instr_reg_inst_0/register_reg[7]/D
  -------------------------------------------------------------------    -------------------





