#Start recording tcl command: 2/20/2019 11:30:54
#Project Location: C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/shiftRL00; Project name: shiftRL00
prj_project new -name "shiftRL00" -impl "shiftRL0" -dev LCMXO2-7000HE-5TG144I -synthesis "synplify"
prj_src add "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/div00.vhdl" "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/osc00.vhdl" "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/packagediv00.vhdl" "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/topdiv00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/GALILEA/Desktop/ESCOM/SEXTO SEMESTRE/Arquitectura de Computadoras/Projects/shiftRL00/shiftRL00.vhdl"
#Stop recording: 2/20/2019 12:16:17
