vhdl-mode-menu-list is a variable defined in `vhdl-mode.el'.<br/>Its value is shown below.<br/><br/>Documentation:<br/>VHDL Mode menu.<br/><br/>Value: ("VHDL"<br/> ("Project"<br/>  ["None"<br/>   (vhdl-set-project "")<br/>   :style radio :selected<br/>   (null vhdl-project)]<br/>  "--"<br/>  ["Example 1"<br/>   (vhdl-set-project "Example 1")<br/>   :style radio :selected<br/>   (equal "Example 1" vhdl-project)]<br/>  ["Example 2"<br/>   (vhdl-set-project "Example 2")<br/>   :style radio :selected<br/>   (equal "Example 2" vhdl-project)]<br/>  ["Example 3"<br/>   (vhdl-set-project "Example 3")<br/>   :style radio :selected<br/>   (equal "Example 3" vhdl-project)]<br/>  "--" "--"<br/>  ["Select Project..." vhdl-set-project t]<br/>  ["Set As Default Project" vhdl-set-default-project t]<br/>  "--"<br/>  ["Duplicate Project" vhdl-duplicate-project vhdl-project]<br/>  ["Import Project..." vhdl-import-project :keys "C-c C-p C-m" :active t]<br/>  ["Export Project" vhdl-export-project vhdl-project]<br/>  "--"<br/>  ["Customize Project..."<br/>   (customize-option 'vhdl-project-alist)<br/>   t])<br/> "--"<br/> ("Compile"<br/>  ["Compile Buffer" vhdl-compile t]<br/>  ["Stop Compilation" kill-compilation t]<br/>  "--"<br/>  ["Make" vhdl-make t]<br/>  ["Generate Makefile" vhdl-generate-makefile t]<br/>  "--"<br/>  ["Next Error" next-error t]<br/>  ["Previous Error" previous-error t]<br/>  ["First Error" first-error t]<br/>  "--"<br/>  ("Compiler"<br/>   ["ADVance MS"<br/>    (setq vhdl-compiler "ADVance MS")<br/>    :style radio :selected<br/>    (equal "ADVance MS" vhdl-compiler)]<br/>   ["Aldec"<br/>    (setq vhdl-compiler "Aldec")<br/>    :style radio :selected<br/>    (equal "Aldec" vhdl-compiler)]<br/>   ["Cadence Leapfrog"<br/>    (setq vhdl-compiler "Cadence Leapfrog")<br/>    :style radio :selected<br/>    (equal "Cadence Leapfrog" vhdl-compiler)]<br/>   ["Cadence NC"<br/>    (setq vhdl-compiler "Cadence NC")<br/>    :style radio :selected<br/>    (equal "Cadence NC" vhdl-compiler)]<br/>   ["GHDL"<br/>    (setq vhdl-compiler "GHDL")<br/>    :style radio :selected<br/>    (equal "GHDL" vhdl-compiler)]<br/>   ["Ikos"<br/>    (setq vhdl-compiler "Ikos")<br/>    :style radio :selected<br/>    (equal "Ikos" vhdl-compiler)]<br/>   ["ModelSim"<br/>    (setq vhdl-compiler "ModelSim")<br/>    :style radio :selected<br/>    (equal "ModelSim" vhdl-compiler)]<br/>   ["LEDA ProVHDL"<br/>    (setq vhdl-compiler "LEDA ProVHDL")<br/>    :style radio :selected<br/>    (equal "LEDA ProVHDL" vhdl-compiler)]<br/>   ["QuickHDL"<br/>    (setq vhdl-compiler "QuickHDL")<br/>    :style radio :selected<br/>    (equal "QuickHDL" vhdl-compiler)]<br/>   ["Savant"<br/>    (setq vhdl-compiler "Savant")<br/>    :style radio :selected<br/>    (equal "Savant" vhdl-compiler)]<br/>   ["Simili"<br/>    (setq vhdl-compiler "Simili")<br/>    :style radio :selected<br/>    (equal "Simili" vhdl-compiler)]<br/>   ["Speedwave"<br/>    (setq vhdl-compiler "Speedwave")<br/>    :style radio :selected<br/>    (equal "Speedwave" vhdl-compiler)]<br/>   ["Synopsys"<br/>    (setq vhdl-compiler "Synopsys")<br/>    :style radio :selected<br/>    (equal "Synopsys" vhdl-compiler)]<br/>   ["Synopsys Design Compiler"<br/>    (setq vhdl-compiler "Synopsys Design Compiler")<br/>    :style radio :selected<br/>    (equal "Synopsys Design Compiler" vhdl-compiler)]<br/>   ["Synplify"<br/>    (setq vhdl-compiler "Synplify")<br/>    :style radio :selected<br/>    (equal "Synplify" vhdl-compiler)]<br/>   ["Vantage"<br/>    (setq vhdl-compiler "Vantage")<br/>    :style radio :selected<br/>    (equal "Vantage" vhdl-compiler)]<br/>   ["VeriBest"<br/>    (setq vhdl-compiler "VeriBest")<br/>    :style radio :selected<br/>    (equal "VeriBest" vhdl-compiler)]<br/>   ["Viewlogic"<br/>    (setq vhdl-compiler "Viewlogic")<br/>    :style radio :selected<br/>    (equal "Viewlogic" vhdl-compiler)]<br/>   ["Xilinx XST"<br/>    (setq vhdl-compiler "Xilinx XST")<br/>    :style radio :selected<br/>    (equal "Xilinx XST" vhdl-compiler)]<br/>   "--" "--"<br/>   ["Select Compiler..." vhdl-set-compiler t]<br/>   "--"<br/>   ["Customize Compiler..."<br/>    (customize-option 'vhdl-compiler-alist)<br/>    t]))<br/> "--"<br/> ("Template"<br/>  ("VHDL Construct 1"<br/>   ["Alias" vhdl-template-alias t]<br/>   ["Architecture" vhdl-template-architecture t]<br/>   ["Assert" vhdl-template-assert t]<br/>   ["Attribute (Decl)" vhdl-template-attribute-decl t]<br/>   ["Attribute (Spec)" vhdl-template-attribute-spec t]<br/>   ["Block" vhdl-template-block t]<br/>   ["Case" vhdl-template-case-is t]<br/>   ["Component (Decl)" vhdl-template-component-decl t]<br/>   ["(Component) Instance" vhdl-template-component-inst t]<br/>   ["Conditional (Signal Asst)" vhdl-template-conditional-signal-asst t]<br/>   ["Configuration (Block)" vhdl-template-block-configuration t]<br/>   ["Configuration (Comp)" vhdl-template-component-conf t]<br/>   ["Configuration (Decl)" vhdl-template-configuration-decl t]<br/>   ["Configuration (Spec)" vhdl-template-configuration-spec t]<br/>   ["Constant" vhdl-template-constant t]<br/>   ["Disconnect" vhdl-template-disconnect t]<br/>   ["Else" vhdl-template-else t]<br/>   ["Elsif" vhdl-template-elsif t]<br/>   ["Entity" vhdl-template-entity t]<br/>   ["Exit" vhdl-template-exit t]<br/>   ["File" vhdl-template-file t]<br/>   ["For (Generate)" vhdl-template-for-generate t]<br/>   ["For (Loop)" vhdl-template-for-loop t]<br/>   ["Function (Body)" vhdl-template-function-body t]<br/>   ["Function (Decl)" vhdl-template-function-decl t]<br/>   ["Generic" vhdl-template-generic t]<br/>   ["Group (Decl)" vhdl-template-group-decl t]<br/>   ["Group (Template)" vhdl-template-group-template t])<br/>  ("VHDL Construct 2"<br/>   ["If (Generate)" vhdl-template-if-generate t]<br/>   ["If (Then)" vhdl-template-if-then t]<br/>   ["Library" vhdl-template-library t]<br/>   ["Loop" vhdl-template-bare-loop t]<br/>   ["Map" vhdl-template-map t]<br/>   ["Next" vhdl-template-next t]<br/>   ["Others (Aggregate)" vhdl-template-others t]<br/>   ["Package (Decl)" vhdl-template-package-decl t]<br/>   ["Package (Body)" vhdl-template-package-body t]<br/>   ["Port" vhdl-template-port t]<br/>   ["Procedure (Body)" vhdl-template-procedure-body t]<br/>   ["Procedure (Decl)" vhdl-template-procedure-decl t]<br/>   ["Process (Comb)" vhdl-template-process-comb t]<br/>   ["Process (Seq)" vhdl-template-process-seq t]<br/>   ["Report" vhdl-template-report t]<br/>   ["Return" vhdl-template-return t]<br/>   ["Select" vhdl-template-selected-signal-asst t]<br/>   ["Signal" vhdl-template-signal t]<br/>   ["Subtype" vhdl-template-subtype t]<br/>   ["Type" vhdl-template-type t]<br/>   ["Use" vhdl-template-use t]<br/>   ["Variable" vhdl-template-variable t]<br/>   ["Wait" vhdl-template-wait t]<br/>   ["(Clocked Wait)" vhdl-template-clocked-wait t]<br/>   ["When" vhdl-template-when t]<br/>   ["While (Loop)" vhdl-template-while-loop t]<br/>   ["With" vhdl-template-with t])<br/>  ["Insert Construct..." vhdl-template-insert-construct :keys "C-c C-i C-t"]<br/>  "--"<br/>  ("Package"<br/>   ["numeric_bit" vhdl-template-package-numeric-bit t]<br/>   ["numeric_std" vhdl-template-package-numeric-std t]<br/>   ["std_logic_1164" vhdl-template-package-std-logic-1164 t]<br/>   ["textio" vhdl-template-package-textio t]<br/>   "--"<br/>   ["std_logic_arith" vhdl-template-package-std-logic-arith t]<br/>   ["std_logic_signed" vhdl-template-package-std-logic-signed t]<br/>   ["std_logic_unsigned" vhdl-template-package-std-logic-unsigned t]<br/>   ["std_logic_misc" vhdl-template-package-std-logic-misc t]<br/>   ["std_logic_textio" vhdl-template-package-std-logic-textio t]<br/>   "--"<br/>   ["Insert Package..." vhdl-template-insert-package :keys "C-c C-i C-p"])<br/>  ("Directive"<br/>   ["translate_on" vhdl-template-directive-translate-on t]<br/>   ["translate_off" vhdl-template-directive-translate-off t]<br/>   ["synthesis_on" vhdl-template-directive-synthesis-on t]<br/>   ["synthesis_off" vhdl-template-directive-synthesis-off t]<br/>   "--"<br/>   ["Insert Directive..." vhdl-template-insert-directive :keys "C-c C-i C-d"])<br/>  "--"<br/>  ["Insert Header" vhdl-template-header :keys "C-c C-t C-h"]<br/>  ["Insert Footer" vhdl-template-footer t]<br/>  ["Insert Date" vhdl-template-insert-date t]<br/>  ["Modify Date" vhdl-template-modify :keys "C-c C-t C-m"]<br/>  "--"<br/>  ["Query Next Prompt" vhdl-template-search-prompt t])<br/> ("Model"<br/>  ["Example Model" vhdl-model-example-model :keys "C-c C-m e"]<br/>  "--" "--"<br/>  ["Insert Model..." vhdl-model-insert :keys "C-c C-i C-m"]<br/>  ["Customize Model..."<br/>   (customize-option 'vhdl-model-alist)<br/>   t])<br/> ("Port"<br/>  ["Copy" vhdl-port-copy t]<br/>  "--"<br/>  ["Paste As Entity" vhdl-port-paste-entity vhdl-port-list]<br/>  ["Paste As Component" vhdl-port-paste-component vhdl-port-list]<br/>  ["Paste As Instance" vhdl-port-paste-instance :keys "C-c C-p C-i" :active vhdl-port-list]<br/>  ["Paste As Signals" vhdl-port-paste-signals vhdl-port-list]<br/>  ["Paste As Constants" vhdl-port-paste-constants vhdl-port-list]<br/>  ["Paste As Generic Map" vhdl-port-paste-generic-map vhdl-port-list]<br/>  ["Paste As Initializations" vhdl-port-paste-initializations vhdl-port-list]<br/>  "--"<br/>  ["Paste As Testbench" vhdl-port-paste-testbench vhdl-port-list]<br/>  "--"<br/>  ["Flatten" vhdl-port-flatten :style toggle :selected vhdl-port-flattened :active vhdl-port-list]<br/>  ["Reverse Direction" vhdl-port-reverse-direction :style toggle :selected vhdl-port-reversed-direction :active vhdl-port-list])<br/> ("Compose"<br/>  ["New Component" vhdl-compose-new-component t]<br/>  ["Copy Component" vhdl-port-copy t]<br/>  ["Place Component" vhdl-compose-place-component vhdl-port-list]<br/>  ["Wire Components" vhdl-compose-wire-components t]<br/>  "--"<br/>  ["Generate Configuration" vhdl-compose-configuration t]<br/>  ["Generate Components Package" vhdl-compose-components-package t])<br/> ("Subprogram"<br/>  ["Copy" vhdl-subprog-copy t]<br/>  "--"<br/>  ["Paste As Declaration" vhdl-subprog-paste-declaration vhdl-subprog-list]<br/>  ["Paste As Body" vhdl-subprog-paste-body vhdl-subprog-list]<br/>  ["Paste As Call" vhdl-subprog-paste-call vhdl-subprog-list]<br/>  "--"<br/>  ["Flatten" vhdl-subprog-flatten :style toggle :selected vhdl-subprog-flattened :active vhdl-subprog-list])<br/> "--"<br/> ("Comment"<br/>  ["(Un)Comment Out Region" vhdl-comment-uncomment-region<br/>   (mark)]<br/>  "--"<br/>  ["Insert Inline Comment" vhdl-comment-append-inline t]<br/>  ["Insert Horizontal Line" vhdl-comment-display-line t]<br/>  ["Insert Display Comment" vhdl-comment-display t]<br/>  "--"<br/>  ["Fill Comment" fill-paragraph t]<br/>  ["Fill Comment Region" fill-region<br/>   (mark)]<br/>  ["Kill Comment Region" vhdl-comment-kill-region<br/>   (mark)]<br/>  ["Kill Inline Comment Region" vhdl-comment-kill-inline-region<br/>   (mark)])<br/> ("Line"<br/>  ["Kill" vhdl-line-kill t]<br/>  ["Copy" vhdl-line-copy t]<br/>  ["Yank" vhdl-line-yank t]<br/>  ["Expand" vhdl-line-expand t]<br/>  "--"<br/>  ["Transpose Next" vhdl-line-transpose-next t]<br/>  ["Transpose Prev" vhdl-line-transpose-previous t]<br/>  ["Open" vhdl-line-open t]<br/>  ["Join" vhdl-delete-indentation t]<br/>  "--"<br/>  ["Goto" goto-line t]<br/>  ["(Un)Comment Out" vhdl-comment-uncomment-line t])<br/> ("Move"<br/>  ["Forward Statement" vhdl-end-of-statement t]<br/>  ["Backward Statement" vhdl-beginning-of-statement t]<br/>  ["Forward Expression" vhdl-forward-sexp t]<br/>  ["Backward Expression" vhdl-backward-sexp t]<br/>  ["Forward Same Indent" vhdl-forward-same-indent t]<br/>  ["Backward Same Indent" vhdl-backward-same-indent t]<br/>  ["Forward Function" vhdl-end-of-defun t]<br/>  ["Backward Function" vhdl-beginning-of-defun t]<br/>  ["Mark Function" vhdl-mark-defun t])<br/> "--"<br/> ("Indent"<br/>  ["Line" indent-according-to-mode :keys "C-c C-i C-l"]<br/>  ["Group" vhdl-indent-group :keys "C-c C-i C-g"]<br/>  ["Region" vhdl-indent-region<br/>   (mark)]<br/>  ["Buffer" vhdl-indent-buffer :keys "C-c C-i C-b"])<br/> ("Align"<br/>  ["Group" vhdl-align-group t]<br/>  ["Same Indent" vhdl-align-same-indent :keys "C-c C-a C-i"]<br/>  ["List" vhdl-align-list t]<br/>  ["Declarations" vhdl-align-declarations t]<br/>  ["Region" vhdl-align-region<br/>   (mark)]<br/>  ["Buffer" vhdl-align-buffer t]<br/>  "--"<br/>  ["Inline Comment Group" vhdl-align-inline-comment-group t]<br/>  ["Inline Comment Region" vhdl-align-inline-comment-region<br/>   (mark)]<br/>  ["Inline Comment Buffer" vhdl-align-inline-comment-buffer t])<br/> ("Fill"<br/>  ["List" vhdl-fill-list t]<br/>  ["Group" vhdl-fill-group t]<br/>  ["Same Indent" vhdl-fill-same-indent :keys "C-c C-f C-i"]<br/>  ["Region" vhdl-fill-region<br/>   (mark)])<br/> ("Beautify"<br/>  ["Region" vhdl-beautify-region<br/>   (mark)]<br/>  ["Buffer" vhdl-beautify-buffer t])<br/> ("Fix"<br/>  ["Generic/Port Clause" vhdl-fix-clause t]<br/>  ["Generic/Port Clause Buffer" vhdl-fix-clause t]<br/>  "--"<br/>  ["Case Region" vhdl-fix-case-region<br/>   (mark)]<br/>  ["Case Buffer" vhdl-fix-case-buffer t]<br/>  "--"<br/>  ["Whitespace Region" vhdl-fixup-whitespace-region<br/>   (mark)]<br/>  ["Whitespace Buffer" vhdl-fixup-whitespace-buffer t]<br/>  "--"<br/>  ["Trailing Spaces Buffer" vhdl-remove-trailing-spaces t])<br/> ("Update"<br/>  ["Sensitivity List" vhdl-update-sensitivity-list-process t]<br/>  ["Sensitivity List Buffer" vhdl-update-sensitivity-list-buffer t])<br/> "--"<br/> ["Fontify Buffer" vhdl-fontify-buffer t]<br/> ["Statistics Buffer" vhdl-statistics-buffer t]<br/> ["Show Messages" vhdl-show-messages t]<br/> ["Syntactic Info" vhdl-show-syntactic-information t]<br/> "--"<br/> ["Speedbar" vhdl-speedbar t]<br/> ["Hide/Show" vhdl-hs-minor-mode t]<br/> "--"<br/> ("Documentation"<br/>  ["VHDL Mode" vhdl-doc-mode :keys "C-c C-h"]<br/>  ["Release Notes"<br/>   (vhdl-doc-variable 'vhdl-doc-release-notes)<br/>   t]<br/>  ["Reserved Words"<br/>   (vhdl-doc-variable 'vhdl-doc-keywords)<br/>   t]<br/>  ["Coding Style"<br/>   (vhdl-doc-variable 'vhdl-doc-coding-style)<br/>   t])<br/> ["Version" vhdl-version t]<br/> ["Bug Report..." vhdl-submit-bug-report t]<br/> "--"<br/> ("Options"<br/>  ("Mode"<br/>   ["Electric Mode"<br/>    (progn<br/>      (customize-set-variable 'vhdl-electric-mode<br/>			      (not vhdl-electric-mode))<br/>      (vhdl-mode-line-update))<br/>    :style toggle :selected vhdl-electric-mode :keys "C-c C-m C-e"]<br/>   ["Stutter Mode"<br/>    (progn<br/>      (customize-set-variable 'vhdl-stutter-mode<br/>			      (not vhdl-stutter-mode))<br/>      (vhdl-mode-line-update))<br/>    :style toggle :selected vhdl-stutter-mode :keys "C-c C-m C-s"]<br/>   ["Indent Tabs Mode"<br/>    (progn<br/>      (customize-set-variable 'vhdl-indent-tabs-mode<br/>			      (not vhdl-indent-tabs-mode))<br/>      (setq indent-tabs-mode vhdl-indent-tabs-mode))<br/>    :style toggle :selected vhdl-indent-tabs-mode]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-mode)<br/>    t])<br/>  ("Project"<br/>   ["Project Setup..."<br/>    (customize-option 'vhdl-project-alist)<br/>    t]<br/>   ("Selected Project at Startup"<br/>    ["None"<br/>     (progn<br/>       (customize-set-variable 'vhdl-project nil)<br/>       (vhdl-set-project ""))<br/>     :style radio :selected<br/>     (null vhdl-project)]<br/>    "--"<br/>    ["Example 1"<br/>     (progn<br/>       (customize-set-variable 'vhdl-project "Example 1")<br/>       (vhdl-set-project "Example 1"))<br/>     :style radio :selected<br/>     (equal "Example 1" vhdl-project)]<br/>    ["Example 2"<br/>     (progn<br/>       (customize-set-variable 'vhdl-project "Example 2")<br/>       (vhdl-set-project "Example 2"))<br/>     :style radio :selected<br/>     (equal "Example 2" vhdl-project)]<br/>    ["Example 3"<br/>     (progn<br/>       (customize-set-variable 'vhdl-project "Example 3")<br/>       (vhdl-set-project "Example 3"))<br/>     :style radio :selected<br/>     (equal "Example 3" vhdl-project)])<br/>   ["Setup File Name..."<br/>    (customize-option 'vhdl-project-file-name)<br/>    t]<br/>   ("Auto Load Setup File"<br/>    ["At Startup"<br/>     (customize-set-variable 'vhdl-project-auto-load<br/>			     (if<br/>				 (memq 'startup vhdl-project-auto-load)<br/>				 (delq 'startup vhdl-project-auto-load)<br/>			       (cons 'startup vhdl-project-auto-load)))<br/>     :style toggle :selected<br/>     (memq 'startup vhdl-project-auto-load)])<br/>   ["Sort Projects"<br/>    (customize-set-variable 'vhdl-project-sort<br/>			    (not vhdl-project-sort))<br/>    :style toggle :selected vhdl-project-sort]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-project)<br/>    t])<br/>  ("Compiler"<br/>   ["Compiler Setup..."<br/>    (customize-option 'vhdl-compiler-alist)<br/>    t]<br/>   ("Selected Compiler at Startup"<br/>    ["ADVance MS"<br/>     (customize-set-variable 'vhdl-compiler "ADVance MS")<br/>     :style radio :selected<br/>     (equal "ADVance MS" vhdl-compiler)]<br/>    ["Aldec"<br/>     (customize-set-variable 'vhdl-compiler "Aldec")<br/>     :style radio :selected<br/>     (equal "Aldec" vhdl-compiler)]<br/>    ["Cadence Leapfrog"<br/>     (customize-set-variable 'vhdl-compiler "Cadence Leapfrog")<br/>     :style radio :selected<br/>     (equal "Cadence Leapfrog" vhdl-compiler)]<br/>    ["Cadence NC"<br/>     (customize-set-variable 'vhdl-compiler "Cadence NC")<br/>     :style radio :selected<br/>     (equal "Cadence NC" vhdl-compiler)]<br/>    ["GHDL"<br/>     (customize-set-variable 'vhdl-compiler "GHDL")<br/>     :style radio :selected<br/>     (equal "GHDL" vhdl-compiler)]<br/>    ["Ikos"<br/>     (customize-set-variable 'vhdl-compiler "Ikos")<br/>     :style radio :selected<br/>     (equal "Ikos" vhdl-compiler)]<br/>    ["ModelSim"<br/>     (customize-set-variable 'vhdl-compiler "ModelSim")<br/>     :style radio :selected<br/>     (equal "ModelSim" vhdl-compiler)]<br/>    ["LEDA ProVHDL"<br/>     (customize-set-variable 'vhdl-compiler "LEDA ProVHDL")<br/>     :style radio :selected<br/>     (equal "LEDA ProVHDL" vhdl-compiler)]<br/>    ["QuickHDL"<br/>     (customize-set-variable 'vhdl-compiler "QuickHDL")<br/>     :style radio :selected<br/>     (equal "QuickHDL" vhdl-compiler)]<br/>    ["Savant"<br/>     (customize-set-variable 'vhdl-compiler "Savant")<br/>     :style radio :selected<br/>     (equal "Savant" vhdl-compiler)]<br/>    ["Simili"<br/>     (customize-set-variable 'vhdl-compiler "Simili")<br/>     :style radio :selected<br/>     (equal "Simili" vhdl-compiler)]<br/>    ["Speedwave"<br/>     (customize-set-variable 'vhdl-compiler "Speedwave")<br/>     :style radio :selected<br/>     (equal "Speedwave" vhdl-compiler)]<br/>    ["Synopsys"<br/>     (customize-set-variable 'vhdl-compiler "Synopsys")<br/>     :style radio :selected<br/>     (equal "Synopsys" vhdl-compiler)]<br/>    ["Synopsys Design Compiler"<br/>     (customize-set-variable 'vhdl-compiler "Synopsys Design Compiler")<br/>     :style radio :selected<br/>     (equal "Synopsys Design Compiler" vhdl-compiler)]<br/>    ["Synplify"<br/>     (customize-set-variable 'vhdl-compiler "Synplify")<br/>     :style radio :selected<br/>     (equal "Synplify" vhdl-compiler)]<br/>    ["Vantage"<br/>     (customize-set-variable 'vhdl-compiler "Vantage")<br/>     :style radio :selected<br/>     (equal "Vantage" vhdl-compiler)]<br/>    ["VeriBest"<br/>     (customize-set-variable 'vhdl-compiler "VeriBest")<br/>     :style radio :selected<br/>     (equal "VeriBest" vhdl-compiler)]<br/>    ["Viewlogic"<br/>     (customize-set-variable 'vhdl-compiler "Viewlogic")<br/>     :style radio :selected<br/>     (equal "Viewlogic" vhdl-compiler)]<br/>    ["Xilinx XST"<br/>     (customize-set-variable 'vhdl-compiler "Xilinx XST")<br/>     :style radio :selected<br/>     (equal "Xilinx XST" vhdl-compiler)])<br/>   ["Use Local Error Regexp"<br/>    (customize-set-variable 'vhdl-compile-use-local-error-regexp<br/>			    (not vhdl-compile-use-local-error-regexp))<br/>    :style toggle :selected vhdl-compile-use-local-error-regexp]<br/>   ["Makefile Default Targets..."<br/>    (customize-option 'vhdl-makefile-default-targets)<br/>    t]<br/>   ["Makefile Generation Hook..."<br/>    (customize-option 'vhdl-makefile-generation-hook)<br/>    t]<br/>   ["Default Library Name"<br/>    (customize-option 'vhdl-default-library)<br/>    t]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-compiler)<br/>    t])<br/>  ("Style"<br/>   ("VHDL Standard"<br/>    ["VHDL'87"<br/>     (progn<br/>       (customize-set-variable 'vhdl-standard<br/>			       (list '87<br/>				     (cadr vhdl-standard)))<br/>       (vhdl-activate-customizations))<br/>     :style radio :selected<br/>     (eq '87<br/>	 (car vhdl-standard))]<br/>    ["VHDL'93/02"<br/>     (progn<br/>       (customize-set-variable 'vhdl-standard<br/>			       (list '93<br/>				     (cadr vhdl-standard)))<br/>       (vhdl-activate-customizations))<br/>     :style radio :selected<br/>     (eq '93<br/>	 (car vhdl-standard))]<br/>    "--"<br/>    ["VHDL-AMS"<br/>     (progn<br/>       (customize-set-variable 'vhdl-standard<br/>			       (list<br/>				(car vhdl-standard)<br/>				(if<br/>				    (memq 'ams<br/>					  (cadr vhdl-standard))<br/>				    (delq 'ams<br/>					  (cadr vhdl-standard))<br/>				  (cons 'ams<br/>					(cadr vhdl-standard)))))<br/>       (vhdl-activate-customizations))<br/>     :style toggle :selected<br/>     (memq 'ams<br/>	   (cadr vhdl-standard))]<br/>    ["Math Packages"<br/>     (progn<br/>       (customize-set-variable 'vhdl-standard<br/>			       (list<br/>				(car vhdl-standard)<br/>				(if<br/>				    (memq 'math<br/>					  (cadr vhdl-standard))<br/>				    (delq 'math<br/>					  (cadr vhdl-standard))<br/>				  (cons 'math<br/>					(cadr vhdl-standard)))))<br/>       (vhdl-activate-customizations))<br/>     :style toggle :selected<br/>     (memq 'math<br/>	   (cadr vhdl-standard))])<br/>   ["Indentation Offset..."<br/>    (customize-option 'vhdl-basic-offset)<br/>    t]<br/>   ["Upper Case Keywords"<br/>    (customize-set-variable 'vhdl-upper-case-keywords<br/>			    (not vhdl-upper-case-keywords))<br/>    :style toggle :selected vhdl-upper-case-keywords]<br/>   ["Upper Case Types"<br/>    (customize-set-variable 'vhdl-upper-case-types<br/>			    (not vhdl-upper-case-types))<br/>    :style toggle :selected vhdl-upper-case-types]<br/>   ["Upper Case Attributes"<br/>    (customize-set-variable 'vhdl-upper-case-attributes<br/>			    (not vhdl-upper-case-attributes))<br/>    :style toggle :selected vhdl-upper-case-attributes]<br/>   ["Upper Case Enumeration Values"<br/>    (customize-set-variable 'vhdl-upper-case-enum-values<br/>			    (not vhdl-upper-case-enum-values))<br/>    :style toggle :selected vhdl-upper-case-enum-values]<br/>   ["Upper Case Constants"<br/>    (customize-set-variable 'vhdl-upper-case-constants<br/>			    (not vhdl-upper-case-constants))<br/>    :style toggle :selected vhdl-upper-case-constants]<br/>   ("Use Direct Instantiation"<br/>    ["Never"<br/>     (customize-set-variable 'vhdl-use-direct-instantiation 'never)<br/>     :style radio :selected<br/>     (eq 'never vhdl-use-direct-instantiation)]<br/>    ["Standard"<br/>     (customize-set-variable 'vhdl-use-direct-instantiation 'standard)<br/>     :style radio :selected<br/>     (eq 'standard vhdl-use-direct-instantiation)]<br/>    ["Always"<br/>     (customize-set-variable 'vhdl-use-direct-instantiation 'always)<br/>     :style radio :selected<br/>     (eq 'always vhdl-use-direct-instantiation)])<br/>   ["Include Array Index and Record Field in Sensitivity List"<br/>    (customize-set-variable 'vhdl-array-index-record-field-in-sensitivity-list<br/>			    (not vhdl-array-index-record-field-in-sensitivity-list))<br/>    :style toggle :selected vhdl-array-index-record-field-in-sensitivity-list]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-style)<br/>    t])<br/>  ("Naming"<br/>   ["Entity File Name..."<br/>    (customize-option 'vhdl-entity-file-name)<br/>    t]<br/>   ["Architecture File Name..."<br/>    (customize-option 'vhdl-architecture-file-name)<br/>    t]<br/>   ["Configuration File Name..."<br/>    (customize-option 'vhdl-configuration-file-name)<br/>    t]<br/>   ["Package File Name..."<br/>    (customize-option 'vhdl-package-file-name)<br/>    t]<br/>   ("File Name Case"<br/>    ["As Is"<br/>     (customize-set-variable 'vhdl-file-name-case 'identity)<br/>     :style radio :selected<br/>     (eq 'identity vhdl-file-name-case)]<br/>    ["Lower Case"<br/>     (customize-set-variable 'vhdl-file-name-case 'downcase)<br/>     :style radio :selected<br/>     (eq 'downcase vhdl-file-name-case)]<br/>    ["Upper Case"<br/>     (customize-set-variable 'vhdl-file-name-case 'upcase)<br/>     :style radio :selected<br/>     (eq 'upcase vhdl-file-name-case)]<br/>    ["Capitalize"<br/>     (customize-set-variable 'vhdl-file-name-case 'capitalize)<br/>     :style radio :selected<br/>     (eq 'capitalize vhdl-file-name-case)])<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-naming)<br/>    t])<br/>  ("Template"<br/>   ("Electric Keywords"<br/>    ["VHDL Keywords"<br/>     (customize-set-variable 'vhdl-electric-keywords<br/>			     (if<br/>				 (memq 'vhdl vhdl-electric-keywords)<br/>				 (delq 'vhdl vhdl-electric-keywords)<br/>			       (cons 'vhdl vhdl-electric-keywords)))<br/>     :style toggle :selected<br/>     (memq 'vhdl vhdl-electric-keywords)]<br/>    ["User Model Keywords"<br/>     (customize-set-variable 'vhdl-electric-keywords<br/>			     (if<br/>				 (memq 'user vhdl-electric-keywords)<br/>				 (delq 'user vhdl-electric-keywords)<br/>			       (cons 'user vhdl-electric-keywords)))<br/>     :style toggle :selected<br/>     (memq 'user vhdl-electric-keywords)])<br/>   ("Insert Optional Labels"<br/>    ["None"<br/>     (customize-set-variable 'vhdl-optional-labels 'none)<br/>     :style radio :selected<br/>     (eq 'none vhdl-optional-labels)]<br/>    ["Processes Only"<br/>     (customize-set-variable 'vhdl-optional-labels 'process)<br/>     :style radio :selected<br/>     (eq 'process vhdl-optional-labels)]<br/>    ["All Constructs"<br/>     (customize-set-variable 'vhdl-optional-labels 'all)<br/>     :style radio :selected<br/>     (eq 'all vhdl-optional-labels)])<br/>   ("Insert Empty Lines"<br/>    ["None"<br/>     (customize-set-variable 'vhdl-insert-empty-lines 'none)<br/>     :style radio :selected<br/>     (eq 'none vhdl-insert-empty-lines)]<br/>    ["Design Units Only"<br/>     (customize-set-variable 'vhdl-insert-empty-lines 'unit)<br/>     :style radio :selected<br/>     (eq 'unit vhdl-insert-empty-lines)]<br/>    ["All Constructs"<br/>     (customize-set-variable 'vhdl-insert-empty-lines 'all)<br/>     :style radio :selected<br/>     (eq 'all vhdl-insert-empty-lines)])<br/>   ["Argument List Indent"<br/>    (customize-set-variable 'vhdl-argument-list-indent<br/>			    (not vhdl-argument-list-indent))<br/>    :style toggle :selected vhdl-argument-list-indent]<br/>   ["Association List with Formals"<br/>    (customize-set-variable 'vhdl-association-list-with-formals<br/>			    (not vhdl-association-list-with-formals))<br/>    :style toggle :selected vhdl-association-list-with-formals]<br/>   ["Conditions in Parenthesis"<br/>    (customize-set-variable 'vhdl-conditions-in-parenthesis<br/>			    (not vhdl-conditions-in-parenthesis))<br/>    :style toggle :selected vhdl-conditions-in-parenthesis]<br/>   ["Zero String..."<br/>    (customize-option 'vhdl-zero-string)<br/>    t]<br/>   ["One String..."<br/>    (customize-option 'vhdl-one-string)<br/>    t]<br/>   ("File Header"<br/>    ["Header String..."<br/>     (customize-option 'vhdl-file-header)<br/>     t]<br/>    ["Footer String..."<br/>     (customize-option 'vhdl-file-footer)<br/>     t]<br/>    ["Company Name..."<br/>     (customize-option 'vhdl-company-name)<br/>     t]<br/>    ["Copyright String..."<br/>     (customize-option 'vhdl-copyright-string)<br/>     t]<br/>    ["Platform Specification..."<br/>     (customize-option 'vhdl-platform-spec)<br/>     t]<br/>    ["Date Format..."<br/>     (customize-option 'vhdl-date-format)<br/>     t]<br/>    ["Modify Date Prefix String..."<br/>     (customize-option 'vhdl-modify-date-prefix-string)<br/>     t]<br/>    ["Modify Date on Saving"<br/>     (progn<br/>       (customize-set-variable 'vhdl-modify-date-on-saving<br/>			       (not vhdl-modify-date-on-saving))<br/>       (vhdl-activate-customizations))<br/>     :style toggle :selected vhdl-modify-date-on-saving])<br/>   ("Sequential Process"<br/>    ("Kind of Reset"<br/>     ["None"<br/>      (customize-set-variable 'vhdl-reset-kind 'none)<br/>      :style radio :selected<br/>      (eq 'none vhdl-reset-kind)]<br/>     ["Synchronous"<br/>      (customize-set-variable 'vhdl-reset-kind 'sync)<br/>      :style radio :selected<br/>      (eq 'sync vhdl-reset-kind)]<br/>     ["Asynchronous"<br/>      (customize-set-variable 'vhdl-reset-kind 'async)<br/>      :style radio :selected<br/>      (eq 'async vhdl-reset-kind)]<br/>     ["Query"<br/>      (customize-set-variable 'vhdl-reset-kind 'query)<br/>      :style radio :selected<br/>      (eq 'query vhdl-reset-kind)])<br/>    ["Reset is Active High"<br/>     (customize-set-variable 'vhdl-reset-active-high<br/>			     (not vhdl-reset-active-high))<br/>     :style toggle :selected vhdl-reset-active-high]<br/>    ["Use Rising Clock Edge"<br/>     (customize-set-variable 'vhdl-clock-rising-edge<br/>			     (not vhdl-clock-rising-edge))<br/>     :style toggle :selected vhdl-clock-rising-edge]<br/>    ("Clock Edge Condition"<br/>     ["Standard"<br/>      (customize-set-variable 'vhdl-clock-edge-condition 'standard)<br/>      :style radio :selected<br/>      (eq 'standard vhdl-clock-edge-condition)]<br/>     ["Function \"rising_edge\""<br/>      (customize-set-variable 'vhdl-clock-edge-condition 'function)<br/>      :style radio :selected<br/>      (eq 'function vhdl-clock-edge-condition)])<br/>    ["Clock Name..."<br/>     (customize-option 'vhdl-clock-name)<br/>     t]<br/>    ["Reset Name..."<br/>     (customize-option 'vhdl-reset-name)<br/>     t])<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-template)<br/>    t])<br/>  ("Model"<br/>   ["Model Definition..."<br/>    (customize-option 'vhdl-model-alist)<br/>    t])<br/>  ("Port"<br/>   ["Include Port Comments"<br/>    (customize-set-variable 'vhdl-include-port-comments<br/>			    (not vhdl-include-port-comments))<br/>    :style toggle :selected vhdl-include-port-comments]<br/>   ["Include Direction Comments"<br/>    (customize-set-variable 'vhdl-include-direction-comments<br/>			    (not vhdl-include-direction-comments))<br/>    :style toggle :selected vhdl-include-direction-comments]<br/>   ["Include Type Comments"<br/>    (customize-set-variable 'vhdl-include-type-comments<br/>			    (not vhdl-include-type-comments))<br/>    :style toggle :selected vhdl-include-type-comments]<br/>   ("Include Group Comments"<br/>    ["Never"<br/>     (customize-set-variable 'vhdl-include-group-comments 'never)<br/>     :style radio :selected<br/>     (eq 'never vhdl-include-group-comments)]<br/>    ["Declarations"<br/>     (customize-set-variable 'vhdl-include-group-comments 'decl)<br/>     :style radio :selected<br/>     (eq 'decl vhdl-include-group-comments)]<br/>    ["Always"<br/>     (customize-set-variable 'vhdl-include-group-comments 'always)<br/>     :style radio :selected<br/>     (eq 'always vhdl-include-group-comments)])<br/>   ["Actual Port Name..."<br/>    (customize-option 'vhdl-actual-port-name)<br/>    t]<br/>   ["Instance Name..."<br/>    (customize-option 'vhdl-instance-name)<br/>    t]<br/>   ("Testbench"<br/>    ["Entity Name..."<br/>     (customize-option 'vhdl-testbench-entity-name)<br/>     t]<br/>    ["Architecture Name..."<br/>     (customize-option 'vhdl-testbench-architecture-name)<br/>     t]<br/>    ["Configuration Name..."<br/>     (customize-option 'vhdl-testbench-configuration-name)<br/>     t]<br/>    ["DUT Name..."<br/>     (customize-option 'vhdl-testbench-dut-name)<br/>     t]<br/>    ["Include Header"<br/>     (customize-set-variable 'vhdl-testbench-include-header<br/>			     (not vhdl-testbench-include-header))<br/>     :style toggle :selected vhdl-testbench-include-header]<br/>    ["Declarations..."<br/>     (customize-option 'vhdl-testbench-declarations)<br/>     t]<br/>    ["Statements..."<br/>     (customize-option 'vhdl-testbench-statements)<br/>     t]<br/>    ["Initialize Signals"<br/>     (customize-set-variable 'vhdl-testbench-initialize-signals<br/>			     (not vhdl-testbench-initialize-signals))<br/>     :style toggle :selected vhdl-testbench-initialize-signals]<br/>    ["Include Library Clause"<br/>     (customize-set-variable 'vhdl-testbench-include-library<br/>			     (not vhdl-testbench-include-library))<br/>     :style toggle :selected vhdl-testbench-include-library]<br/>    ["Include Configuration"<br/>     (customize-set-variable 'vhdl-testbench-include-configuration<br/>			     (not vhdl-testbench-include-configuration))<br/>     :style toggle :selected vhdl-testbench-include-configuration]<br/>    ("Create Files"<br/>     ["None"<br/>      (customize-set-variable 'vhdl-testbench-create-files 'none)<br/>      :style radio :selected<br/>      (eq 'none vhdl-testbench-create-files)]<br/>     ["Single"<br/>      (customize-set-variable 'vhdl-testbench-create-files 'single)<br/>      :style radio :selected<br/>      (eq 'single vhdl-testbench-create-files)]<br/>     ["Separate"<br/>      (customize-set-variable 'vhdl-testbench-create-files 'separate)<br/>      :style radio :selected<br/>      (eq 'separate vhdl-testbench-create-files)])<br/>    ["Testbench Entity File Name..."<br/>     (customize-option 'vhdl-testbench-entity-file-name)<br/>     t]<br/>    ["Testbench Architecture File Name..."<br/>     (customize-option 'vhdl-testbench-architecture-file-name)<br/>     t])<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-port)<br/>    t])<br/>  ("Compose"<br/>   ["Architecture Name..."<br/>    (customize-option 'vhdl-compose-architecture-name)<br/>    t]<br/>   ["Configuration Name..."<br/>    (customize-option 'vhdl-compose-configuration-name)<br/>    t]<br/>   ["Components Package Name..."<br/>    (customize-option 'vhdl-components-package-name)<br/>    t]<br/>   ["Use Components Package"<br/>    (customize-set-variable 'vhdl-use-components-package<br/>			    (not vhdl-use-components-package))<br/>    :style toggle :selected vhdl-use-components-package]<br/>   ["Include Header"<br/>    (customize-set-variable 'vhdl-compose-include-header<br/>			    (not vhdl-compose-include-header))<br/>    :style toggle :selected vhdl-compose-include-header]<br/>   ("Create Entity/Architecture Files"<br/>    ["None"<br/>     (customize-set-variable 'vhdl-compose-create-files 'none)<br/>     :style radio :selected<br/>     (eq 'none vhdl-compose-create-files)]<br/>    ["Single"<br/>     (customize-set-variable 'vhdl-compose-create-files 'single)<br/>     :style radio :selected<br/>     (eq 'single vhdl-compose-create-files)]<br/>    ["Separate"<br/>     (customize-set-variable 'vhdl-compose-create-files 'separate)<br/>     :style radio :selected<br/>     (eq 'separate vhdl-compose-create-files)])<br/>   ["Create Configuration File"<br/>    (customize-set-variable 'vhdl-compose-configuration-create-file<br/>			    (not vhdl-compose-configuration-create-file))<br/>    :style toggle :selected vhdl-compose-configuration-create-file]<br/>   ["Hierarchical Configuration"<br/>    (customize-set-variable 'vhdl-compose-configuration-hierarchical<br/>			    (not vhdl-compose-configuration-hierarchical))<br/>    :style toggle :selected vhdl-compose-configuration-hierarchical]<br/>   ["Use Subconfiguration"<br/>    (customize-set-variable 'vhdl-compose-configuration-use-subconfiguration<br/>			    (not vhdl-compose-configuration-use-subconfiguration))<br/>    :style toggle :selected vhdl-compose-configuration-use-subconfiguration]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-compose)<br/>    t])<br/>  ("Comment"<br/>   ["Self Insert Comments"<br/>    (customize-set-variable 'vhdl-self-insert-comments<br/>			    (not vhdl-self-insert-comments))<br/>    :style toggle :selected vhdl-self-insert-comments]<br/>   ["Prompt for Comments"<br/>    (customize-set-variable 'vhdl-prompt-for-comments<br/>			    (not vhdl-prompt-for-comments))<br/>    :style toggle :selected vhdl-prompt-for-comments]<br/>   ["Inline Comment Column..."<br/>    (customize-option 'vhdl-inline-comment-column)<br/>    t]<br/>   ["End Comment Column..."<br/>    (customize-option 'vhdl-end-comment-column)<br/>    t]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-comment)<br/>    t])<br/>  ("Align"<br/>   ["Auto Align Templates"<br/>    (customize-set-variable 'vhdl-auto-align<br/>			    (not vhdl-auto-align))<br/>    :style toggle :selected vhdl-auto-align]<br/>   ["Align Line Groups"<br/>    (customize-set-variable 'vhdl-align-groups<br/>			    (not vhdl-align-groups))<br/>    :style toggle :selected vhdl-align-groups]<br/>   ["Group Separation String..."<br/>    (customize-set-variable 'vhdl-align-group-separate)<br/>    t]<br/>   ["Align Lines with Same Indent"<br/>    (customize-set-variable 'vhdl-align-same-indent<br/>			    (not vhdl-align-same-indent))<br/>    :style toggle :selected vhdl-align-same-indent]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-align)<br/>    t])<br/>  ("Highlight"<br/>   ["Highlighting On/Off..."<br/>    (customize-option<br/>     (if<br/>	 (fboundp 'global-font-lock-mode)<br/>	 'global-font-lock-mode 'font-lock-auto-fontify))<br/>    t]<br/>   ["Highlight Keywords"<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-keywords<br/>			      (not vhdl-highlight-keywords))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-keywords]<br/>   ["Highlight Names"<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-names<br/>			      (not vhdl-highlight-names))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-names]<br/>   ["Highlight Special Words"<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-special-words<br/>			      (not vhdl-highlight-special-words))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-special-words]<br/>   ["Highlight Forbidden Words"<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-forbidden-words<br/>			      (not vhdl-highlight-forbidden-words))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-forbidden-words]<br/>   ["Highlight Verilog Keywords"<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-verilog-keywords<br/>			      (not vhdl-highlight-verilog-keywords))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-verilog-keywords]<br/>   ["Highlight \"translate_off\""<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-translate-off<br/>			      (not vhdl-highlight-translate-off))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-translate-off]<br/>   ["Case Sensitive Highlighting"<br/>    (progn<br/>      (customize-set-variable 'vhdl-highlight-case-sensitive<br/>			      (not vhdl-highlight-case-sensitive))<br/>      (vhdl-fontify-buffer))<br/>    :style toggle :selected vhdl-highlight-case-sensitive]<br/>   ["Special Syntax Definition..."<br/>    (customize-option 'vhdl-special-syntax-alist)<br/>    t]<br/>   ["Forbidden Words..."<br/>    (customize-option 'vhdl-forbidden-words)<br/>    t]<br/>   ["Forbidden Syntax..."<br/>    (customize-option 'vhdl-forbidden-syntax)<br/>    t]<br/>   ["Directive Keywords..."<br/>    (customize-option 'vhdl-directive-keywords)<br/>    t]<br/>   ["Colors..."<br/>    (customize-group 'vhdl-highlight-faces)<br/>    t]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-highlight)<br/>    t])<br/>  ("Speedbar"<br/>   ["Auto Open at Startup"<br/>    (customize-set-variable 'vhdl-speedbar-auto-open<br/>			    (not vhdl-speedbar-auto-open))<br/>    :style toggle :selected vhdl-speedbar-auto-open]<br/>   ("Default Displaying Mode"<br/>    ["Files"<br/>     (customize-set-variable 'vhdl-speedbar-display-mode 'files)<br/>     :style radio :selected<br/>     (eq 'files vhdl-speedbar-display-mode)]<br/>    ["Directory Hierarchy"<br/>     (customize-set-variable 'vhdl-speedbar-display-mode 'directory)<br/>     :style radio :selected<br/>     (eq 'directory vhdl-speedbar-display-mode)]<br/>    ["Project Hierarchy"<br/>     (customize-set-variable 'vhdl-speedbar-display-mode 'project)<br/>     :style radio :selected<br/>     (eq 'project vhdl-speedbar-display-mode)])<br/>   ["Indentation Offset..."<br/>    (customize-option 'speedbar-indentation-width)<br/>    t]<br/>   ["Scan Size Limits..."<br/>    (customize-option 'vhdl-speedbar-scan-limit)<br/>    t]<br/>   ["Jump to Unit when Opening"<br/>    (customize-set-variable 'vhdl-speedbar-jump-to-unit<br/>			    (not vhdl-speedbar-jump-to-unit))<br/>    :style toggle :selected vhdl-speedbar-jump-to-unit]<br/>   ["Update Hierarchy on File Saving"<br/>    (customize-set-variable 'vhdl-speedbar-update-on-saving<br/>			    (not vhdl-speedbar-update-on-saving))<br/>    :style toggle :selected vhdl-speedbar-update-on-saving]<br/>   ("Save in Cache File"<br/>    ["Hierarchy Information"<br/>     (customize-set-variable 'vhdl-speedbar-save-cache<br/>			     (if<br/>				 (memq 'hierarchy vhdl-speedbar-save-cache)<br/>				 (delq 'hierarchy vhdl-speedbar-save-cache)<br/>			       (cons 'hierarchy vhdl-speedbar-save-cache)))<br/>     :style toggle :selected<br/>     (memq 'hierarchy vhdl-speedbar-save-cache)]<br/>    ["Displaying Status"<br/>     (customize-set-variable 'vhdl-speedbar-save-cache<br/>			     (if<br/>				 (memq 'display vhdl-speedbar-save-cache)<br/>				 (delq 'display vhdl-speedbar-save-cache)<br/>			       (cons 'display vhdl-speedbar-save-cache)))<br/>     :style toggle :selected<br/>     (memq 'display vhdl-speedbar-save-cache)])<br/>   ["Cache File Name..."<br/>    (customize-option 'vhdl-speedbar-cache-file-name)<br/>    t]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-speedbar)<br/>    t])<br/>  ("Menu"<br/>   ["Add Index Menu when Loading File"<br/>    (progn<br/>      (customize-set-variable 'vhdl-index-menu<br/>			      (not vhdl-index-menu))<br/>      (vhdl-index-menu-init))<br/>    :style toggle :selected vhdl-index-menu]<br/>   ["Add Source File Menu when Loading File"<br/>    (progn<br/>      (customize-set-variable 'vhdl-source-file-menu<br/>			      (not vhdl-source-file-menu))<br/>      (vhdl-add-source-files-menu))<br/>    :style toggle :selected vhdl-source-file-menu]<br/>   ["Add Hideshow Menu at Startup"<br/>    (progn<br/>      (customize-set-variable 'vhdl-hideshow-menu<br/>			      (not vhdl-hideshow-menu))<br/>      (vhdl-activate-customizations))<br/>    :style toggle :selected vhdl-hideshow-menu]<br/>   ["Hide Everything Initially"<br/>    (customize-set-variable 'vhdl-hide-all-init<br/>			    (not vhdl-hide-all-init))<br/>    :style toggle :selected vhdl-hide-all-init]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-menu)<br/>    t])<br/>  ("Print"<br/>   ["In Two Column Format"<br/>    (progn<br/>      (customize-set-variable 'vhdl-print-two-column<br/>			      (not vhdl-print-two-column))<br/>      (message "Activate new setting by saving options and restarting Emacs"))<br/>    :style toggle :selected vhdl-print-two-column]<br/>   ["Use Customized Faces"<br/>    (progn<br/>      (customize-set-variable 'vhdl-print-customize-faces<br/>			      (not vhdl-print-customize-faces))<br/>      (message "Activate new setting by saving options and restarting Emacs"))<br/>    :style toggle :selected vhdl-print-customize-faces]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-print)<br/>    t])<br/>  ("Miscellaneous"<br/>   ["Use Intelligent Tab"<br/>    (progn<br/>      (customize-set-variable 'vhdl-intelligent-tab<br/>			      (not vhdl-intelligent-tab))<br/>      (vhdl-activate-customizations))<br/>    :style toggle :selected vhdl-intelligent-tab]<br/>   ["Indent Syntax-Based"<br/>    (customize-set-variable 'vhdl-indent-syntax-based<br/>			    (not vhdl-indent-syntax-based))<br/>    :style toggle :selected vhdl-indent-syntax-based]<br/>   ["Indent Comments Like Next Code Line"<br/>    (customize-set-variable 'vhdl-indent-comment-like-next-code-line<br/>			    (not vhdl-indent-comment-like-next-code-line))<br/>    :style toggle :selected vhdl-indent-comment-like-next-code-line]<br/>   ["Word Completion is Case Sensitive"<br/>    (customize-set-variable 'vhdl-word-completion-case-sensitive<br/>			    (not vhdl-word-completion-case-sensitive))<br/>    :style toggle :selected vhdl-word-completion-case-sensitive]<br/>   ["Word Completion in Minibuffer"<br/>    (progn<br/>      (customize-set-variable 'vhdl-word-completion-in-minibuffer<br/>			      (not vhdl-word-completion-in-minibuffer))<br/>      (message "Activate new setting by saving options and restarting Emacs"))<br/>    :style toggle :selected vhdl-word-completion-in-minibuffer]<br/>   ["Underscore is Part of Word"<br/>    (progn<br/>      (customize-set-variable 'vhdl-underscore-is-part-of-word<br/>			      (not vhdl-underscore-is-part-of-word))<br/>      (vhdl-activate-customizations))<br/>    :style toggle :selected vhdl-underscore-is-part-of-word]<br/>   "--"<br/>   ["Customize Group..."<br/>    (customize-group 'vhdl-misc)<br/>    t])<br/>  ["Related..."<br/>   (customize-browse 'vhdl-related)<br/>   t]<br/>  "--"<br/>  ["Save Options" customize-save-customized t]<br/>  ["Activate Options" vhdl-activate-customizations t]<br/>  ["Browse Options..." vhdl-customize t]))<br/><br/>