{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1.7000"
  ],
  "cts__clock__skew__hold": 0.0448947,
  "cts__clock__skew__hold__post_repair": 0.0442424,
  "cts__clock__skew__hold__pre_repair": 0.0442424,
  "cts__clock__skew__setup": 0.0448947,
  "cts__clock__skew__setup__post_repair": 0.0442424,
  "cts__clock__skew__setup__pre_repair": 0.0442424,
  "cts__cpu__total": 73.5,
  "cts__design__core__area": 213569,
  "cts__design__core__area__post_repair": 213569,
  "cts__design__core__area__pre_repair": 213569,
  "cts__design__die__area": 215821,
  "cts__design__die__area__post_repair": 215821,
  "cts__design__die__area__pre_repair": 215821,
  "cts__design__instance__area": 99329.2,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 99318.3,
  "cts__design__instance__area__pre_repair": 99318.3,
  "cts__design__instance__area__stdcell": 99329.2,
  "cts__design__instance__area__stdcell__post_repair": 99318.3,
  "cts__design__instance__area__stdcell__pre_repair": 99318.3,
  "cts__design__instance__count": 54384,
  "cts__design__instance__count__hold_buffer": 2,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 54381,
  "cts__design__instance__count__pre_repair": 54381,
  "cts__design__instance__count__setup_buffer": 1,
  "cts__design__instance__count__stdcell": 54384,
  "cts__design__instance__count__stdcell__post_repair": 54381,
  "cts__design__instance__count__stdcell__pre_repair": 54381,
  "cts__design__instance__displacement__max": 1.4,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 3.484,
  "cts__design__instance__utilization": 0.465092,
  "cts__design__instance__utilization__post_repair": 0.465041,
  "cts__design__instance__utilization__pre_repair": 0.465041,
  "cts__design__instance__utilization__stdcell": 0.465092,
  "cts__design__instance__utilization__stdcell__post_repair": 0.465041,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.465041,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__mem__peak": 364304.0,
  "cts__power__internal__total": 0.298717,
  "cts__power__internal__total__post_repair": 0.298711,
  "cts__power__internal__total__pre_repair": 0.298711,
  "cts__power__leakage__total": 0.00214367,
  "cts__power__leakage__total__post_repair": 0.00214309,
  "cts__power__leakage__total__pre_repair": 0.00214309,
  "cts__power__switching__total": 0.21377,
  "cts__power__switching__total__post_repair": 0.213264,
  "cts__power__switching__total__pre_repair": 0.213264,
  "cts__power__total": 0.514631,
  "cts__power__total__post_repair": 0.514118,
  "cts__power__total__pre_repair": 0.514118,
  "cts__route__wirelength__estimated": 473541,
  "cts__runtime__total": "1:13.81",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 65,
  "cts__timing__drv__hold_violation_count__pre_repair": 65,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0251839,
  "cts__timing__drv__max_cap_limit__post_repair": 0.00688852,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.00688852,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.375584,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3519,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3519,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -0.0118683,
  "cts__timing__setup__tns__pre_repair": -0.0118683,
  "cts__timing__setup__ws": 0.00861067,
  "cts__timing__setup__ws__post_repair": -0.0118683,
  "cts__timing__setup__ws__pre_repair": -0.0118683,
  "design__io__hpwl": 8852299,
  "detailedplace__cpu__total": 52.8,
  "detailedplace__design__core__area": 213569,
  "detailedplace__design__die__area": 215821,
  "detailedplace__design__instance__area": 98998,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 98998,
  "detailedplace__design__instance__count": 54209,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 54209,
  "detailedplace__design__instance__displacement__max": 4.58,
  "detailedplace__design__instance__displacement__mean": 0.8535,
  "detailedplace__design__instance__displacement__total": 46288.4,
  "detailedplace__design__instance__utilization": 0.463542,
  "detailedplace__design__instance__utilization__stdcell": 0.463542,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 341380.0,
  "detailedplace__power__internal__total": 0.296854,
  "detailedplace__power__leakage__total": 0.00212828,
  "detailedplace__power__switching__total": 0.208112,
  "detailedplace__power__total": 0.507095,
  "detailedplace__route__wirelength__estimated": 475299,
  "detailedplace__runtime__total": "0:53.05",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.00688852,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.351916,
  "detailedplace__timing__drv__setup_violation_count": 254,
  "detailedplace__timing__setup__tns": -11.7698,
  "detailedplace__timing__setup__ws": -0.105755,
  "detailedroute__cpu__total": 2742.02,
  "detailedroute__mem__peak": 2327504.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 14777,
  "detailedroute__route__drc_errors__iter:2": 1410,
  "detailedroute__route__drc_errors__iter:3": 954,
  "detailedroute__route__drc_errors__iter:4": 63,
  "detailedroute__route__drc_errors__iter:5": 13,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 69959,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 300761,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 300761,
  "detailedroute__route__wirelength": 540956,
  "detailedroute__route__wirelength__iter:1": 545365,
  "detailedroute__route__wirelength__iter:2": 541530,
  "detailedroute__route__wirelength__iter:3": 540922,
  "detailedroute__route__wirelength__iter:4": 540963,
  "detailedroute__route__wirelength__iter:5": 540961,
  "detailedroute__route__wirelength__iter:6": 540956,
  "detailedroute__runtime__total": "3:37.95",
  "fillcell__cpu__total": 1.39,
  "fillcell__mem__peak": 218076.0,
  "fillcell__runtime__total": "0:01.55",
  "finish__clock__skew__hold": 0.0518082,
  "finish__clock__skew__setup": 0.0518082,
  "finish__cpu__total": 95.63,
  "finish__design__core__area": 213569,
  "finish__design__die__area": 215821,
  "finish__design__instance__area": 99508.2,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 99508.2,
  "finish__design__instance__count": 54386,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 54386,
  "finish__design__instance__utilization": 0.465931,
  "finish__design__instance__utilization__stdcell": 0.465931,
  "finish__design__io": 47,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0985,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.956998,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.8731,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.58523,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": -0.773098,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.58523,
  "finish__mem__peak": 1597824.0,
  "finish__power__internal__total": 0.299648,
  "finish__power__leakage__total": 0.00215092,
  "finish__power__switching__total": 0.21565,
  "finish__power__total": 0.517449,
  "finish__runtime__total": "1:36.05",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.000800479,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.295483,
  "finish__timing__drv__setup_violation_count": 590,
  "finish__timing__setup__tns": -84.9026,
  "finish__timing__setup__ws": -0.337694,
  "finish__timing__wns_percent_delay": -15.338148,
  "finish_merge__cpu__total": 9.01,
  "finish_merge__mem__peak": 617468.0,
  "finish_merge__runtime__total": "0:09.54",
  "floorplan__cpu__total": 18.03,
  "floorplan__design__core__area": 213569,
  "floorplan__design__die__area": 215821,
  "floorplan__design__instance__area": 94590.9,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 94590.9,
  "floorplan__design__instance__count": 52801,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 52801,
  "floorplan__design__instance__utilization": 0.442906,
  "floorplan__design__instance__utilization__stdcell": 0.442906,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 275516.0,
  "floorplan__power__internal__total": 0.327329,
  "floorplan__power__leakage__total": 0.00192276,
  "floorplan__power__switching__total": 0.166713,
  "floorplan__power__total": 0.495965,
  "floorplan__runtime__total": "0:18.35",
  "floorplan__timing__setup__tns": -43696,
  "floorplan__timing__setup__ws": -38.0316,
  "floorplan_io__cpu__total": 0.71,
  "floorplan_io__mem__peak": 148520.0,
  "floorplan_io__runtime__total": "0:00.81",
  "floorplan_macro__cpu__total": 0.76,
  "floorplan_macro__mem__peak": 147476.0,
  "floorplan_macro__runtime__total": "0:00.86",
  "floorplan_pdn__cpu__total": 1.14,
  "floorplan_pdn__mem__peak": 159004.0,
  "floorplan_pdn__runtime__total": "0:01.26",
  "floorplan_tap__cpu__total": 0.88,
  "floorplan_tap__mem__peak": 115932.0,
  "floorplan_tap__runtime__total": "0:00.96",
  "floorplan_tdms__cpu__total": 0.75,
  "floorplan_tdms__mem__peak": 146936.0,
  "floorplan_tdms__runtime__total": "0:00.85",
  "globalplace__cpu__total": 249.09,
  "globalplace__design__core__area": 213569,
  "globalplace__design__die__area": 215821,
  "globalplace__design__instance__area": 94899,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 94899,
  "globalplace__design__instance__count": 53959,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 53959,
  "globalplace__design__instance__utilization": 0.444349,
  "globalplace__design__instance__utilization__stdcell": 0.444349,
  "globalplace__design__io": 47,
  "globalplace__mem__peak": 678372.0,
  "globalplace__power__internal__total": 0.470644,
  "globalplace__power__leakage__total": 0.00192276,
  "globalplace__power__switching__total": 0.200402,
  "globalplace__power__total": 0.672969,
  "globalplace__runtime__total": "3:36.80",
  "globalplace__timing__setup__tns": -158586,
  "globalplace__timing__setup__ws": -156.363,
  "globalplace_io__cpu__total": 0.74,
  "globalplace_io__mem__peak": 149840.0,
  "globalplace_io__runtime__total": "0:00.83",
  "globalplace_skip_io__cpu__total": 37.54,
  "globalplace_skip_io__mem__peak": 240012.0,
  "globalplace_skip_io__runtime__total": "0:37.80",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.0479574,
  "globalroute__clock__skew__setup": 0.0479574,
  "globalroute__cpu__total": 102.9,
  "globalroute__design__core__area": 213569,
  "globalroute__design__die__area": 215821,
  "globalroute__design__instance__area": 99508.2,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 99508.2,
  "globalroute__design__instance__count": 54386,
  "globalroute__design__instance__count__hold_buffer": 1,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 0,
  "globalroute__design__instance__count__stdcell": 54386,
  "globalroute__design__instance__displacement__max": 2.8,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 10.61,
  "globalroute__design__instance__utilization": 0.465931,
  "globalroute__design__instance__utilization__stdcell": 0.465931,
  "globalroute__design__io": 47,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 822300.0,
  "globalroute__power__internal__total": 0.299574,
  "globalroute__power__leakage__total": 0.00215096,
  "globalroute__power__switching__total": 0.22453,
  "globalroute__power__total": 0.526255,
  "globalroute__route__wirelength__estimated": 474164,
  "globalroute__runtime__total": "1:44.57",
  "globalroute__timing__clock__slack": -0.028,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.000782761,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.355652,
  "globalroute__timing__drv__setup_violation_count": 26,
  "globalroute__timing__setup__tns": -0.29533,
  "globalroute__timing__setup__ws": -0.0284308,
  "placeopt__cpu__total": 46.72,
  "placeopt__design__core__area": 213569,
  "placeopt__design__core__area__pre_opt": 213569,
  "placeopt__design__die__area": 215821,
  "placeopt__design__die__area__pre_opt": 215821,
  "placeopt__design__instance__area": 98998,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 94899,
  "placeopt__design__instance__area__stdcell": 98998,
  "placeopt__design__instance__area__stdcell__pre_opt": 94899,
  "placeopt__design__instance__count": 54209,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 53959,
  "placeopt__design__instance__count__stdcell": 54209,
  "placeopt__design__instance__count__stdcell__pre_opt": 53959,
  "placeopt__design__instance__utilization": 0.463542,
  "placeopt__design__instance__utilization__pre_opt": 0.444349,
  "placeopt__design__instance__utilization__stdcell": 0.463542,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.444349,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 305444.0,
  "placeopt__power__internal__total": 0.295778,
  "placeopt__power__internal__total__pre_opt": 0.470644,
  "placeopt__power__leakage__total": 0.00213662,
  "placeopt__power__leakage__total__pre_opt": 0.00192276,
  "placeopt__power__switching__total": 0.205127,
  "placeopt__power__switching__total__pre_opt": 0.200402,
  "placeopt__power__total": 0.503041,
  "placeopt__power__total__pre_opt": 0.672969,
  "placeopt__runtime__total": "0:46.95",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0243205,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.374558,
  "placeopt__timing__drv__setup_violation_count": 225,
  "placeopt__timing__setup__tns": -8.75748,
  "placeopt__timing__setup__tns__pre_opt": -158586,
  "placeopt__timing__setup__ws": -0.101299,
  "placeopt__timing__setup__ws__pre_opt": -156.363,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2023-12-12 03:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11423-g41f53d4db",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__scripts_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__uuid": "a74f00a1-a2b7-410a-a97a-11285ceb80d8",
  "run__flow__variant": "base",
  "synth__cpu__total": 240.39,
  "synth__design__instance__area__stdcell": 96285.084,
  "synth__design__instance__count__stdcell": 54881.0,
  "synth__mem__peak": 725472.0,
  "synth__runtime__total": "4:03.12",
  "total_time": "0:18:45.110000"
}