--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cuenta_unos.twx cuenta_unos.ncd -o cuenta_unos.twr
cuenta_unos.pcf -ucf Cuenta_unos.ucf

Design file:              cuenta_unos.ncd
Physical constraint file: cuenta_unos.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Entrada<0>     |Salida<0>      |    6.296|
Entrada<0>     |Salida<2>      |    6.875|
Entrada<0>     |Salida<3>      |    6.824|
Entrada<0>     |Salida<4>      |    6.966|
Entrada<0>     |Salida<5>      |    6.705|
Entrada<0>     |Salida<6>      |    6.995|
Entrada<1>     |Salida<0>      |    8.099|
Entrada<1>     |Salida<2>      |    8.497|
Entrada<1>     |Salida<3>      |    8.627|
Entrada<1>     |Salida<4>      |    8.621|
Entrada<1>     |Salida<5>      |    8.559|
Entrada<1>     |Salida<6>      |    7.965|
Entrada<1>     |z              |    7.417|
Entrada<2>     |Salida<0>      |    6.309|
Entrada<2>     |Salida<2>      |    6.840|
Entrada<2>     |Salida<3>      |    6.837|
Entrada<2>     |Salida<4>      |    6.987|
Entrada<2>     |Salida<5>      |    6.774|
Entrada<2>     |Salida<6>      |    7.444|
Entrada<2>     |z              |    6.891|
Entrada<3>     |Salida<0>      |    7.767|
Entrada<3>     |Salida<2>      |    8.203|
Entrada<3>     |Salida<3>      |    8.295|
Entrada<3>     |Salida<4>      |    8.300|
Entrada<3>     |Salida<5>      |    8.198|
Entrada<3>     |Salida<6>      |    8.628|
Entrada<3>     |z              |    7.761|
---------------+---------------+---------+


Analysis completed Thu Nov 18 13:05:56 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4486 MB



