[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLV2370IDBVR production of TEXAS INSTRUMENTS from the text:−\n+\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016\nTLV237x 500-µA/Ch,3-MHz Rail-to-Rail InputandOutput\nOperational Amplifiers WithShutdown\n11Features\n1•Rail-to-Rail Input andOutput\n•Wide Bandwidth: 3MHz\n•High Slew Rate: 2.4V/μs\n•Supply Voltage Range: 2.7Vto16V\n•Supply Current: 550μA/Channel\n•Low-Power Shutdown Mode\n–IDD(SHDN) :25μA/Channel\n•Input Noise Voltage: 39nV/√Hz\n•Input Bias Current: 1pA\n•Specified Temperature Range:\n–−40°Cto+125 °C(Industrial Grade)\n•Ultra-Small Packaging:\n–5-or6-Pin SOT-23 (TLV2370, TLV2371)\n–8-or10-Pin MSOP (TLV2372, TLV2373)\n2Applications\n•White Goods\n•Handheld Test Equipment\n•Portable Blood Glucose Systems\n•Remote Sensing\n•Active Filters\n•Industrial Automation\n•Battery-Powered Electronics\nOperational Amplifier3Description\nThe TLV237x single-supply operational amplifiers\nprovide rail-to-rail input and output capability. The\nTLV237x takes theminimum operating supply voltage\ndown to2.7 Vover the extended industrial\ntemperature range while adding therail-to-rail output\nswing feature. The TLV237x also provides 3-MHz\nbandwidth from only 550μA.The maximum\nrecommended supply voltage is16V,which allows\nthedevices tobeoperated from (±8-Vsupplies down\nto±1.35 V)avariety ofrechargeable cells.\nThe CMOS inputs enable use inhigh-impedance\nsensor interfaces, with thelower voltage operation\nmaking anideal alternative forthe TLC227x in\nbattery-powered applications. The rail-to-rail input\nstage further increases itsversatility. The TLV237x is\ntheseventh member ofarapidly growing number of\nRRIO products available from TI,and itisthefirstto\nallow operation upto16-V rails with good ac\nperformance.\nAllmembers areavailable inPDIP andSOIC with the\nsingles inthesmall SOT-23 package, duals inthe\nMSOP, andquads intheTSSOP package.\nThe 2.7-V operation makes theTLV237x compatible\nwith Li-Ion powered systems andtheoperating supply\nvoltage range ofmany micro-power microcontrollers\navailable today including TI’sMSP430.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTLV237xPDIP (8) 9.81 mm×6.35 mm\nPDIP (14) 19.30 mm×6.35 mm\nSOIC (8) 4.90 mm×3.91 mm\nSOIC (14) 8.65 mm×3.91 mm\nTSSOP (14)\n5.00 mm×4.40 mm\nTSSOP (16)\nSOT-23 (6)\n2.90 mm×1.60 mm\nSOT-23 (5)\nVSSOP (8)\n3.00 mm×3.00 mm\nVSSOP (10)\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n2TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Tables ................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 8\n7.1 Absolute Maximum Ratings ...................................... 8\n7.2 Recommended Operating Conditions ....................... 8\n7.3 Thermal Information: TLV2370 ................................. 9\n7.4 Thermal Information: TLV2371 ................................. 9\n7.5 Thermal Information: TLV2372 ................................. 9\n7.6 Thermal Information: TLV2373 ............................... 10\n7.7 Thermal Information: TLV2374 ............................... 10\n7.8 Thermal Information: TLV2375 ............................... 10\n7.9 Electrical Characteristics ......................................... 11\n7.10 Typical Characteristics .......................................... 15\n8Detailed Description ............................................ 22\n8.1 Overview ................................................................. 22\n8.2 Functional Block Diagram ....................................... 228.3 Feature Description ................................................. 22\n8.4 Device Functional Modes ........................................ 24\n9Application andImplementation ........................ 25\n9.1 Application Information ............................................ 25\n9.2 Typical Application .................................................. 25\n10Power Supply Recommendations ..................... 27\n11Layout ................................................................... 27\n11.1 Layout Guidelines ................................................. 27\n11.2 Layout Example .................................................... 27\n11.3 Power Dissipation Considerations ........................ 28\n12Device andDocumentation Support ................. 29\n12.1 Documentation Support ........................................ 29\n12.2 Related Links ........................................................ 29\n12.3 Receiving Notification ofDocumentation Updates 29\n12.4 Community Resources .......................................... 29\n12.5 Trademarks ........................................................... 29\n12.6 Electrostatic Discharge Caution ............................ 29\n12.7 Glossary ................................................................ 29\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nChanges from Revision E(May 2016) toRevision F Page\n•Changed names ofpins 2and3inTLV2372 D,DGK, andPpackages pinout diagram ...................................................... 4\nChanges from Revision D(January 2005) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................. 1\n•Deleted TLV2370 andTLV2371 Available Options ,TLV2372 AND TLV2373 Available Options ,andTLV2374 and\nTLV2375 Available Options tables ......................................................................................................................................... 3\n•Deleted Continuous total power dissipation andlead temperature specifications from Absolute Maximum Ratings table ...8\n•Deleted Dissipation Ratings table ........................................................................................................................................ 14\n1\n2\n3\n48\n7\n6\n5VDDSHDN\nIN/c45NC\nNCOUT IN+\nGND\n32\n46 1 OUT\nGND\nIN+5VDD\nSHDN\nIN/c45\n3TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated(1) Typical values measured at5Vand25°C.5Device Comparison Tables\nTable 1.Selection ofSignal Amplifier Products(1)\nDEVICEVDD\n(V)VIO\n(µV)IQ/Ch\n(µA)IIB\n(pA)GBW\n(MHz)SR\n(V/µs)SHUTDOWNRAIL-TO-\nRAILSINGLES,\nDUALS,\nQUADS\nTLV237x 2.7to16 500 550 1 3 2.4 Yes I/O S,D,Q\nTLC227x 4to16 300 1100 1 2.2 3.6 — O D,Q\nTLV27x 2.7to16 500 550 1 3 2.4 — O S,D,Q\nTLC27x 3to16 1100 675 1 1.7 3.6 — — S,D,Q\nTLV246x 2.7to16 150 550 1300 6.4 1.6 Yes I/O S,D,Q\nTLV247x 2.7to16 250 600 2 2.8 1.5 Yes I/O S,D,Q\nTLV244x 2.7to10 300 725 1 1.8 1.4 — O D,Q\n(1) Forthemost current package andordering information, seethePackage Option Addendum attheendofthisdocument, orseetheTI\nwebsite atwww.ti.com .Table 2.Family Package Table(1)\nDEVICENUMBER OF\nCHANNELSPACKAGE TYPES\nSHUTDOWNUNIVERSAL\nEVM\nBOARDPDIP SOIC SOT-23 TSSOP MSOP\nTLV2370 1 8 8 6 — — Yes\nSee theEVM\nSelection\nGuideTLV2371 1 8 8 5 — — —\nTLV2372 2 8 8 — — 8 —\nTLV2373 2 14 14 — — 10 Yes\nTLV2374 4 14 14 — 14 — —\nTLV2375 4 16 16 — 16 — Yes\n6PinConfiguration andFunctions\nTLV2370 DBV Package\n6-Pin SOT-23\nTopViewTLV2370 DandPPackages\n8-Pin SOIC andPDIP\nTopView\nPinFunctions: TLV2370\nPIN\nI/O DESCRIPTION\nNAME SOT-23 SOIC, PDIP\nGND 2 4 — Ground connection\nIN– 4 2 I Negative (inverting) input\nIN+ 3 3 I Positive (noninverting) input\nNC — 1,5 — Nointernal connection (can beleftfloating)\nOUT 1 6 O Output\nSHDN 5 8 I Shutdown control (active low, canbeleftfloating)\nVDD 6 7 — Positive power supply\n1\n2\n3\n48\n7\n6\n5VDD\n1IN+ 2IN/c451OUT\n1IN/c45\nGND 2IN+2OUT\n32\n45 1 OUT\nGND\nIN+VDD\nIN/c45\n1\n2\n3\n48\n7\n6\n5IN+\nGNDOUTVDDIN/c45NC\nNCNC\n4TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTLV2371 DBV Package\n5-Pin SOT-23\nTopViewTLV2371 DandPPackages\n8-Pin SOIC andPDIP\nTopView\nPinFunctions: TLV2371\nPIN\nI/O DESCRIPTION\nNAME SOT-23 SOIC, PDIP\nGND 2 4 — Ground connection\nIN– 4 2 I Negative (inverting) input\nIN+ 3 3 I Positive (noninverting) input\nNC — 1,5,8 — Nointernal connection (can beleftfloating)\nOUT 1 6 O Output\nVDD 5 7 — Positive power supply\nTLV2372 D,DGK, andPPackages\n8-Pin SOIC, VSSOP, andPDIP\nTopView\nPinFunctions: TLV2372\nPIN\nI/O DESCRIPTION\nNAMESOIC, VSSOP,\nPDIP\nGND 4 — Ground connection\n1IN– 2 I Inverting input, channel 1\n1IN+ 3 I Noninverting input, channel 1\n2IN– 6 I Inverting input, channel 2\n2IN+ 5 I Noninverting input, channel 2\n1OUT 1 O Output, channel 1\n2OUT 7 O Output, channel 2\nVDD 8 — Positive power supply\n1\n2\n3\n4\n5\n6\n714\n13\n12\n1 1\n10\n9\n8VDD\n1SHDN 2SHDN1IN/c45\n2IN/c451OUT\n2OUT\n1IN+\n2IN+ GND\nNC NC\nNC NC\n1\n2\n3\n4\n510\n9\n8\n7\n6VDD\n1SHDN 2SHDN1IN/c45\n2IN/c451OUT\n2OUT\n1IN+\n2IN+ GND\n5TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTLV2373 DGS Package\n10-Pin VSSOP\nTopViewTLV2373 DandNPackages\n14-Pin SOIC andPDIP\nTopView\nPinFunctions: TLV2373\nPIN\nI/O DESCRIPTION\nNAME SOIC, PDIP VSSOP\nGND 4 4 — Ground connection\n1IN– 2 2 I Inverting input, channel 1\n1IN+ 3 3 I Noninverting input, channel 1\n2IN– 12 8 I Inverting input, channel 2\n2IN+ 11 7 I Noninverting input, channel 2\n1OUT 1 1 O Output, channel 1\n2OUT 13 9 O Output, channel 2\n1SHDN 6 5 I Shutdown control, channel 1,(active low, canbeleftfloating)\n2SHDN 9 6 I Shutdown control, channel 2,(active low, canbeleftfloating)\nVDD 14 10 — Positive power supply\nNC 5,7,8,10 — — Nointernal connection (can beleftfloating)\n1\n2\n3\n4\n5\n6\n714\n13\n12\n1 1\n10\n9\n8VDD1IN/c451OUT 4OUT\n1IN+ 4IN+\n2IN+ 3IN+\n2IN/c45 3IN/c454IN/c45\n2OUT 3OUTGND\n6TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTLV2374 D,N,andPWPackages\n14-Pin SOIC, PDIP, andTSSOP\nTopView\nPinFunctions: TLV2374\nPIN\nI/O DESCRIPTION\nNAME SOIC, PDIP, TSSOP\nGND 11 — Ground connection\n1IN– 2 I Inverting input, channel 1\n1IN+ 3 I Noninverting input, channel 1\n2IN– 6 I Inverting input, channel 2\n2IN+ 5 I Noninverting input, channel 2\n3IN– 9 I Inverting input, channel 3\n3IN+ 10 I Noninverting input, channel 3\n4IN– 13 I Inverting input, channel 4\n4IN+ 12 I Noninverting input, channel 4\n1OUT 1 O Output, channel 1\n2OUT 7 O Output, channel 2\n3OUT 8 O Output, channel 3\n4OUT 14 O Output, channel 4\nVDD 4 — Positive power supply\nTYPICAL PIN 1 INDICATORS\nPrinted or\nMolded Dot Bevel EdgesPin 1\nMolded “U” ShapePin 1\nStripePin 1Pin 1\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n1 1\n10\n91OUT\n1IN−\n1IN+\nVDD+\n2IN+\n2IN−\n2OUT\n1/2SHDN4OUT\n4IN−\n4IN+\nGND\n3IN+\n3IN−\n3OUT\n3/4SHDN\n7TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTLV2375 D,N,andPWPackages\n16-Pin SOIC, PDIP, andTSSOP\nTopView\nPinFunctions: TLV2375\nPIN\nI/O DESCRIPTION\nNAME SOIC, PDIP, TSSOP\nGND 13 — Ground connection\n1IN– 2 I Inverting input, channel 1\n2IN– 6 I Inverting input, channel 2\n3IN– 11 I Inverting input, channel 3\n4IN– 15 I Inverting input, channel 4\n1IN+ 3 I Noninverting input, channel 1\n2IN+ 5 I Noninverting input, channel 2\n3IN+ 12 I Noninverting input, channel 3\n4IN+ 14 I Noninverting input, channel 4\n1OUT 1 O Output, channel 1\n2OUT 7 O Output, channel 2\n3OUT 10 O Output, channel 3\n4OUT 16 O Output, channel 4\n1/2SHDN 8 I Shutdown control, channels 1and2,(active low, canbeleftfloating)\n3/4SHDN 9 I Shutdown control, channels 3and4,(active low, canbeleftfloating)\nVDD 4 — Positive power supply\nIfthere isnotaPin1indicator, turndevice toenable reading thesymbol from thelefttoright. Pin1isatthelower left\ncorner ofthedevice.\nFigure 1.Typical Pin1Indicators\n8TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential voltages, arewith respect toGND.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageSupply voltage, VDD(2)16.5\nV Differential input voltage, VID –VDD VDD\nInput voltage, VI(2)–0.2 VDD+0.2\nCurrentInput current, IIN –10 10\nmA\nOutput current, IO –100 100\nTemperatureOperating free-air temperature, TA:I-suffix –40 125\n°C Maximum junction temperature, TJ 150\nStorage temperature, Tstg –65 150\n7.2 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted).\nMIN MAX UNIT\nSupply voltage, VDDSingle supply 2.7 16\nV\nSplit supply ±1.35 ±8\nCommon-mode input voltage, VCM 0 VDD V\nOperating free-air temperature, TA I-suffix –40 125 °C\nTurnon voltage (shutdown pinvoltage level), V(ON),relative toGND pinvoltage 2 V\nTurnoff (shutdown pinvoltage level), V(OFF),relative toGND pinvoltage 0.8 V\n9TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.3 Thermal Information: TLV2370\nTHERMAL METRIC(1)TLV2370\nUNIT DBV (SOT-23) D(SOIC) P(PDIP)\n6PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 228.5 138.4 49.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 99.1 89.5 39.4 °C/W\nRθJB Junction-to-board thermal resistance 54.6 78.6 26.4 °C/W\nψJT Junction-to-top characterization parameter 7.7 29.9 15.4 °C/W\nψJB Junction-to-board characterization parameter 53.8 78.1 26.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information: TLV2371\nTHERMAL METRIC(1)TLV2371\nUNIT DBV (SOT-23) D(SOIC) P(PDIP)\n5PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 228.5 138.4 49.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 99.1 89.5 39.4 °C/W\nRθJB Junction-to-board thermal resistance 54.6 78.6 26.4 °C/W\nψJT Junction-to-top characterization parameter 7.7 29.9 15.4 °C/W\nψJB Junction-to-board characterization parameter 53.8 78.1 26.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.5 Thermal Information: TLV2372\nTHERMAL METRIC(1)TLV2372\nUNIT D(SOIC) DGK (VSSOP) P(PDIP)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 138.4 191.2 49.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 89.5 61.9 39.4 °C/W\nRθJB Junction-to-board thermal resistance 78.6 111.9 26.4 °C/W\nψJT Junction-to-top characterization parameter 29.9 5.1 15.4 °C/W\nψJB Junction-to-board characterization parameter 78.1 110.2 26.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n10TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.6 Thermal Information: TLV2373\nTHERMAL METRIC(1)TLV2373\nUNIT DGS (VSSOP) D(SOIC) P(PDIP)\n10PINS 14PINS 14PINS\nRθJA Junction-to-ambient thermal resistance 166.5 67 66.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 41.8 24.1 20.5 °C/W\nRθJB Junction-to-board thermal resistance 86.1 22.5 26.8 °C/W\nψJT Junction-to-top characterization parameter 1.5 2.2 2.1 °C/W\nψJB Junction-to-board characterization parameter 84.7 22.1 26.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.7 Thermal Information: TLV2374\nTHERMAL METRIC(1)TLV2374\nUNIT D(SOIC) N(PDIP) PW(TSSOP)\n14PINS 14PINS 14PINS\nRθJA Junction-to-ambient thermal resistance 67 66.3 121 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 24.1 20.5 49.4 °C/W\nRθJB Junction-to-board thermal resistance 22.5 26.8 62.8 °C/W\nψJT Junction-to-top characterization parameter 2.2 2.1 5.9 °C/W\nψJB Junction-to-board characterization parameter 22.1 26.2 62.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.8 Thermal Information: TLV2375\nTHERMAL METRIC(1)TLV2375\nUNIT D(SOIC) N(PDIP) PW(TSSOP)\n16PINS 16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 83 55.8 115.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 44 43.1 50.5 °C/W\nRθJB Junction-to-board thermal resistance 40.5 35.8 60.7 °C/W\nψJT Junction-to-top characterization parameter 11.5 27.9 7.4 °C/W\nψJB Junction-to-board characterization parameter 40.2 35.7 60.1 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n11TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated7.9 Electrical Characteristics\natTA=25°C,VDD=2.7V,5V,and15V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDCPERFORMANCE\nVOS Input offset voltageAtTA=25°C,VIC=VDD/2,VO=VDD/2,RS=50Ω 2 4.5 mV\nAtTA=–40°Cto+125 °C,VIC=VDD/2,VO=VDD/2,\nRS=50Ω6 mV\ndVOS/dT Offset voltage drift AtTA=25°C,VIC=VDD/2,VO=VDD/2,RS=50Ω 2 µV/°C\nCMRR Common-mode rejection ratioVDD=2.7V,\nRS=50ΩVIC=0toVDD 50 68\ndBAtTA=–40°Cto+125 °C,\nVIC=0toVDD49\nVIC=0toVDD−1.35 V 56 70\nAtTA=–40°Cto+125 °C,\nVIC=0toVDD−1.35 V54\nVDD=5V,\nRS=50ΩVIC=0toVDD 55 72\nAtTA=–40°Cto+125 °C,\nVIC=0toVDD54\nVIC=0toVDD−1.35 V 67 80\nAtTA=–40°Cto+125 °C,\nVIC=0toVDD−1.35 V64\nVDD=15V,\nRS=50ΩVIC=0toVDD 64 82\nAtTA=–40°Cto+125 °C,\nVIC=0toVDD63\nVIC=0toVDD−1.35 V 67 84\nAtTA=–40°Cto+125 °C,\nVIC=0toVDD−1.35 V66\nAVDLarge-signal differential\nvoltage amplificationVDD=2.7V,\nVO(PP) =\nVDD/2,\nRL=10kΩ98 106\ndBAtTA=–40°Cto+125 °C 76\nVDD=5V,\nVO(PP) =\nVDD/2,\nRL=10kΩ100 110\nAtTA=–40°Cto+125 °C 86\nVDD=15V,\nVO(PP) =\nVDD/2,\nRL=10kΩ81 83\nAtTA=–40°Cto+125 °C 79\nINPUT CHARACTERISTICS\nIOS Input offset currentVDD=15V,\nVIC=VO=\nVDD/21 60\npA AtTA=70°C 100\nAtTA=125°C 1000\nIB Input bias currentVDD=15V,\nVIC=VO=\nVDD/21 60\npA AtTA=70°C 100\nAtTA=125°C 1000\nDifferential input resistance 1000 GΩ\nCommon-mode input\ncapacitancef=21kHz 8 pF\n12TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTA=25°C,VDD=2.7V,5V,and15V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOUTPUT CHARACTERISTICS\nVOH High-level output voltageVDD=2.7VAtTA=25°C,VIC=VDD/2,IOH=−1mA 2.55 2.58\nVAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOH=−1mA2.48\nVDD=5VAtTA=25°C,VIC=VDD/2,IOH=−1mA 4.9 4.93\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOH=−1mA4.85\nVDD=15VAtTA=25°C,VIC=VDD/2,IOH=−1mA 14.92 14.96\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOH=−1mA14.9\nVDD=2.7VAtTA=25°C,VIC=VDD/2,IOH=−5mA 1.9 2\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOH=−5mA1.6\nVDD=5VAtTA=25°C,VIC=VDD/2,IOH=−5mA 4.6 4.68\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOH=−5mA4.5\nVDD=15VAtTA=25°C,VIC=VDD/2,IOH=−5mA 14.7 14.8\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOH=−5mA14.6\nVOL Low-level output voltageVDD=2.7VAtTA=25°C,VIC=VDD/2,IOL=1mA 0.1 0.15\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOL=1mA0.22\nVVDD=5VAtTA=25°C,VIC=VDD/2,IOL=1mA 0.05 0.1\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOL=1mA0.15\nVDD=15VAtTA=25°C,VIC=VDD/2,IOL=1mA 0.05 0.08\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOL=1mA0.1\nVDD=2.7VAtTA=25°C,VIC=VDD/2,IOL=5mA 0.52 0.7\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOL=5mA1.1\nVDD=5VAtTA=25°C,VIC=VDD/2,IOL=5mA 0.28 0.4\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOL=5mA0.5\nVDD=15VAtTA=25°C,VIC=VDD/2,IOL=5mA 0.19 0.3\nAtTA=–40°Cto+125 °C,VIC=VDD/2,\nIOL=5mA0.35\nIO Output currentVDD=2.7V,\nVO=0.5V\nfrom railPositive rail 4\nmANegative rail 5\nVDD=5V,\nVO=0.5V\nfrom railPositive rail 7\nNegative rail 8\nVDD=15V,\nVO=0.5V\nfrom railPositive rail 16\nNegative rail 15\n13TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTA=25°C,VDD=2.7V,5V,and15V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nIDD Supply current (per channel)VDD=2.7V,VO=VDD/2 470 560\nµAVDD=5V,VO=VDD/2 550 660\nVDD=15V,\nVO=VDD/2AtTA=25°C 750 900\nAtTA=–40°Cto+125 °C 1200\nPSRRPower-supply rejection ratio\n(ΔVDD/ΔVIO)VDD=2.7V\nto15V,\nVIC=VDD/2,\nnoloadAtTA=25°C 70 80\ndB\nAtTA=–40°Cto+125 °C 65\nDYNAMIC PERFORMANCE\nUGBW Unity gain bandwidthVDD=2.7V RL=2kΩ,CL=10pF 2.4\nMHz VDD=5Vto\n15VRL=2kΩ,CL=10pF 3\nSR Slew rateatunity gainVDD=2.7VAtTA=25°C,VO(PP) =VDD/2,\nCL=50pF,RL=10kΩ1.4 2\nV/µsAtTA=–40°Cto+125 °C,VO(PP) =\nVDD/2,\nCL=50pF,RL=10kΩ1\nVDD=5VAtTA=25°C,VO(PP) =VDD/2,\nCL=50pF,RL=10kΩ1.6 2.4\nAtTA=–40°Cto+125 °C,VO(PP) =\nVDD/2,\nCL=50pF,RL=10kΩ1.2\nVDD=15VAtTA=25°C,VO(PP) =VDD/2,\nCL=50pF,RL=10kΩ1.9 2.1\nAtTA=–40°Cto+125 °C,VO(PP) =\nVDD/2,\nCL=50pF,RL=10kΩ1.4\nφm Phase margin RL=2kΩ,CL=100pF 65 °\nGain margin RL=2kΩ,CL=10pF 18 dB\nts Settling timeVDD=2.7V,V(STEP)PP =1V,AV=−1,\nCL=10pF,RL=2kΩ,0.1%2.9\nµs\nVDD=5V,15V,V(STEP)PP =1V,AV=−1,\nCL=47pF,RL=2kΩ,0.1%2\n14TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTA=25°C,VDD=2.7V,5V,and15V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Disable time andenable time aredefined astheinterval between application ofthelogic signal totheSHDN terminal andthepoint at\nwhich thesupply current hasreached onehalfofitsfinal value.NOISE, DISTORTION PERFORMANCE\nTHD +NTotal harmonic distortion plus\nnoiseVDD=2.7VVO(PP) =VDD/2V,RL=2kΩ,\nf=10kHz, AV=10.02%\nVO(PP) =VDD/2V,RL=2kΩ,\nf=10kHz, AV=100.05%\nVO(PP) =VDD/2V,RL=2kΩ,\nf=10kHz, AV=1000.18%\nVDD=5V,\n15VVO(PP) =VDD/2V,RL=2kΩ,\nf=10kHz, AV=10.02%\nVO(PP) =VDD/2V,RL=2kΩ,\nf=10kHz, AV=100.09%\nVO(PP) =VDD/2V,RL=2kΩ,\nf=10kHz, AV=1000.5%\nVnEquivalent input noise\nvoltagef=1kHz 39\nnV/√Hz\nf=10kHz 35\nIn Equivalent input noise current f=1kHz 0.6 fA/√Hz\nSHUTDOWN CHARACTERISTICS\nIDD(SHDN)Supply current inshutdown\nmode (TLV2370, TLV2373,\nTLV2375) (per channel)VDD=2.7V,\n5V,\nSHDN =0VAtTA=25°C 25 30\nµAAtTA=–40°Cto+125 °C 35\nVDD=15V,\nSHDN =0VAtTA=25°C 40 45\nAtTA=–40°Cto+125 °C 50\nt(on) Amplifier turnon time(1)RL=2kΩ 0.8 µs\nt(off) Amplifier turnoff time(1)RL=2kΩ 1 µs\n15TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated7.10 Typical Characteristics\nTable 3.Table ofGraphs\nFIGURE\nVIO Input offset voltage vsCommon-mode input voltage Figure 2,Figure 3,Figure 4\nCMRR Common-mode rejection ratio vsFrequency Figure 5\nInput bias andoffset current vsFree-air temperature Figure 6\nVOL Low-level output voltage vsLow-level output current Figure 7,Figure 9,Figure 11\nVOH High-level output voltage vsHigh-level output current Figure 8,Figure 10,Figure 12\nVO(PP) Peak-to-peak output voltage vsFrequency Figure 13\nIDD Supply current vsSupply voltage Figure 14\nPSRR Power supply rejection ratio vsFrequency Figure 15\nAVD Differential voltage gain andphase vsFrequency Figure 16\nGain-bandwidth product vsFree-air temperature Figure 17\nSR Slew ratevsSupply voltage Figure 18\nvsFree-air temperature Figure 19\nφm Phase margin vsCapacitive load Figure 20\nVn Equivalent input noise voltage vsFrequency Figure 21\nVoltage-follower large-signal pulse\nresponseFigure 22,Figure 23\nVoltage-follower small-signal pulse\nresponseFigure 24\nInverting large-signal response Figure 25,Figure 26\nInverting small-signal response Figure 27\nCrosstalk vsFrequency Figure 28\nShutdown forward &reverse isolation vsFrequency Figure 29\nIDD(SHDN) Shutdown supply current vsSupply voltage Figure 30\nIDD(SHDN) Shutdown pinleakage current vsShutdown pinvoltage Figure 31\nIDD(SHDN) Shutdown supply current, output voltage vsTime Figure 32,Figure 33\n2.80\n2.40\n2\n1.60\n1.20\n0.80\n0.40\n0\n0 2 4 8 6 10 12 14 16 18 20 24 28Low-Level Output Voltage (V)\nLow-Level Output Current (mA)T = 125 CA /c176\nT = 40 CA/c45 /c176T = 0 CA /c176T = 25 CA /c176T = 70 CA /c176V = 2.7 VDD\n125 110 95 80 65 50 35 20 5 /c4510 /c4525 /c4540300\n250\n200\n150\n100\n50\n0\n/c4550Input Bias/Offset Current (pA)\nTemperature, T ( C)A/c176V = 2.7 V, 5 V, 15 V\nV = V /2DD\nIC DD\n120\n100\n80\n60\n40\n20\n0\n10 100 1 k 10 k 100 k 1 MCommon-Mode Rejection Ratio (dB)\nFrequency (Hz)V = 2.7 VDDV = 5 V, 15 VDD\n1000\n800\n600\n400\n200\n0\n/c45200\n0 2 4 6 8 10 12 14 15\nCommon-Mode Input Voltage (V)Input Offset Voltage ( V)/c109V = 15 V\nT = 25 CDD\nA /c176\n1000\n800\n600\n400\n200\n0\n/c45200\n0 0.4 0.8 1.2 1.6 2 2.4 2.7\nCommon-Mode Input Voltage (V)Input Offset Voltage ( V)/c109V = 2.7 V\nT = 25 CDD\nA /c176\n1000\n800\n600\n400\n200\n0\n/c45200\n0 1 2 3 4 5\nCommon-Mode Input Voltage (V)Input Offset Voltage ( V)/c109V = 5 V\nT = 25 CDD\nA /c176\n16TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFigure 2.Input Offset Voltage vsCommon-Mode Input\nVoltageFigure 3.Input Offset Voltage vsCommon-Mode Input\nVoltage\nFigure 4.Input Offset Voltage vsCommon-Mode Input\nVoltageFigure 5.Common-Mode Rejection Ratio vsFrequency\nFigure 6.Input Bias orOffset Current vsFree-Air\nTemperatureFigure 7.Low-Level Output Voltage vsLow-Level Output\nCurrent\n15\n14\n12\n10\n8\n6\n4\n2\n0High-Level Output Voltage (V)\n0 20 40 60 80 100 120 140 160\nHigh-Level Output Current (mA)V = 15 VDD\nT = 125 CA /c176T = 70 CA /c176T = 25 CA /c176T = 0 CA /c176T = 40 CA/c45 /c176\n10 100 1 k 10 k 100 k 1 M 10 M\nFrequency (Hz)16\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0Peak-to-Peak Output Voltage (V)V = 5 VDD\nV = 2.7 VDDV = 15 VDDA = 10\nR = 2 k\nC = 10 pF\nT = 25 C\nTHD = 5%V\nL\nL\nA/c45\n/c87\n/c176\n0 5 10 15 20 25 30 35 40 45\nHigh-Level Output Current (mA)5\n4.50\n4\n3.50\n3\n2.50\n2\n1.50\n1\n0.50\n0High-Level Output Voltage (V)V = 5 VCC\nT = 125 CA /c176T = 70 CA /c176T = 25 CA /c176T = 0 CA /c176\nT = 40 CA/c45 /c176\n15\n14\n12\n10\n8\n6\n4\n2\n0Low-Level Output Voltage (V)\n0 20 40 60 80 100 120 140 160\nLow-Level Output Current (mA)V = 15 VDD T = 125 CA /c176\nT = 70 CA /c176\nT = 25 CA /c176T = 0 CA /c176\nT = 40 CA/c45 /c176\n0 1 2 3 4 5 6 7 8 9 10 11 122.80\n2.40\n2\n1.60\n1.20\n0.80\n0.40\n0High-Level Output Voltage (V)\nHigh-Level Output Current (mA)V = 2.7 VDD\nT = 125 CA /c176\nT = 70 CA /c176\nT = 25 CA /c176\nT = 0 CA /c176T = 40 CA/c45 /c176\n5\n4.50\n4\n3.50\n3\n2.50\n2\n1.50\n1\n0.50\n0Low-Level Output Voltage (V)\n0510 15 20 25 30 35 40 45505560 65 70\nLow-Level Output Current (mA)V = 5 VDD\nT = 125 CA /c176\nT = 70 CA /c176\nT = 25 CA /c176\nT = 0 CA /c176\nT = 40 CA/c45 /c176\n17TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFigure 8.High-Level Output Voltage vsHigh-Level Output\nCurrentFigure 9.Low-Level Output Voltage vsLow-Level Output\nCurrent\nFigure 10.High-Level Output Voltage vsHigh-Level Output\nCurrentFigure 11.Low-Level Output Voltage vsLow-Level Output\nCurrent\nFigure 12.High-Level Output Voltage vsHigh-Level Output\nCurrentFigure 13.Peak-to-Peak Output Voltage vsFrequency\n3\n2.5\n2\n1.5\n1\n0.5\n0Slew Rate (V/ s)/c109\n2.5 4.5 6.5 8.5 10.5 12.5 14.5\nSupply Voltage (V)SR/c45\nSR+\nA = 1\nR = 10 k\nC = 50 pF\nT = 25 CV\nL\nL\nA/c87\n/c176\n125 110 95 80 65 50 35 20 5 /c4510 /c4525 /c45403.5\n3\n2.5\n2\n1.5\n1\n0.5\n0Slew Rate (V/ s)/c109\nTemperature, T ( C)A/c176SR/c45\nSR+\nV = 5 VDD\nA = 1\nR = 10 k\nC = 50 pF\nV = 3 VV\nL\nL\nI/c87\n125 110 95 80 65 50 35 20 5 /c4510 /c4525 /c45403.54\n3\n2.5\n2\n1.5\n1\n0.5\n0Gain Bandwidth Product (MHz)\nTemperature, T ( C)A/c176V = 15 VDDV = 5 VDD\nV = 2.7 VDD\n100\n80\n60\n40\n20\n0\n/c4520\n/c4540120\nDifferential Voltage Gain (dB)135\n90\n45\n0\n/c4545\n/c4590\n/c45135\n/c45180180\nPhae ( )/c176\n10 100 1 k 10 k 100 k 1 M 10 M\nFrequency (Hz)V = 5 V\nR = 2 k\nC = 10 pF\nT = 25 CDD DC\nL\nL\nA/c87\n/c176Phase\nGain\n1\n0.9\n0.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0Supply Current (mA/Ch)\n0 1 2 3 45678 9 10 11 12 13 14 15\nSupply Voltage (V)V = /2ICV\nA = 2DD\nV T = 125 CA /c176\nT = 70 CA /c176\nT = 25 CA /c176\nT = 0 CA /c176\nT = 40 CA/c45 /c176\n120\n100\n80\n60\n40\n20\n0\n10 100 1 k 10 k 100 k 1 MPower-Supply Rejection Ratio (dB)\nFrequency (Hz)V = 2.7 VDDV = 5 V, 15 VDDT = 25 CA /c176\n18TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFigure 14.Supply Current vsSupply Voltage Figure 15.Power Supply Rejection Ratio vsFrequency\nFigure 16.Differential Voltage Gain andPhase vs\nFrequencyFigure 17.Gain Bandwidth Product vsFree-Air\nTemperature\nFigure 18.Slew Rate vsSupply Voltage Figure 19.Slew Rate vsFree-Air Temperature\n0 2 4 6 8 10 12 14 16\nTime ( s) /c1093\n2\n1\n03\n2\n1\n0\nOutput Voltage (V)Input Voltage (V)V = 5 V\nV = 3 VDD\nI PPA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c87\n/c176\nVOVI\n0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8\nTime ( s) /c109Output Voltage (mV)Input Voltage (mV)V = 5 V\nV = 100 mVDD\nI PPA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c87\n/c176\nVOVI\n0.040.04\n0.120.12\n0.080.08\n00\n0 2 4 6 8 10 12 14 16 18\nTime ( s) /c10912\n9\n6\n3\n012\n9\n6\n3\n0\nOutput Voltage (V)Input Voltage (V)V = 15 V\nV = 9 VDD\nI PPA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c87\n/c176\nVOVI\n0 2 4 6 8 10 12 14 16 18\nTime ( s) /c1094\n3\n2\n1\n04\n3\n2\n1\n0\nOutput Voltage (V)Input Voltage (V)V = 5 V\nV = 3 VDD\nI PPA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c87\n/c176\nVOVI\n10 100 1000\nCapacitive Load (pF)100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0Phase Margin ( )/c176\nV = 5 VDD\nR = 2 k\nT = 25 CL\nA/c87\n/c176\nA = Open-LoopVR = 0NULLR = 50NULLR = 100NULL\n10 100 100 k\nFrequency (Hz)100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0Equivalent Input Noise Voltage (nV/ ) Hz/c214\nV = 2.7 V, 5 V, 15 VDD\nT = 25 CA /c176\n1 k 10 k\n19TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFigure 20.Phase Margin vsCapacitive Load Figure 21.Equivalent Input Noise Voltage vsFrequency\nFigure 22.Voltage-Follower Large-Signal Pulse Response Figure 23.Voltage-Follower Large-Signal Pulse Response\nFigure 24.Voltage-Follower Small-Signal Pulse Response Figure 25.Inverting Large-Signal Response\n0 1 2 3 45678 9 10 11 12 13 14 15\nSupply Voltage (V)50\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0Shutdown Supply Current ( A/Ch)/c109T = 125 CA /c176\nT = 70 CA /c176\nT = 25 CA /c176\nT = 0 CA /c176\nT = 40 CA/c45 /c176SHDN = 0 V\nV = V /2\nA = 1I DD\nV\n0 1 2 3 45678 9 10 11 12 13 14 15\nShutdown Pin Voltage (V)250\n200\n150\n100\n50\n0Shutdown Pin Leakage Current (pA)T = 125 CA /c176\n10 100 1 k 10 k 100 k\nFrequency (Hz)0\n20\n40\n60\n80\n100\n120\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45Crosstalk (dB)V = 2.7 V, 5 V, 15 VDD\nA = 1\nR = 2 k\nT = 25 CV\nL\nA/c87V = V /2I DD\n/c176\nCrosstalk in Shutdown\nCrosstalk\n10 100 1 k 10 k 100 k 1 M 10 M\nFrequency (Hz)160\n140\n120\n100\n80\n60\n40\n20\n0\nShutdown Forward and Reverse Isolation (dB)V = 2.7 V, 5 V, 15 V\nV = V /2DD\nI DD\nA = 1\nT = 25 CV\nAR = 2 k\nC = 10 pFL\nL/c87\n/c176\n0 2 4 6 8 10 12 14 16\nTime ( s) /c1099\n6\n3\n09\n6\n3\n0\nOutput Voltage (V)Input Voltage (V)V = 15 V\nV = 9 VDD\nI PPA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c45\n/c87\n/c176VI\nVO\n0 0.5 11.5 2 2.5 3 3.5 4 4.5\nTime ( s) /c109Output Voltage (V)Input Voltage (V)\n0.050.1\n00.1\n0.05\n0\nVOVIV = 5 V\nV = 100 mVDD\nI PPA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c45\n/c87\n/c176\n20TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFigure 26.Inverting Large-Signal ResponseFigure 27.Inverting Small-Signal Response\nFigure 28.Crosstalk vsFrequency Figure 29.Shutdown Forward andReverse Isolation vs\nFrequency\nFigure 30.Shutdown Supply Current vsSupply Voltage Figure 31.Shutdown PinLeakage Current vsShutdown\nPinVoltage\n/c4540/c4520 0 20 40 60 80 100 120 140 160 180\nTime ( s) /c10910\n8\n6\n4\n2\n0\n1\n0.75\n0.5\n0.25\n0\n0.25/c457.5\n6\n4.5\n3\n1.5\n0\n1.5/c45Shutdown Pulse (V)\nOutput  Voltage (V)\nSupply Current (mA/Ch)V = 15 V\nV =DD\nIA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c87\nV /2DD\n/c176\nVOSHDN\nIDD( = 0)SHDN\n/c452/c451 0 1 2 3 4 5 6 7 8 9 10\nTime ( s) /c1096\n5\n4\n3\n2\n1\n0\n1\n0.75\n0.5\n0.25\n0\n0.25/c452.5\n2\n1.5\n1\n0.5\n0\n0.5\n1/c45\n/c45Shutdown Pulse (V)\nOutput  Voltage (V)\nSupply Current (mA/Ch)VOV = 5 V\nV = V /2DD\nI DDA = 1\nR = 2 k\nC = 10 pF\nT = 25 CV\nL\nL\nA/c87\n/c176SHDN\nIDD( = 0)SHDN\n21TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFigure 32.Shutdown Supply Current andOutput Voltage\nvsTimeFigure 33.Shutdown Supply Current/output Voltage vs\nTime\nVBIAS1\nVBIAS2V +IN V/c45IN\nClass AB\nControl\nCircuitryVO\nV/c45\n(Ground)V+\nReference\nCurrent\nCopyright © 2016, Texas Instruments Incorporated\n22TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nTheTLV237x single-supply CMOS operational amplifiers provide rail-to-rail input andoutput capability with\n3-MHz bandwidth. Consuming only 550μAtheTLV237x istheperfect choice forportable andbattery-operated\napplications. The maximum recommended supply voltage is16V,which allows thedevices tobeoperated from\n(±8-Vsupplies down to±1.35 V)avariety ofrechargeable cells. The rail-to-rail inputs with high input impedance\nmake theTLV237x ideal forsensor signal-conditioning applications.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Rail-to-Rail Input Operation\nThe TLV237x input stage consists oftwodifferential transistor pairs, NMOS andPMOS, thatoperate together to\nachieve rail-to-rail input operation. The transition point between these two pairs can beseen inFigure 2,\nFigure 3,and Figure 4fora2.7-V, 5-V, and 15-V supply. Asthecommon-mode input voltage approaches the\npositive supply rail,theinput pair switches from thePMOS differential pair totheNMOS differential pair. This\ntransition occurs approximately 1.35 Vfrom thepositive railand results inachange inoffset voltage due to\ndifferent device characteristics between theNMOS and PMOS pairs. Iftheinput signal tothedevice islarge\nenough toswing between both rails, this transition results inareduction incommon-mode rejection ratio\n(CMRR). Iftheinput signal does notswing between both rails, itisbest tobias thesignal intheregion where\nonly oneinput pairisactive. This istheregion inFigure 2through Figure 4where theoffset voltage varies slightly\nacross theinput range andoptimal CMRR canbeachieved. This hasthegreatest impact when operating from a\n2.7-V supply voltage.\n8.3.2 Driving aCapacitive Load\nWhen theamplifier isconfigured inthismanner, capacitive loading directly ontheoutput decreases thedevice\nphase margin leading tohigh frequency ringing oroscillations. Therefore, forcapacitive loads ofgreater than\n10pF,TIrecommends thataresistor beplaced inseries (RNULL) with theoutput oftheamplifier, asshown in\nFigure 34.Aminimum value of20Ωshould work wellformost applications.\nVIVO\nC1+−RG RF\nR1VDD/2\n_3dB1f2 R1 C1/c61/c112\nO F\nI GV R 11V R 1 2 fR1 C1/c230 /c246 /c230 /c246/c61 /c43/c231 /c247 /c231 /c247/c43 /c112/c232 /c248 /c232 /c248\n+−+RG\nRSVIVOIIB/c45\nIIB+RF\nRS V = VOO IOR\nRF\nG1 +((/c177IIB+ RFR\nRF\nG1 +((/c177IIB/c45\n+−RF\nRNULL\nCLOADRG\nV /2DDInput\nOutput\n23TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 34.Driving aCapacitive Load\n8.3.3 Offset Voltage\nThe output offset voltage, (VOO) isthesum oftheinput offset voltage (VIO) and both input bias currents (IIB)\ntimes thecorresponding gains. Figure 35canbeused tocalculate theoutput offset voltage:\nFigure 35.Output Offset Voltage Model\n8.3.4 General Configurations\nWhen receiving low-level signals, limiting thebandwidth oftheincoming signals intothesystem isoften required.\nThe simplest way toaccomplish thisistoplace anRCfilter atthenoninverting terminal oftheamplifier (see\nFigure 36).\nFigure 36.Single-Pole Low-Pass Filter\nIfeven more attenuation isneeded, amultiple pole filter isrequired. The Sallen-Key filter canbeused forthis\ntask. Forbest results, theamplifier must have abandwidth that is8to10times thefilter frequency bandwidth.\nFailure todothiscanresult inphase shift oftheamplifier.\nVI\nC2R2 R1C1\nRFRGR1 = R2 = R\nC1 = C2 = C\nQ = Peaking Factor\n(Butterworth Q = 0.707)\n_+\nVDD/2_3dB\nF\nG1f2 RC\nRR12Q/c61/c112\n/c61/c230 /c246/c45/c231 /c247/c232 /c248\n24TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 37.2-Pole Low-Pass Sallen-Key Filter\n8.3.5 Shutdown Function\nThree members oftheTLV237x family (TLV2370, TLV2373, and TLV2375) have ashutdown terminal for\nconserving battery lifeinportable applications. When theshutdown terminal istied low, thesupply current is\nreduced to25μA/channel, theamplifier isdisabled, and theoutputs areplaced inahigh impedance mode. To\nenable theamplifier, theshutdown terminal caneither beleftfloating orpulled high. When theshutdown terminal\nisleftfloating, take care toensure thatparasitic leakage current attheshutdown terminal does notinadvertently\nplace theoperational amplifier intoshutdown.\n8.4 Device Functional Modes\nThe TLV2371, TLV2372, andTLV2374 have asingle functional mode. These devices areoperational aslong as\nthepower-supply voltage isbetween 2.7V(±1.35 V)and16V(±8V).\nThe TLV2370, TLV2373, andTLV2375 arelikewise operational aslong asthepower-supply voltage isbetween\n2.7V(±1.35 V)and16V(±8V),additionally these devices also have ashutdown capability. When theshutdown\ncontrol pinisdriven below 0.8Vabove ground, thedevice isinshutdown. Iftheshutdown control pinvoltage is\ndriven togreater than 2Vabove ground, thedevice isinitsnormal operating mode. See Shutdown Function for\nadditional information regarding shutdown operation.\nV1.8A 3.60.5  \x10\x10\nOUT\nV\nINVAV \nVSUP+\n+VOUTRF\nVINRI\nVSUP-\nCopyright © 2016, Texas Instruments Incorporated\n25TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nWhen designing forlowpower, choose system components carefully. Tominimize current consumption, select\nlarge-value resistors. Anyresistors canreact with stray capacitance inthecircuit andtheinput capacitance ofthe\noperational amplifier. These parasitic RCcombinations can affect thestability oftheoverall system. Use ofa\nfeedback capacitor assures stability andlimits overshoot orgain peaking.\n9.2 Typical Application\nAtypical application foranoperational amplifier isaninverting amplifier, asshown inFigure 38.Aninverting\namplifier takes apositive voltage ontheinput and outputs asignal inverted totheinput, making anegative\nvoltage ofthesame magnitude. Inthesame manner, theamplifier also makes negative input voltages positive on\ntheoutput. Inaddition, amplification canbeadded byselecting theinput resistor RIandthefeedback resistor RF.\nFigure 38.Application Schematic\n9.2.1 Design Requirements\nThe supply voltage must bechosen tobelarger than theinput voltage range andthedesired output range. The\nlimits oftheinput common-mode range (VCM)and theoutput voltage swing totherails (VO)must also be\nconsidered. Forinstance, thisapplication scales asignal of±0.5V(1V)to±1.8V(3.6 V).Setting thesupply at\n±2.5Vissufficient toaccommodate thisapplication.\n9.2.2 Detailed Design Procedure\nDetermine thegain required bytheinverting amplifier using Equation 1andEquation 2:\n(1)\n(2)\nWhen thedesired gain isdetermined, choose avalue forRIorRF.Choosing avalue inthekΩrange isdesirable\nforgeneral-purpose applications because theamplifier circuit uses currents inthemilliamp range. This milliamp\ncurrent range ensures thedevice does notdraw toomuch current. Thetrade-off isthatvery large resistors (100s\nofkΩ)draw thesmallest current butgenerate thehighest noise. Very small resistors (100s ofΩ)generate low\nnoise butdraw high current. This example uses 10kΩforRI,meaning 36kΩisused forRF.These values are\ndetermined byEquation 3:\nTimeVoltage (V)\n-2-1.5-1-0.500.511.52\nInput\nOutput\nF\nV\nIRAR \x10\n26TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTypical Application (continued)\n(3)\n9.2.3 Application Curve\nFigure 39.Inverting Amplifier Input andOutput\nRG RF+\n±\nCopyright © 2016,\nTexas Instruments IncorporatedVIN\nVOUT\n27TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated10Power Supply Recommendations\nThe TLV237x family isspecified foroperation from 2.7Vto15V(±1.35 Vto±7.5V);many specifications apply\nfrom –40°Cto+125 °C.TheTypical Characteristics presents parameters thatcanexhibit significant variance with\nregard tooperating voltage ortemperature.\nCAUTION\nSupply voltages larger than 16Vcan permanently damage thedevice (see the\nAbsolute Maximum Ratings table).\nPlace 0.1-μFbypass capacitors close tothepower-supply pins toreduce errors coupling infrom noisy orhigh-\nimpedance power supplies. Formore detailed information onbypass capacitor placement; seeLayout .\n11Layout\n11.1 Layout Guidelines\nToachieve thelevels ofhigh performance oftheTLV237x, follow proper printed-circuit board design techniques.\nAgeneral setofguidelines isgiven inthefollowing.\n•Ground planes —TIhighly recommends using aground plane ontheboard toprovide allcomponents with a\nlowinductive ground connection. However, intheareas oftheamplifier inputs andoutput, theground plane\ncanberemoved tominimize thestray capacitance.\n•Proper power supply decoupling —Use a6.8-μFtantalum capacitor inparallel with a0.1-μFceramic capacitor\noneach supply terminal. Itmay bepossible toshare thetantalum among several amplifiers depending onthe\napplication, buta0.1-μFceramic capacitor should always beused onthesupply terminal ofevery amplifier.\nInaddition, the0.1-μFcapacitor must beplaced asclose aspossible tothesupply terminal. Asthisdistance\nincreases, theinductance intheconnecting trace makes thecapacitor less effective. The designer should\nstrive fordistances ofless than 0.1inches between thedevice power terminals andtheceramic capacitors.\n•Sockets —Sockets canbeused butarenotrecommended. The additional lead inductance inthesocket pins\nwilloften lead tostability problems. Surface-mount packages soldered directly totheprinted-circuit board is\nthebest implementation.\n•Short trace runs and compact part placements —Optimum high performance isachieved when stray series\ninductance has been minimized. Torealize this, thecircuit layout must bemade ascompact aspossible,\nthereby minimizing thelength ofalltrace runs. Pay particular attention totheinverting input oftheamplifier.\nItslength must bekept asshort aspossible. This helps tominimize stray capacitance attheinput ofthe\namplifier.\n•Surface-mount passive components —Using surface-mount passive components isrecommended forhigh\nperformance amplifier circuits forseveral reasons. First, because oftheextremely lowlead inductance of\nsurface-mount components, theproblem with stray series inductance isgreatly reduced. Second, thesmall\nsize ofsurface-mount components naturally leads toamore compact layout thereby minimizing both stray\ninductance andcapacitance. Ifleaded components areused, TIrecommends thatthelead lengths bekept as\nshort aspossible.\n11.2 Layout Example\nFigure 40.Schematic Representation\n/c4555/c4540/c4525/c4510 520 35 50 65 80 95 110 125\nTemperature ( C) /c1762\n1.75\n1.5\n1.25\n1\n0.75\n0.5\n0.25\n0Maximum Power Dissipation (W)SOT-23 Package\nLow-K Test PCB\n= 324/c113JA/c176C/WSOIC Package\nLow-K Test PCB\n= 176/c113JA/c176C/WPDIP Package\nLow-K Test PCB\n= 104/c113JA/c176C/W\nMSOP Package\nLow-K Test PCB\n= 260/c113JA/c176C/WT = 150 CJ /c176\nP =DT TMAX A\nJA/c45\n/c113\nN/C\n–IN\n+IN\nV–N/C\nV+\nOUTPUT\nN/CUse low-ESR, ceramic\nbypass capacitorGNDVS+Run the input traces\nas far away from\nthe supply lines\nas possiblePlace components\nclose to device and\nto eachother to\nreduce parasitic\nerrors\nGND\nVINRF\nGNDRG\nUse low-ESR,\nceramic bypass\ncapacitorVS–\nVOUT\nCopyright © 2016, Texas Instruments Incorporated\n28TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedLayout Example (continued)\nFigure 41.Operational Amplifier Board Layout forNoninverting Configuration\n11.3 Power Dissipation Considerations\nForagivenθJA,themaximum power dissipation isshown inFigure 42andiscalculated byEquation 4:\nwhere\n•PD=Maximum power dissipation ofTLV237x IC(watts)\n•TMAX=Absolute maximum junction temperature (150°C)\n•TA=Free-ambient airtemperature (°C)\n•θJA=θJC(Thermal coefficient from junction tocase) +θCA(Thermal coefficient from case toambient air(°C/W))\n(4)\nResults arewith noairflow andusing JEDEC Standard Low-K testPCB.\nFigure 42.Maximum Power Dissipation vsFree-Air Temperature\n29TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nwww.ti.com SLOS270F –MARCH 2001 –REVISED AUGUST 2016\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\nEVM Selection Guide (SLOU060)\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTLV2370 Click here Click here Click here Click here Click here\nTLV2371 Click here Click here Click here Click here Click here\nTLV2372 Click here Click here Click here Click here Click here\nTLV2373 Click here Click here Click here Click here Click here\nTLV2374 Click here Click here Click here Click here Click here\nTLV2375 Click here Click here Click here Click here Click here\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n30TLV2370 ,TLV2371 ,TLV2372\nTLV2373 ,TLV2374 ,TLV2375\nSLOS270F –MARCH 2001 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: TLV2370 TLV2371 TLV2372 TLV2373 TLV2374 TLV2375Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jul-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV2370ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2370ISamples\nTLV2370IDBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBFISamples\nTLV2370IDBVRG4 LIFEBUY SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBFI\nTLV2370IDBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBFISamples\nTLV2370IDBVTG4 LIFEBUY SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBFI\nTLV2370IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2370ISamples\nTLV2370IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2370ISamples\nTLV2371ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2371ISamples\nTLV2371IDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBGISamples\nTLV2371IDBVRG4 LIFEBUY SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBGI\nTLV2371IDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBGISamples\nTLV2371IDBVTG4 LIFEBUY SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VBGI\nTLV2371IDG4 LIFEBUY SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2371I\nTLV2371IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2371ISamples\nTLV2371IDRG4 LIFEBUY SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2371I\nTLV2371IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2371ISamples\nTLV2371IPE4 LIFEBUY PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2371I\nTLV2372ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2372ISamples\nTLV2372IDGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 APGSamples\nTLV2372IDGKG4 LIFEBUY VSSOP DGK 880RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 APG\nTLV2372IDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 APGSamples\nTLV2372IDGKRG4 LIFEBUY VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 APG\nTLV2372IDR ACTIVE SOIC D82500RoHS & Green Call TI | NIPDAU Level-1-260C-UNLIM -40 to 125 2372ISamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jul-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV2372IDRG4 LIFEBUY SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2372I\nTLV2372IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2372ISamples\nTLV2372IPE4 LIFEBUY PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2372I\nTLV2373ID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2373ISamples\nTLV2373IDGS ACTIVE VSSOP DGS 1080RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 APISamples\nTLV2373IDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 APISamples\nTLV2373IDGSRG4 LIFEBUY VSSOP DGS 102500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 API\nTLV2373IDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2373ISamples\nTLV2373IN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 TLV2373ISamples\nTLV2374ID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374ISamples\nTLV2374IDG4 LIFEBUY SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374I\nTLV2374IDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374ISamples\nTLV2374IN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2374ISamples\nTLV2374IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374ISamples\nTLV2374IPWG4 LIFEBUY TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374I\nTLV2374IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374ISamples\nTLV2374IPWRG4 LIFEBUY TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2374I\nTLV2375ID ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2375ISamples\nTLV2375IDR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2375ISamples\nTLV2375IN ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 2375ISamples\nTLV2375IPW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2375ISamples\nTLV2375IPWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2375ISamples\nTLV2375IPWRG4 LIFEBUY TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2375I\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jul-2023\n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TLV2371, TLV2372, TLV2374 :\n•Automotive : TLV2371-Q1 , TLV2372-Q1 , TLV2374-Q1\n•Enhanced Product : TLV2371-EP , TLV2374-EP\n NOTE: Qualified Version Definitions:\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jul-2023\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV2370IDBVR SOT-23 DBV 63000 180.0 9.03.153.21.44.08.0 Q3\nTLV2370IDBVT SOT-23 DBV 6250 180.0 9.03.153.21.44.08.0 Q3\nTLV2370IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLV2371IDBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTLV2371IDBVT SOT-23 DBV 5250 178.0 9.03.33.21.44.08.0 Q3\nTLV2371IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLV2372IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTLV2372IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTLV2372IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLV2373IDGSR VSSOP DGS 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTLV2373IDGSR VSSOP DGS 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTLV2373IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLV2374IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLV2374IPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTLV2375IDR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nTLV2375IPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV2370IDBVR SOT-23 DBV 63000 182.0 182.0 20.0\nTLV2370IDBVT SOT-23 DBV 6250 182.0 182.0 20.0\nTLV2370IDR SOIC D 82500 340.5 336.1 25.0\nTLV2371IDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTLV2371IDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTLV2371IDR SOIC D 82500 340.5 336.1 25.0\nTLV2372IDGKR VSSOP DGK 82500 358.0 335.0 35.0\nTLV2372IDGKR VSSOP DGK 82500 364.0 364.0 27.0\nTLV2372IDR SOIC D 82500 340.5 336.1 25.0\nTLV2373IDGSR VSSOP DGS 102500 358.0 335.0 35.0\nTLV2373IDGSR VSSOP DGS 102500 364.0 364.0 27.0\nTLV2373IDR SOIC D 142500 340.5 336.1 32.0\nTLV2374IDR SOIC D 142500 340.5 336.1 32.0\nTLV2374IPWR TSSOP PW 142000 356.0 356.0 35.0\nTLV2375IDR SOIC D 162500 340.5 336.1 32.0\nTLV2375IPWR TSSOP PW 162000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTLV2370ID D SOIC 8 75 507 8 3940 4.32\nTLV2370IP P PDIP 8 50 506 13.97 11230 4.32\nTLV2371ID D SOIC 8 75 507 8 3940 4.32\nTLV2371IDG4 D SOIC 8 75 507 8 3940 4.32\nTLV2371IP P PDIP 8 50 506 13.97 11230 4.32\nTLV2371IPE4 P PDIP 8 50 506 13.97 11230 4.32\nTLV2372ID D SOIC 8 75 507 8 3940 4.32\nTLV2372IDGK DGK VSSOP 8 80 330 6.55 500 2.88\nTLV2372IDGKG4 DGK VSSOP 8 80 330 6.55 500 2.88\nTLV2372IP P PDIP 8 50 506 13.97 11230 4.32\nTLV2372IPE4 P PDIP 8 50 506 13.97 11230 4.32\nTLV2373ID D SOIC 14 50 507 8 3940 4.32\nTLV2373IDGS DGS VSSOP 10 80 330 6.55 500 2.88\nTLV2373IN N PDIP 14 25 506 13.97 11230 4.32\nTLV2374ID D SOIC 14 50 507 8 3940 4.32\nTLV2374IDG4 D SOIC 14 50 507 8 3940 4.32\nTLV2374IN N PDIP 14 25 506 13.97 11230 4.32\nTLV2374IPW PW TSSOP 14 90 530 10.2 3600 3.5\nTLV2374IPWG4 PW TSSOP 14 90 530 10.2 3600 3.5\nTLV2375ID D SOIC 16 40 507 8 3940 4.32\nTLV2375IN N PDIP 16 25 506 13.97 11230 4.32\nTLV2375IPW PW TSSOP 16 90 530 10.2 3600 3.5\nPack Materials-Page 3\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/G   03/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### TLV2370IDBVR - Texas Instruments Operational Amplifier

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage Range: 2.7V to 16V (Single Supply)
  - Maximum Recommended Supply Voltage: 16V

- **Current Ratings:**
  - Supply Current: 550 µA/channel (typical)
  - Shutdown Current: 25 µA/channel (typical)

- **Power Consumption:**
  - Power consumption is primarily determined by the supply current, which is 550 µA/channel during normal operation.

- **Operating Temperature Range:**
  - -40°C to +125°C (Industrial Grade)

- **Package Type:**
  - Available in multiple packages including:
    - 6-Pin SOT-23 (DBV)
    - 8-Pin SOIC (D)
    - 14-Pin PDIP (P)

- **Special Features:**
  - Rail-to-Rail Input and Output
  - Low-Power Shutdown Mode
  - High Slew Rate: 2.4 V/µs
  - Input Noise Voltage: 39 nV/√Hz
  - Input Bias Current: 1 pA
  - Moisture Sensitive Level: MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The TLV2370IDBVR is a single-supply operational amplifier designed for low-power applications. It features rail-to-rail input and output capabilities, allowing it to operate effectively across a wide range of input and output voltages. The device is optimized for battery-powered applications, consuming only 550 µA per channel during operation and as low as 25 µA in shutdown mode. The operational amplifier is suitable for various applications due to its high bandwidth of 3 MHz and a slew rate of 2.4 V/µs.

#### Typical Applications:
- **White Goods:** Used in household appliances for signal conditioning and control.
- **Handheld Test Equipment:** Ideal for portable measurement devices due to low power consumption.
- **Portable Blood Glucose Systems:** Utilized in medical devices for accurate signal processing.
- **Remote Sensing:** Suitable for applications requiring high precision in sensor data acquisition.
- **Active Filters:** Employed in audio and signal processing applications.
- **Industrial Automation:** Used in control systems for monitoring and automation tasks.
- **Battery-Powered Electronics:** Perfect for devices that require efficient power management.

This operational amplifier is a versatile component that can be integrated into various electronic designs, particularly where low power consumption and high performance are critical.