
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197618    0.000556    0.958524 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007491    0.080375    0.130297    1.088822 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080375    0.000226    1.089047 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007025    0.108325    0.125431    1.214478 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.108325    0.000419    1.214898 ^ _239_/B (sg13g2_and3_1)
     1    0.007237    0.048567    0.154299    1.369197 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048574    0.000533    1.369730 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005507    0.079647    0.079464    1.449194 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.079648    0.000683    1.449877 v output4/A (sg13g2_buf_2)
     1    0.083809    0.137157    0.188578    1.638455 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137654    0.006801    1.645256 v sine_out[0] (out)
                                              1.645256   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.645256   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204744   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
