#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 31 12:35:55 2019
# Process ID: 2691
# Current directory: /home/federico/Desktop/proyecto-entrega-2-grupo-9
# Command line: vivado
# Log file: /home/federico/Desktop/proyecto-entrega-2-grupo-9/vivado.log
# Journal file: /home/federico/Desktop/proyecto-entrega-2-grupo-9/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Joaquin Camus/Documents/Progra/U/ArquiComputadores/proyecto-entrega-2-grupo-9/Entrega2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6169.121 ; gain = 86.816 ; free physical = 792 ; free virtual = 4703
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Thu Oct 31 12:38:04 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Oct 31 12:40:08 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Oct 31 12:41:02 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
launch_runs impl_1
[Thu Oct 31 12:42:07 2019] Launched impl_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 31 12:43:43 2019] Launched impl_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A38012A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183735717A
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 31 12:56:31 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
[Thu Oct 31 12:56:31 2019] Launched impl_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0,020000 secs | Memory: 0,413139 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00,02 ; elapsed = 00:00:00,04 . Memory (MB): peak = 8062.742 ; gain = 0.000 ; free physical = 639 ; free virtual = 3087
open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 8062.742 ; gain = 697.379 ; free physical = 780 ; free virtual = 3230
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 31 13:14:55 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
[Thu Oct 31 13:14:55 2019] Launched impl_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183735717A
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 31 13:21:55 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
[Thu Oct 31 13:21:55 2019] Launched impl_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 31 13:26:12 2019] Launched synth_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/synth_1/runme.log
[Thu Oct 31 13:26:12 2019] Launched impl_1...
Run output will be captured here: /home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/federico/Desktop/proyecto-entrega-2-grupo-9/Entrega2/Entrega2.runs/impl_1/Principal.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
