Classic Timing Analyzer report for projetoVerilog
Wed Oct 16 18:34:38 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.649 ns                         ; reset                                  ; Controle:controle|RegWrite   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.251 ns                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] ; AluResult[30]                ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.096 ns                        ; reset                                  ; Controle:controle|RegDst[1]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 49.36 MHz ( period = 20.260 ns ) ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDR|Saida[4]               ; LoadSize:LS|LSControlOut[4]  ; clock      ; clock    ; 775          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                              ;            ;          ; 775          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 49.36 MHz ( period = 20.260 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.040 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 6.320 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.758 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 6.178 ns                ;
; N/A                                     ; 50.76 MHz ( period = 19.702 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 51.18 MHz ( period = 19.538 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 51.20 MHz ( period = 19.530 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.885 ns                ;
; N/A                                     ; 51.25 MHz ( period = 19.514 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 6.057 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.370 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 51.79 MHz ( period = 19.310 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 52.01 MHz ( period = 19.228 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.150 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 52.30 MHz ( period = 19.120 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 52.60 MHz ( period = 19.012 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.807 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 52.67 MHz ( period = 18.986 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 52.71 MHz ( period = 18.972 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 52.76 MHz ( period = 18.952 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 52.77 MHz ( period = 18.950 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 52.91 MHz ( period = 18.900 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 52.93 MHz ( period = 18.892 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.741 ns                ;
; N/A                                     ; 53.16 MHz ( period = 18.812 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 53.24 MHz ( period = 18.784 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.514 ns                ;
; N/A                                     ; 53.34 MHz ( period = 18.748 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.669 ns                ;
; N/A                                     ; 53.36 MHz ( period = 18.740 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 53.38 MHz ( period = 18.732 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.655 ns                ;
; N/A                                     ; 53.40 MHz ( period = 18.726 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.499 ns                ;
; N/A                                     ; 53.69 MHz ( period = 18.624 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.611 ns                ;
; N/A                                     ; 53.87 MHz ( period = 18.562 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 54.00 MHz ( period = 18.520 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 54.06 MHz ( period = 18.498 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 54.07 MHz ( period = 18.496 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.391 ns                ;
; N/A                                     ; 54.09 MHz ( period = 18.488 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 54.10 MHz ( period = 18.484 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 54.17 MHz ( period = 18.462 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 54.21 MHz ( period = 18.448 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 54.22 MHz ( period = 18.444 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.522 ns                ;
; N/A                                     ; 54.32 MHz ( period = 18.410 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 54.32 MHz ( period = 18.410 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 54.37 MHz ( period = 18.394 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 54.38 MHz ( period = 18.390 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.491 ns                ;
; N/A                                     ; 54.42 MHz ( period = 18.374 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 54.44 MHz ( period = 18.370 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 54.53 MHz ( period = 18.338 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 54.81 MHz ( period = 18.246 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 54.82 MHz ( period = 18.242 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.426 ns                ;
; N/A                                     ; 54.87 MHz ( period = 18.224 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.414 ns                ;
; N/A                                     ; 54.88 MHz ( period = 18.220 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 54.93 MHz ( period = 18.206 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 55.00 MHz ( period = 18.182 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.399 ns                ;
; N/A                                     ; 55.06 MHz ( period = 18.162 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 55.07 MHz ( period = 18.158 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.224 ns                ;
; N/A                                     ; 55.10 MHz ( period = 18.150 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.220 ns                ;
; N/A                                     ; 55.19 MHz ( period = 18.118 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 55.25 MHz ( period = 18.100 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 55.25 MHz ( period = 18.098 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 5.331 ns                ;
; N/A                                     ; 55.26 MHz ( period = 18.096 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.349 ns                ;
; N/A                                     ; 55.29 MHz ( period = 18.088 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 55.32 MHz ( period = 18.076 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; 55.33 MHz ( period = 18.072 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.160 ns                ;
; N/A                                     ; 55.37 MHz ( period = 18.060 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 55.50 MHz ( period = 18.018 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 55.55 MHz ( period = 18.002 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.295 ns                ;
; N/A                                     ; 55.57 MHz ( period = 17.994 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.303 ns                ;
; N/A                                     ; 55.65 MHz ( period = 17.970 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 55.77 MHz ( period = 17.932 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 55.80 MHz ( period = 17.920 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 55.84 MHz ( period = 17.908 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 55.84 MHz ( period = 17.908 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 55.85 MHz ( period = 17.904 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 55.87 MHz ( period = 17.898 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; 55.91 MHz ( period = 17.886 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 56.00 MHz ( period = 17.858 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 56.13 MHz ( period = 17.816 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 56.15 MHz ( period = 17.810 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.211 ns                ;
; N/A                                     ; 56.33 MHz ( period = 17.752 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 56.44 MHz ( period = 17.718 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 56.45 MHz ( period = 17.716 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 56.45 MHz ( period = 17.714 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.149 ns                ;
; N/A                                     ; 56.47 MHz ( period = 17.708 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 56.50 MHz ( period = 17.698 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.151 ns                ;
; N/A                                     ; 56.55 MHz ( period = 17.684 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.980 ns                ;
; N/A                                     ; 56.56 MHz ( period = 17.680 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.137 ns                ;
; N/A                                     ; 56.68 MHz ( period = 17.642 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 56.74 MHz ( period = 17.624 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.957 ns                ;
; N/A                                     ; 56.79 MHz ( period = 17.608 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; 56.82 MHz ( period = 17.598 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 56.83 MHz ( period = 17.596 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.093 ns                ;
; N/A                                     ; 56.83 MHz ( period = 17.596 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 5.081 ns                ;
; N/A                                     ; 56.87 MHz ( period = 17.584 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 56.95 MHz ( period = 17.560 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 56.99 MHz ( period = 17.548 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 57.08 MHz ( period = 17.520 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.061 ns                ;
; N/A                                     ; 57.08 MHz ( period = 17.520 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 5.061 ns                ;
; N/A                                     ; 57.10 MHz ( period = 17.514 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 57.16 MHz ( period = 17.496 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 57.16 MHz ( period = 17.496 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 57.27 MHz ( period = 17.460 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 57.34 MHz ( period = 17.440 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.004 ns                ;
; N/A                                     ; 57.37 MHz ( period = 17.430 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 57.37 MHz ( period = 17.430 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 57.43 MHz ( period = 17.412 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 57.45 MHz ( period = 17.406 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.846 ns                ;
; N/A                                     ; 57.56 MHz ( period = 17.374 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.982 ns                ;
; N/A                                     ; 57.56 MHz ( period = 17.372 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 57.56 MHz ( period = 17.372 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 57.64 MHz ( period = 17.348 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.812 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.809 ns                ;
; N/A                                     ; 57.71 MHz ( period = 17.328 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 57.72 MHz ( period = 17.324 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.970 ns                ;
; N/A                                     ; 57.82 MHz ( period = 17.294 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 57.94 MHz ( period = 17.258 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 58.05 MHz ( period = 17.228 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.915 ns                ;
; N/A                                     ; 58.11 MHz ( period = 17.210 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 58.11 MHz ( period = 17.208 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.885 ns                ;
; N/A                                     ; 58.13 MHz ( period = 17.204 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 58.19 MHz ( period = 17.186 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 58.19 MHz ( period = 17.186 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.697 ns                ;
; N/A                                     ; 58.19 MHz ( period = 17.184 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 58.28 MHz ( period = 17.160 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 58.29 MHz ( period = 17.156 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 58.30 MHz ( period = 17.152 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 58.35 MHz ( period = 17.138 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 58.35 MHz ( period = 17.138 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 58.36 MHz ( period = 17.134 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 58.40 MHz ( period = 17.122 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; 58.50 MHz ( period = 17.094 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 58.53 MHz ( period = 17.086 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 58.56 MHz ( period = 17.076 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.835 ns                ;
; N/A                                     ; 58.58 MHz ( period = 17.070 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.830 ns                ;
; N/A                                     ; 58.62 MHz ( period = 17.060 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 58.66 MHz ( period = 17.046 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 58.66 MHz ( period = 17.046 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 58.73 MHz ( period = 17.028 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 58.78 MHz ( period = 17.014 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.652 ns                ;
; N/A                                     ; 58.82 MHz ( period = 17.002 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 58.96 MHz ( period = 16.960 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 4.776 ns                ;
; N/A                                     ; 58.98 MHz ( period = 16.956 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 58.98 MHz ( period = 16.954 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 59.00 MHz ( period = 16.950 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; 59.00 MHz ( period = 16.950 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 59.02 MHz ( period = 16.942 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 4.760 ns                ;
; N/A                                     ; 59.05 MHz ( period = 16.934 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 59.06 MHz ( period = 16.932 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.763 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.738 ns                ;
; N/A                                     ; 59.23 MHz ( period = 16.882 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 59.32 MHz ( period = 16.858 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 59.42 MHz ( period = 16.828 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 59.43 MHz ( period = 16.826 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 59.43 MHz ( period = 16.826 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.808 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 59.55 MHz ( period = 16.794 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 59.58 MHz ( period = 16.784 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; 59.64 MHz ( period = 16.768 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 59.70 MHz ( period = 16.750 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 59.71 MHz ( period = 16.748 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; 59.71 MHz ( period = 16.748 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; 59.85 MHz ( period = 16.708 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 60.03 MHz ( period = 16.658 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 60.07 MHz ( period = 16.648 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 60.12 MHz ( period = 16.634 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.433 ns                ;
; N/A                                     ; 60.13 MHz ( period = 16.630 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 60.15 MHz ( period = 16.626 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 60.16 MHz ( period = 16.622 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 60.22 MHz ( period = 16.606 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.580 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.580 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 60.34 MHz ( period = 16.574 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.432 ns                ;
; N/A                                     ; 60.35 MHz ( period = 16.570 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 60.37 MHz ( period = 16.564 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 60.58 MHz ( period = 16.506 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.548 ns                ;
; N/A                                     ; 60.64 MHz ( period = 16.490 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 4.541 ns                ;
; N/A                                     ; 60.65 MHz ( period = 16.488 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 60.67 MHz ( period = 16.482 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 60.76 MHz ( period = 16.458 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 4.526 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.377 ns                ;
; N/A                                     ; 60.80 MHz ( period = 16.448 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 60.80 MHz ( period = 16.448 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 60.80 MHz ( period = 16.448 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 60.83 MHz ( period = 16.440 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 60.83 MHz ( period = 16.438 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.507 ns                ;
; N/A                                     ; 60.84 MHz ( period = 16.436 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.506 ns                ;
; N/A                                     ; 60.90 MHz ( period = 16.420 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.498 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 61.07 MHz ( period = 16.374 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 61.07 MHz ( period = 16.374 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 61.09 MHz ( period = 16.370 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 61.09 MHz ( period = 16.370 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; 61.30 MHz ( period = 16.312 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.450 ns                ;
; N/A                                     ; 61.33 MHz ( period = 16.304 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; 61.44 MHz ( period = 16.276 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 4.424 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; LoadSize:LS|LSControlOut[4]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; LoadSize:LS|LSControlOut[7]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; LoadSize:LS|LSControlOut[2]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; LoadSize:LS|LSControlOut[3]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; LoadSize:LS|LSControlOut[5]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; LoadSize:LS|LSControlOut[6]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; LoadSize:LS|LSControlOut[1]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; LoadSize:LS|LSControlOut[0]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[12]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[13]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; LoadSize:LS|LSControlOut[9]                ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; LoadSize:LS|LSControlOut[21]               ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; LoadSize:LS|LSControlOut[26]               ; clock      ; clock    ; None                       ; None                       ; 0.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; LoadSize:LS|LSControlOut[31]               ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[9]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[11]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; LoadSize:LS|LSControlOut[19]               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; LoadSize:LS|LSControlOut[22]               ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; LoadSize:LS|LSControlOut[30]               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; LoadSize:LS|LSControlOut[18]               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; LoadSize:LS|LSControlOut[20]               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[14]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; LoadSize:LS|LSControlOut[11]               ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; LoadSize:LS|LSControlOut[28]               ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; LoadSize:LS|LSControlOut[25]               ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; LoadSize:LS|LSControlOut[23]               ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; LoadSize:LS|LSControlOut[12]               ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[15]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[5]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[22]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[24]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[10]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; LoadSize:LS|LSControlOut[15]               ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; LoadSize:LS|LSControlOut[27]               ; clock      ; clock    ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[25]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; LoadSize:LS|LSControlOut[10]               ; clock      ; clock    ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[16]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; LoadSize:LS|LSControlOut[24]               ; clock      ; clock    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; LoadSize:LS|LSControlOut[17]               ; clock      ; clock    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[23]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[26]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[8]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; LoadSize:LS|LSControlOut[13]               ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[0]        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[20]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[21]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                         ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[14]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; LoadSize:LS|LSControlOut[16]               ; clock      ; clock    ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[29]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[23]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[27]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[4]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[0]                      ; LoadSize:LS|LSControlOut[31]               ; clock      ; clock    ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 1.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[1]                         ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[0]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[21]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; LoadSize:LS|LSControlOut[8]                ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[12]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[11]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                         ; MuxIorD:MuxIorD|MuxIorDOut[3]              ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[1]                      ; LoadSize:LS|LSControlOut[31]               ; clock      ; clock    ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[1]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|LSControl[0]                      ; LoadSize:LS|LSControlOut[27]               ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[13]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[2]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; LoadSize:LS|LSControlOut[14]               ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[1]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[0]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxIorD:MuxIorD|MuxIorDOut[5]              ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                         ; MuxIorD:MuxIorD|MuxIorDOut[7]              ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[7]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[2]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[6]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[20]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[22]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[1]                           ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[30]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[17]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[5]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[18]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[8]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[1]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[25]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[0]                           ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[2]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[2]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[0]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[0]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxIorD:MuxIorD|MuxIorDOut[3]              ; clock      ; clock    ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[2]         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[2]                           ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[1]         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluOp[2]                          ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[19]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------+----------+
; N/A   ; None         ; 5.649 ns   ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A   ; None         ; 5.468 ns   ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A   ; None         ; 5.368 ns   ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A   ; None         ; 5.368 ns   ; reset ; Controle:controle|estado[4]     ; clock    ;
; N/A   ; None         ; 5.039 ns   ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A   ; None         ; 4.965 ns   ; reset ; Controle:controle|AluOp[2]      ; clock    ;
; N/A   ; None         ; 4.965 ns   ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A   ; None         ; 4.965 ns   ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A   ; None         ; 4.965 ns   ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A   ; None         ; 4.965 ns   ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A   ; None         ; 4.937 ns   ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A   ; None         ; 4.780 ns   ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 4.780 ns   ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A   ; None         ; 4.722 ns   ; reset ; Controle:controle|PCSource[0]   ; clock    ;
; N/A   ; None         ; 4.722 ns   ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 4.722 ns   ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A   ; None         ; 4.699 ns   ; reset ; Controle:controle|AluSrcA[0]    ; clock    ;
; N/A   ; None         ; 4.698 ns   ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A   ; None         ; 4.698 ns   ; reset ; Controle:controle|MDRCtrl       ; clock    ;
; N/A   ; None         ; 4.698 ns   ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 4.698 ns   ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 4.698 ns   ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A   ; None         ; 4.547 ns   ; reset ; Controle:controle|PCSource[2]   ; clock    ;
; N/A   ; None         ; 4.547 ns   ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 4.547 ns   ; reset ; Controle:controle|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|AluSrcB[2]    ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|IorD[1]       ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|IorD[2]       ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|IorD[0]       ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|PCSource[1]   ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|LSControl[1]  ; clock    ;
; N/A   ; None         ; 4.322 ns   ; reset ; Controle:controle|LSControl[0]  ; clock    ;
; N/A   ; None         ; 3.739 ns   ; reset ; Controle:controle|PCWrite       ; clock    ;
; N/A   ; None         ; 3.727 ns   ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A   ; None         ; 3.587 ns   ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A   ; None         ; 3.566 ns   ; reset ; Controle:controle|estado[3]     ; clock    ;
+-------+--------------+------------+-------+---------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                           ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.251 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.000 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.886 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.681 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.635 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.616 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.597 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.491 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.479 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.440 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.384 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.365 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.352 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.343 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.339 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.332 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.306 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.270 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.264 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.251 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.247 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.215 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.190 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.189 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.184 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.180 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.171 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.138 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.126 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.111 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.088 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.075 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.065 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.051 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.046 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.029 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.018 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 15.013 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.996 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.995 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.981 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.964 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.962 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.961 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.947 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.933 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.899 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.882 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.882 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.878 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.870 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.863 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.860 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.856 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.850 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.844 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.824 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.819 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.819 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.802 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.800 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.786 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.770 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.752 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.739 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.736 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.717 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.708 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.703 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.700 ns  ; Registrador:B|Saida[1]                                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.694 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.690 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.680 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.677 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.671 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.668 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.668 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.666 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.654 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.645 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.633 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.614 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.610 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.606 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.602 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.594 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.593 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.591 ns  ; Registrador:A|Saida[1]                                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.585 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.565 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.564 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.561 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.545 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.542 ns  ; Controle:controle|AluOp[2]                                                                                     ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.541 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.532 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.532 ns  ; Controle:controle|AluOp[0]                                                                                     ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.530 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.530 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.517 ns  ; Controle:controle|AluSrcA[0]                                                                                   ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.508 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.504 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.495 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.492 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.487 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.475 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.475 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.474 ns  ; Controle:controle|AluSrcA[1]                                                                                   ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.471 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.455 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.452 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.443 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.438 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.424 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.424 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.413 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                                        ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.412 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.403 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.394 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                                        ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.375 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.369 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.365 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.363 ns  ; Controle:controle|AluOp[1]                                                                                     ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.358 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.356 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.348 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.345 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                                        ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.339 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.326 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]          ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.326 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                                        ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.321 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.319 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.317 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.316 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.307 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.302 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.288 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.285 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.280 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.279 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.276 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.276 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.270 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.262 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]                                                                        ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.251 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.243 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]                                                                        ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.239 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.228 ns  ; Registrador:PC|Saida[1]                                                                                        ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.220 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.218 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                                        ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.202 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                                        ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.196 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.193 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.193 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[12] ; clock      ;
; N/A                                     ; None                                                ; 14.192 ns  ; Registrador:A|Saida[7]                                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.176 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]          ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.159 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.150 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                                        ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.144 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.139 ns  ; Memoria:memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.137 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.136 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.135 ns  ; Registrador:B|Saida[0]                                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.133 ns  ; Registrador:A|Saida[0]                                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.130 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.123 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.116 ns  ; Registrador:B|Saida[7]                                                                                         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.113 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.107 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                         ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 14.100 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.093 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                                        ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.093 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.089 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                         ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.085 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.084 ns  ; Registrador:B|Saida[1]                                                                                         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.083 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.073 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                         ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.070 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.067 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]                                                                        ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.066 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                         ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.065 ns  ; Registrador:B|Saida[1]                                                                                         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.051 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                                        ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.042 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                                        ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.040 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                                        ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.033 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                         ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.032 ns  ; Registrador:B|Saida[1]                                                                                         ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.028 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                                        ; AluResult[24] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; N/A           ; None        ; -3.096 ns ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -3.096 ns ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A           ; None        ; -3.096 ns ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A           ; None        ; -3.295 ns ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A           ; None        ; -3.295 ns ; reset ; Controle:controle|MDRCtrl       ; clock    ;
; N/A           ; None        ; -3.295 ns ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -3.295 ns ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -3.295 ns ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A           ; None        ; -3.310 ns ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A           ; None        ; -3.327 ns ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A           ; None        ; -3.327 ns ; reset ; Controle:controle|estado[3]     ; clock    ;
; N/A           ; None        ; -3.327 ns ; reset ; Controle:controle|estado[4]     ; clock    ;
; N/A           ; None        ; -3.327 ns ; reset ; Controle:controle|AluSrcA[0]    ; clock    ;
; N/A           ; None        ; -3.334 ns ; reset ; Controle:controle|PCSource[2]   ; clock    ;
; N/A           ; None        ; -3.334 ns ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -3.334 ns ; reset ; Controle:controle|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -3.348 ns ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A           ; None        ; -3.348 ns ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A           ; None        ; -3.478 ns ; reset ; Controle:controle|AluOp[2]      ; clock    ;
; N/A           ; None        ; -3.478 ns ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A           ; None        ; -3.478 ns ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A           ; None        ; -3.478 ns ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A           ; None        ; -3.478 ns ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|AluSrcB[2]    ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|IorD[1]       ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|IorD[2]       ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|IorD[0]       ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|PCSource[1]   ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|LSControl[1]  ; clock    ;
; N/A           ; None        ; -3.480 ns ; reset ; Controle:controle|LSControl[0]  ; clock    ;
; N/A           ; None        ; -3.488 ns ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A           ; None        ; -3.500 ns ; reset ; Controle:controle|PCWrite       ; clock    ;
; N/A           ; None        ; -3.509 ns ; reset ; Controle:controle|PCSource[0]   ; clock    ;
; N/A           ; None        ; -3.509 ns ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -3.509 ns ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A           ; None        ; -3.633 ns ; reset ; Controle:controle|RegWrite      ; clock    ;
+---------------+-------------+-----------+-------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Oct 16 18:34:38 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[0]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[1]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[2]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[3]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[4]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[5]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[6]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[7]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[2]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[1]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[0]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[4]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[3]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[0]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[1]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[1]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[4]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[5]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[7]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[24]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[2]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[25]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[26]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[27]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[28]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[29]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[30]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[31]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[16]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[17]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[18]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[19]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[20]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[21]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[22]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[15]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[11]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[13]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[12]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[9]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Controle:controle|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:controle|LSControl[1]" as buffer
    Info: Detected gated clock "LoadSize:LS|Mux24~0" as buffer
    Info: Detected gated clock "MuxRegDst:MuxRegDst|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[2]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[1]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[0]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[2]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[3]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[1]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[0]" as buffer
    Info: Detected gated clock "MuxMemToReg:MuxMemToReg|Mux32~0" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:controle|PCSource[1]" as buffer
    Info: Detected gated clock "MuxAluSrcB:MuxAluSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[0]" as buffer
    Info: Detected gated clock "MuxIorD:MuxIorD|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[0]" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[2]" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[1]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[2]" as buffer
Info: Clock "clock" has Internal fmax of 49.36 MHz between source register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" and destination register "Registrador:AluOut|Saida[31]" (period= 20.26 ns)
    Info: + Longest register to register delay is 6.428 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
        Info: 2: + IC(0.379 ns) + CELL(0.053 ns) = 0.432 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 5; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.232 ns) + CELL(0.053 ns) = 0.717 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[1]~37'
        Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 1.251 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[2]~66'
        Info: 5: + IC(0.329 ns) + CELL(0.154 ns) = 1.734 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[4]~7DUPLICATE'
        Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[6]~10'
        Info: 7: + IC(0.322 ns) + CELL(0.053 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[10]~16DUPLICATE'
        Info: 8: + IC(0.323 ns) + CELL(0.154 ns) = 2.952 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[14]~22DUPLICATE'
        Info: 9: + IC(0.358 ns) + CELL(0.346 ns) = 3.656 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[18]~27'
        Info: 10: + IC(0.599 ns) + CELL(0.228 ns) = 4.483 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[20]~30'
        Info: 11: + IC(0.199 ns) + CELL(0.053 ns) = 4.735 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~33'
        Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 4.999 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~34'
        Info: 13: + IC(0.275 ns) + CELL(0.346 ns) = 5.620 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[27]~35'
        Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.900 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[29]~36'
        Info: 15: + IC(0.320 ns) + CELL(0.053 ns) = 6.273 ns; Loc. = LCCOMB_X21_Y16_N2; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 16: + IC(0.000 ns) + CELL(0.155 ns) = 6.428 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 2; REG Node = 'Registrador:AluOut|Saida[31]'
        Info: Total cell delay = 2.180 ns ( 33.91 % )
        Info: Total interconnect delay = 4.248 ns ( 66.09 % )
    Info: - Smallest clock skew is -3.612 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 2; REG Node = 'Registrador:AluOut|Saida[31]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: - Longest clock path from clock "clock" to source register is 6.084 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X17_Y8_N3; Fanout = 20; REG Node = 'Controle:controle|AluSrcB[1]'
            Info: 3: + IC(0.360 ns) + CELL(0.346 ns) = 3.586 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
            Info: 4: + IC(1.542 ns) + CELL(0.000 ns) = 5.128 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
            Info: Total cell delay = 1.965 ns ( 32.30 % )
            Info: Total interconnect delay = 4.119 ns ( 67.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDR|Saida[4]" and destination pin or register "LoadSize:LS|LSControlOut[4]" for clock "clock" (Hold time is 3.216 ns)
    Info: + Largest clock skew is 3.643 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.127 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X17_Y8_N5; Fanout = 25; REG Node = 'Controle:controle|LSControl[1]'
            Info: 3: + IC(0.622 ns) + CELL(0.228 ns) = 3.730 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 1; COMB Node = 'LoadSize:LS|Mux24~0'
            Info: 4: + IC(1.440 ns) + CELL(0.000 ns) = 5.170 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'LoadSize:LS|Mux24~0clkctrl'
            Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 6.127 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; REG Node = 'LoadSize:LS|LSControlOut[4]'
            Info: Total cell delay = 1.847 ns ( 30.15 % )
            Info: Total interconnect delay = 4.280 ns ( 69.85 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 1; REG Node = 'Registrador:MDR|Saida[4]'
            Info: Total cell delay = 1.472 ns ( 59.26 % )
            Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 1; REG Node = 'Registrador:MDR|Saida[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; REG Node = 'LoadSize:LS|LSControlOut[4]'
        Info: Total cell delay = 0.333 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:controle|RegWrite" (data pin = "reset", clock pin = "clock") is 5.649 ns
    Info: + Longest pin to register delay is 8.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 45; PIN Node = 'reset'
        Info: 2: + IC(5.429 ns) + CELL(0.272 ns) = 6.565 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 2; COMB Node = 'Controle:controle|RegWrite~5'
        Info: 3: + IC(0.706 ns) + CELL(0.746 ns) = 8.017 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 32; REG Node = 'Controle:controle|RegWrite'
        Info: Total cell delay = 1.882 ns ( 23.48 % )
        Info: Total interconnect delay = 6.135 ns ( 76.52 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 32; REG Node = 'Controle:controle|RegWrite'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" is 16.251 ns
    Info: + Longest clock path from clock "clock" to source register is 6.084 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X17_Y8_N3; Fanout = 20; REG Node = 'Controle:controle|AluSrcB[1]'
        Info: 3: + IC(0.360 ns) + CELL(0.346 ns) = 3.586 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
        Info: 4: + IC(1.542 ns) + CELL(0.000 ns) = 5.128 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
        Info: Total cell delay = 1.965 ns ( 32.30 % )
        Info: Total interconnect delay = 4.119 ns ( 67.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]'
        Info: 2: + IC(0.379 ns) + CELL(0.053 ns) = 0.432 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 5; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.232 ns) + CELL(0.053 ns) = 0.717 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[1]~37'
        Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 1.251 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[2]~66'
        Info: 5: + IC(0.329 ns) + CELL(0.154 ns) = 1.734 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[4]~7DUPLICATE'
        Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[6]~10'
        Info: 7: + IC(0.322 ns) + CELL(0.053 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[10]~16DUPLICATE'
        Info: 8: + IC(0.323 ns) + CELL(0.154 ns) = 2.952 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[14]~22DUPLICATE'
        Info: 9: + IC(0.358 ns) + CELL(0.346 ns) = 3.656 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[18]~27'
        Info: 10: + IC(0.599 ns) + CELL(0.228 ns) = 4.483 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[20]~30'
        Info: 11: + IC(0.199 ns) + CELL(0.053 ns) = 4.735 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~33'
        Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 4.999 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~34'
        Info: 13: + IC(0.275 ns) + CELL(0.346 ns) = 5.620 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[27]~35'
        Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.900 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[29]~36'
        Info: 15: + IC(0.212 ns) + CELL(0.053 ns) = 6.165 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 2; COMB Node = 'Ula32:Alu|Mux1~1'
        Info: 16: + IC(1.868 ns) + CELL(2.134 ns) = 10.167 ns; Loc. = PIN_J19; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 4.159 ns ( 40.91 % )
        Info: Total interconnect delay = 6.008 ns ( 59.09 % )
Info: th for register "Controle:controle|MemToReg[1]" (data pin = "reset", clock pin = "clock") is -3.096 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(1.313 ns) + CELL(0.618 ns) = 2.785 ns; Loc. = LCFF_X15_Y8_N5; Fanout = 53; REG Node = 'Controle:controle|MemToReg[1]'
        Info: Total cell delay = 1.472 ns ( 52.85 % )
        Info: Total interconnect delay = 1.313 ns ( 47.15 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.030 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 45; PIN Node = 'reset'
        Info: 2: + IC(4.663 ns) + CELL(0.503 ns) = 6.030 ns; Loc. = LCFF_X15_Y8_N5; Fanout = 53; REG Node = 'Controle:controle|MemToReg[1]'
        Info: Total cell delay = 1.367 ns ( 22.67 % )
        Info: Total interconnect delay = 4.663 ns ( 77.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Wed Oct 16 18:34:39 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


