$date
	Thu Mar 28 22:10:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not4bit_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$scope module a1 $end
$var wire 4 # a [3:0] $end
$var wire 4 $ out [3:0] $end
$scope module a1 $end
$var wire 1 % a $end
$var wire 1 & out $end
$upscope $end
$scope module a2 $end
$var wire 1 ' a $end
$var wire 1 ( out $end
$upscope $end
$scope module a3 $end
$var wire 1 ) a $end
$var wire 1 * out $end
$upscope $end
$scope module a4 $end
$var wire 1 + a $end
$var wire 1 , out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
1+
1*
0)
0(
1'
1&
0%
b101 $
b1010 #
b1010 "
b101 !
$end
#1
0&
1(
b1110 !
b1110 $
1,
1%
0'
0+
b1 "
b1 #
#2
1&
0(
b1001 !
b1001 $
0*
0%
1'
1)
b110 "
b110 #
#3
