# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:01 on May 31,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 16:37:01 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:01 on May 31,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 16:37:01 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work grid_testbench 
# Start time: 16:37:01 on May 31,2024
# Loading sv_std.std
# Loading work.grid_testbench
# Loading work.grid
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Pattern count after vertical blinker:  0
# Pattern count after horizontal blinker:  0
# Pattern count after both blinkers:  0
# ** Note: $stop    : ./grid.sv(276)
#    Time: 15450 ps  Iteration: 1  Instance: /grid_testbench
# Break in Module grid_testbench at ./grid.sv line 276
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:12 on May 31,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 16:38:12 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:12 on May 31,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 16:38:12 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:38:17 on May 31,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work grid_testbench 
# Start time: 16:38:17 on May 31,2024
# Loading sv_std.std
# Loading work.grid_testbench
# Loading work.grid
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Pattern count after vertical to horizontal blinker:  0
# ** Note: $stop    : ./grid.sv(106)
#    Time: 1550 ps  Iteration: 1  Instance: /grid_testbench
# Break in Module grid_testbench at ./grid.sv line 106
# End time: 16:42:25 on May 31,2024, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
