Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 11 21:52:37 2024
| Host         : WFXB07B250A366D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file guitar_effects_design_wrapper_timing_summary_routed.rpt -pb guitar_effects_design_wrapper_timing_summary_routed.pb -rpx guitar_effects_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : guitar_effects_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  3           
TIMING-16  Warning   Large setup violation         1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.808    -3502.715                   3582                33064        0.020        0.000                      0                33064        3.750        0.000                       0                 14062  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.808    -3502.715                   3582                32968        0.020        0.000                      0                32968        3.750        0.000                       0                 14062  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.709        0.000                      0                   96        0.624        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3582  Failing Endpoints,  Worst Slack       -3.808ns,  Total Violation    -3502.715ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.831ns  (logic 9.658ns (75.272%)  route 3.173ns (24.728%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.471    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[3]
                         net (fo=1, routed)           1.226    16.009    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[40]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.632    12.201    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 9.679ns (75.659%)  route 3.114ns (24.341%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.471    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.805 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[1]
                         net (fo=1, routed)           1.167    15.971    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[38]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.629    12.204    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -15.971    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.748ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 9.681ns (75.767%)  route 3.096ns (24.233%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.471    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.585    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_2_n_8
    SLICE_X101Y42        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.807 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_1/O[0]
                         net (fo=1, routed)           1.149    15.956    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[41]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625    12.208    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                 -3.748    

Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.915ns  (logic 9.848ns (76.253%)  route 3.067ns (23.747%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.879     3.173    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.379 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.381    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.094 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.096    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    10.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4/P[19]
                         net (fo=2, routed)           1.248    11.862    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4_n_94
    SLICE_X98Y28         LUT3 (Prop_lut3_I1_O)        0.148    12.010 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_23/O
                         net (fo=2, routed)           0.857    12.867    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_23_n_8
    SLICE_X98Y28         LUT4 (Prop_lut4_I3_O)        0.328    13.195 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_27/O
                         net (fo=1, routed)           0.000    13.195    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_27_n_8
    SLICE_X98Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.728 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.728    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.845    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.079 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.079    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.196 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.196    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.313 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.313    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.430 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.547 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.547    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.664 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.664    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.781 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.781    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_3_n_8
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.898 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.898    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_2_n_8
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.130 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_1/O[0]
                         net (fo=12, routed)          0.958    16.087    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout_0[48]
    DSP48_X4Y17          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.715    12.894    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.230    13.124    
                         clock uncertainty           -0.154    12.969    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.621    12.348    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 9.544ns (75.050%)  route 3.173ns (24.950%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.670 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/O[3]
                         net (fo=1, routed)           1.226    15.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[36]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.632    12.201    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.666ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.692ns  (logic 9.584ns (75.510%)  route 3.108ns (24.490%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.471    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.710 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[2]
                         net (fo=1, routed)           1.161    15.871    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[39]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.628    12.205    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                 -3.666    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.678ns  (logic 9.565ns (75.446%)  route 3.113ns (24.554%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.691 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/O[1]
                         net (fo=1, routed)           1.166    15.856    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[34]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.629    12.204    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -15.856    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (VIOLATED) :        -3.634ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.663ns  (logic 9.567ns (75.549%)  route 3.096ns (24.451%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.885     3.179    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.385 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.387    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__5_n_114
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.100 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__6_n_114
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.620 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[38]
                         net (fo=2, routed)           1.254    11.873    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7_n_75
    SLICE_X101Y31        LUT3 (Prop_lut3_I2_O)        0.154    12.027 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39/O
                         net (fo=2, routed)           0.690    12.717    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_39_n_8
    SLICE_X101Y31        LUT4 (Prop_lut4_I3_O)        0.327    13.044 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43/O
                         net (fo=1, routed)           0.000    13.044    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_43_n_8
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.445    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_5_n_8
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.559    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_4_n_8
    SLICE_X101Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.673    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_3_n_8
    SLICE_X101Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.787    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_2_n_8
    SLICE_X101Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.901    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3_i_1_n_8
    SLICE_X101Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.015 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.015    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_4_n_8
    SLICE_X101Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.129    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_3_n_8
    SLICE_X101Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.243    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_2_n_8
    SLICE_X101Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1_i_1_n_8
    SLICE_X101Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.471    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_3_n_8
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.693 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout_i_2/O[0]
                         net (fo=1, routed)           1.149    15.842    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout[37]
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.693    12.872    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/CLK
                         clock pessimism              0.115    12.987    
                         clock uncertainty           -0.154    12.833    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.625    12.208    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -15.842    
  -------------------------------------------------------------------
                         slack                                 -3.634    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_CS_fsm_reg[6]_psdsp_20/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.920ns  (logic 9.836ns (76.127%)  route 3.084ns (23.873%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.879     3.173    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.379 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.381    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.094 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.096    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    10.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4/P[19]
                         net (fo=2, routed)           1.248    11.862    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4_n_94
    SLICE_X98Y28         LUT3 (Prop_lut3_I1_O)        0.148    12.010 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_23/O
                         net (fo=2, routed)           0.857    12.867    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_23_n_8
    SLICE_X98Y28         LUT4 (Prop_lut4_I3_O)        0.328    13.195 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_27/O
                         net (fo=1, routed)           0.000    13.195    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_27_n_8
    SLICE_X98Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.728 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.728    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.845    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.079 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.079    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.196 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.196    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.313 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.313    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.430 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.547 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.547    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.664 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.664    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.781 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.781    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_3_n_8
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.118 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_2/O[1]
                         net (fo=12, routed)          0.975    16.093    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I52[45]
    SLICE_X99Y52         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_CS_fsm_reg[6]_psdsp_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.609    12.788    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X99Y52         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_CS_fsm_reg[6]_psdsp_20/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X99Y52         FDRE (Setup_fdre_C_D)       -0.249    12.500    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_CS_fsm_reg[6]_psdsp_20
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -16.093    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -3.587ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 9.830ns (77.096%)  route 2.920ns (22.904%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.879     3.173    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.379 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.381    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_n_114
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.094 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.096    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__3_n_114
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    10.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4/P[19]
                         net (fo=2, routed)           1.248    11.862    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4_n_94
    SLICE_X98Y28         LUT3 (Prop_lut3_I1_O)        0.148    12.010 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_23/O
                         net (fo=2, routed)           0.857    12.867    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_23_n_8
    SLICE_X98Y28         LUT4 (Prop_lut4_I3_O)        0.328    13.195 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_27/O
                         net (fo=1, routed)           0.000    13.195    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_27_n_8
    SLICE_X98Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.728 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.728    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_3_n_8
    SLICE_X98Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.845    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_2_n_8
    SLICE_X98Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__2_i_1_n_8
    SLICE_X98Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.079 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.079    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_5_n_8
    SLICE_X98Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.196 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.196    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_4_n_8
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.313 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.313    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_3_n_8
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.430 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.430    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_2_n_8
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.547 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.547    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout_i_1_n_8
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.664 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.664    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_4_n_8
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.781 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.781    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_3_n_8
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.112 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0_i_2/O[3]
                         net (fo=12, routed)          0.811    15.923    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout_0[47]
    DSP48_X4Y17          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.715    12.894    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/ap_clk
    DSP48_X4Y17          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2/CLK
                         clock pessimism              0.230    13.124    
                         clock uncertainty           -0.154    12.969    
    DSP48_X4Y17          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.633    12.336    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__2
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                 -3.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMD32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMS32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMS32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDCE (Prop_fdce_C_Q)         0.141     1.130 r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.222    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y133        RAMS32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y133        RAMS32                                       r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.287     1.002    
    SLICE_X30Y133        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.202    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.543%)  route 0.173ns (57.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.546     0.882    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X48Y70         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/Q
                         net (fo=2, routed)           0.173     1.182    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]_0[28]
    SLICE_X51Y69         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.810     1.176    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X51Y69         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.017     1.158    guitar_effects_design_i/guitar_effects_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/sitodp_32ns_64_5_no_dsp_1_U41/guitar_effects_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/conv_i2_reg_2736_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.664%)  route 0.233ns (62.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.556     0.892    guitar_effects_design_i/guitar_effects_0/inst/sitodp_32ns_64_5_no_dsp_1_U41/guitar_effects_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X47Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/sitodp_32ns_64_5_no_dsp_1_U41/guitar_effects_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  guitar_effects_design_i/guitar_effects_0/inst/sitodp_32ns_64_5_no_dsp_1_U41/guitar_effects_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/Q
                         net (fo=2, routed)           0.233     1.266    guitar_effects_design_i/guitar_effects_0/inst/r_tdata_4[21]
    SLICE_X50Y51         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/conv_i2_reg_2736_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.821     1.187    guitar_effects_design_i/guitar_effects_0/inst/ap_clk
    SLICE_X50Y51         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/conv_i2_reg_2736_reg[21]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.085     1.237    guitar_effects_design_i/guitar_effects_0/inst/conv_i2_reg_2736_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y3     guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5     guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34    guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y38    guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.580ns (21.353%)  route 2.136ns (78.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.882     3.176    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y132        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.667     4.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X31Y132        LUT3 (Prop_lut3_I0_O)        0.124     4.423 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.469     5.892    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y133        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.688    12.867    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y133        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.247    13.114    
                         clock uncertainty           -0.154    12.960    
    SLICE_X27Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    12.601    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.816%)  route 1.910ns (71.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.023     5.812    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X37Y130        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y130        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X37Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.543    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.816%)  route 1.910ns (71.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.023     5.812    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X37Y130        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y130        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X37Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.543    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.816%)  route 1.910ns (71.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.023     5.812    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X37Y130        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y130        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X37Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.543    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.773ns (28.816%)  route 1.910ns (71.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.023     5.812    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X37Y130        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y130        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X37Y130        FDPE (Recov_fdpe_C_PRE)     -0.359    12.589    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.773ns (31.642%)  route 1.670ns (68.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.783     5.572    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y130        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y130        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.543    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.773ns (31.642%)  route 1.670ns (68.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.783     5.572    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y130        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y130        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.543    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.773ns (31.642%)  route 1.670ns (68.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.835     3.129    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDPE (Prop_fdpe_C_Q)         0.478     3.607 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.494    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y132        LUT3 (Prop_lut3_I2_O)        0.295     4.789 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.783     5.572    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y130        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642    12.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y130        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.281    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.543    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.818%)  route 1.855ns (76.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.882     3.176    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y132        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.667     4.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X31Y132        LUT3 (Prop_lut3_I0_O)        0.124     4.423 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.188     5.611    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y132        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.691    12.870    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y132        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.282    13.152    
                         clock uncertainty           -0.154    12.998    
    SLICE_X28Y132        FDCE (Recov_fdce_C_CLR)     -0.405    12.593    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.818%)  route 1.855ns (76.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.882     3.176    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y132        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.667     4.299    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X31Y132        LUT3 (Prop_lut3_I0_O)        0.124     4.423 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.188     5.611    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y132        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.691    12.870    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y132        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.282    13.152    
                         clock uncertainty           -0.154    12.998    
    SLICE_X28Y132        FDCE (Recov_fdce_C_CLR)     -0.405    12.593    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.210     1.553    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y133        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.210     1.553    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y133        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.210     1.553    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y133        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.210     1.553    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y133        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.210     1.553    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y133        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.210     1.553    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y133        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.923     1.289    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y133        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.268     1.021    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.092     0.929    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.227ns (36.113%)  route 0.402ns (63.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.271     1.614    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y134        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.924     1.290    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y134        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.268     1.022    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067     0.955    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.855%)  route 0.374ns (64.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.629     0.965    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y129        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.164     1.129 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.304    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y129        LUT3 (Prop_lut3_I1_O)        0.045     1.349 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.548    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y129        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.899     1.265    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y129        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.287     0.978    
    SLICE_X39Y129        FDCE (Remov_fdce_C_CLR)     -0.092     0.886    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.855%)  route 0.374ns (64.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.629     0.965    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y129        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.164     1.129 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.304    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X38Y129        LUT3 (Prop_lut3_I1_O)        0.045     1.349 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.548    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y129        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.899     1.265    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y129        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.287     0.978    
    SLICE_X39Y129        FDCE (Remov_fdce_C_CLR)     -0.092     0.886    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.227ns (36.113%)  route 0.402ns (63.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.649     0.985    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDPE (Prop_fdpe_C_Q)         0.128     1.113 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.131     1.244    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y132        LUT3 (Prop_lut3_I2_O)        0.099     1.343 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.271     1.614    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y134        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.924     1.290    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y134        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.268     1.022    
    SLICE_X30Y134        FDPE (Remov_fdpe_C_PRE)     -0.071     0.951    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.663    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 0.124ns (3.568%)  route 3.352ns (96.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.827     1.827    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.951 r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.524     3.476    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y49         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.581     2.760    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.045ns (3.208%)  route 1.358ns (96.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.695     0.695    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.740 r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.662     1.403    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y49         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.866     1.232    guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 0.608ns (7.679%)  route 7.309ns (92.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.581     9.030    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.152     9.182 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.728    10.910    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.645     2.824    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 0.608ns (7.679%)  route 7.309ns (92.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.581     9.030    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.152     9.182 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.728    10.910    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.645     2.824    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.890ns  (logic 0.608ns (7.706%)  route 7.282ns (92.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.581     9.030    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.152     9.182 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.701    10.883    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y129        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642     2.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y129        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.890ns  (logic 0.608ns (7.706%)  route 7.282ns (92.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.581     9.030    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.152     9.182 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.701    10.883    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y129        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.642     2.821    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y129        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 0.608ns (8.123%)  route 6.877ns (91.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.581     9.030    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.152     9.182 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.295    10.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.687     2.866    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 0.608ns (8.123%)  route 6.877ns (91.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.581     9.030    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.152     9.182 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.295    10.478    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.687     2.866    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.101%)  route 3.312ns (87.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          3.312     6.761    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y105        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.652     2.831    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y105        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.682ns  (logic 0.456ns (17.001%)  route 2.226ns (82.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.699     2.993    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.226     5.675    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X43Y99         FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.480     2.659    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X43Y99         FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.301%)  route 1.005ns (87.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.005     2.058    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X43Y99         FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.825     1.191    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X43Y99         FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.141ns (8.928%)  route 1.438ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.438     2.491    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y105        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.910     1.276    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y105        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.158ns  (logic 0.186ns (5.891%)  route 2.972ns (94.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.437     3.490    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.045     3.535 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.534     4.069    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.921     1.287    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.158ns  (logic 0.186ns (5.891%)  route 2.972ns (94.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.437     3.490    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.045     3.535 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.534     4.069    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.921     1.287    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.370ns  (logic 0.186ns (5.519%)  route 3.184ns (94.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.437     3.490    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.045     3.535 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.747     4.282    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y129        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.899     1.265    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y129        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.370ns  (logic 0.186ns (5.519%)  route 3.184ns (94.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.437     3.490    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.045     3.535 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.747     4.282    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y129        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.899     1.265    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y129        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.395ns  (logic 0.186ns (5.478%)  route 3.209ns (94.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.437     3.490    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.045     3.535 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.772     4.307    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.902     1.268    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.395ns  (logic 0.186ns (5.478%)  route 3.209ns (94.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.576     0.912    guitar_effects_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y55         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  guitar_effects_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.437     3.490    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y128        LUT1 (Prop_lut1_I0_O)        0.045     3.535 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.772     4.307    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y132        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       0.902     1.268    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y132        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.006ns  (logic 5.899ns (73.678%)  route 2.107ns (26.322%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1_n_8
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.006 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.006    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[35]
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[35]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.911ns  (logic 5.804ns (73.362%)  route 2.107ns (26.638%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1_n_8
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.911 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.911    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[36]
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[36]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.895ns  (logic 5.788ns (73.308%)  route 2.107ns (26.692%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1_n_8
    SLICE_X93Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.895 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.895    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[34]
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y48         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[34]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.892ns  (logic 5.785ns (73.298%)  route 2.107ns (26.702%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.892 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.892    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[31]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[31]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.871ns  (logic 5.764ns (73.226%)  route 2.107ns (26.774%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.871 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.871    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[33]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[33]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 5.351ns (68.452%)  route 2.466ns (31.548%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[29]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_ACIN[29]_PCOUT[47])
                                                      3.833     3.835 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.056     3.891    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP_0[47]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     5.409 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[15]
                         net (fo=1, routed)           2.408     7.817    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[16]_0[15]
    SLICE_X92Y69         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.595     2.774    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/aclk
    SLICE_X92Y69         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.797ns  (logic 5.690ns (72.972%)  route 2.107ns (27.028%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.797 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.797    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[32]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[32]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 5.674ns (72.917%)  route 2.107ns (27.083%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1_n_8
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.781 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[33]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.781    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[30]
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.623     2.802    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y47         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[30]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.778ns  (logic 5.671ns (72.906%)  route 2.107ns (27.094%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.778 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[27]
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.622     2.801    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[27]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.757ns  (logic 5.650ns (72.833%)  route 2.107ns (27.167%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y15          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1_n_32
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[1]
                         net (fo=3, routed)           1.518     5.159    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2_n_112
    SLICE_X93Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.309 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6/O
                         net (fo=2, routed)           0.587     5.896    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_6_n_8
    SLICE_X93Y39         LUT4 (Prop_lut4_I3_O)        0.332     6.228 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10/O
                         net (fo=1, routed)           0.000     6.228    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859[1]_i_10_n_8
    SLICE_X93Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.760 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.760    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[1]_i_1_n_8
    SLICE_X93Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.874 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[5]_i_1_n_8
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.988 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[9]_i_1_n_8
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[13]_i_1_n_8
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[17]_i_1_n_8
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[21]_i_1_n_8
    SLICE_X93Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[25]_i_1_n_8
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.757 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/trunc_ln2_reg_1859_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.757    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/I49[29]
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.622     2.801    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/ap_clk
    SLICE_X93Y46         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/trunc_ln2_reg_1859_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y25          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/BCOUT[17]
    DSP48_X2Y26          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.734     3.028    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X2Y26          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[1]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y25          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/BCOUT[1]
    DSP48_X2Y26          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.734     3.028    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X2Y26          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[0]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[10]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[11]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[12]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[13]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[14]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[15]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[16]
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14136, routed)       1.728     3.022    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/aclk
    DSP48_X2Y31          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK





