# Chapter 8.4: Voltage Scaling

## ğŸ“‹ Chapter Overview

**Voltage scaling** is the most effective power reduction technique because dynamic power scales with VÂ². This chapter covers static and dynamic voltage scaling approaches for optimal power-performance trade-offs.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand the cubic relationship between voltage and energy
- Apply Dynamic Voltage and Frequency Scaling (DVFS)
- Design multi-VDD systems
- Handle level shifting between voltage domains

---

## 8.4.1 Voltage-Power Relationship

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    POWER vs VOLTAGE                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Dynamic power: $P = \alpha C V_{DD}^2 f$                         â”‚
â”‚                                                                      â”‚
â”‚   Voltage scaling effect:                                           â”‚
â”‚                                                                      â”‚
â”‚   Power                                                             â”‚
â”‚       â†‘                                                             â”‚
â”‚    Pâ‚€ â”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â—                    â”‚
â”‚       â”‚                                     â•±                       â”‚
â”‚       â”‚                                   â•±                         â”‚
â”‚       â”‚                                 â•±                           â”‚
â”‚  0.64Pâ”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â—                             â”‚
â”‚       â”‚                             â•±â”‚                              â”‚
â”‚       â”‚                           â•±  â”‚                              â”‚
â”‚  0.36Pâ”‚â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â—    â”‚                              â”‚
â”‚       â”‚                       â•±â”‚     â”‚                              â”‚
â”‚       â”‚                     â•±  â”‚     â”‚                              â”‚
â”‚       â”‚                   â•±    â”‚     â”‚                              â”‚
â”‚       â”‚                 â•±      â”‚     â”‚                              â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â†’ V_DD               â”‚
â”‚                       0.6V   0.8V    1.0V                          â”‚
â”‚                                                                      â”‚
â”‚   Reducing voltage from 1.0V to 0.8V:                              â”‚
â”‚   Power reduction = 1 - (0.8/1.0)Â² = 1 - 0.64 = 36%                â”‚
â”‚                                                                      â”‚
â”‚   Reducing voltage from 1.0V to 0.6V:                              â”‚
â”‚   Power reduction = 1 - (0.6/1.0)Â² = 1 - 0.36 = 64%                â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   BUT: Lower voltage = slower circuit!                             â”‚
â”‚                                                                      â”‚
â”‚   Delay increases: $t_d \propto \frac{V_{DD}}{(V_{DD} - V_t)^{\alpha}}$â”‚
â”‚                                                                      â”‚
â”‚   Where Î± â‰ˆ 1.3-2 depending on operating region                   â”‚
â”‚                                                                      â”‚
â”‚   At near-threshold: delay increases dramatically                  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.4.2 Energy-Delay Trade-off

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ENERGY vs DELAY                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Key insight: Power Ã— Time = Energy per operation                 â”‚
â”‚                                                                      â”‚
â”‚   At constant throughput, reducing V and f together:               â”‚
â”‚   â€¢ Slower operations, but same number per second                  â”‚
â”‚   â€¢ More time at lower power = energy savings                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Energy-Delay Product (EDP):                                       â”‚
â”‚                                                                      â”‚
â”‚   $EDP = Energy \times Delay = P \times t_d \times t_d = P \times t_d^2$â”‚
â”‚                                                                      â”‚
â”‚   As V decreases:                                                   â”‚
â”‚   â€¢ Energy âˆ VÂ² (decreases)                                        â”‚
â”‚   â€¢ Delay âˆ 1/(V - V_t) (increases)                               â”‚
â”‚                                                                      â”‚
â”‚   There's an optimal voltage for minimum EDP!                      â”‚
â”‚                                                                      â”‚
â”‚   EDP                                                               â”‚
â”‚       â†‘                                                             â”‚
â”‚       â”‚â•²                              â•±                             â”‚
â”‚       â”‚ â•²                           â•±                               â”‚
â”‚       â”‚  â•²                        â•±                                 â”‚
â”‚       â”‚   â•²                     â•±                                   â”‚
â”‚       â”‚    â•²                  â•±                                     â”‚
â”‚       â”‚     â•²               â•±                                       â”‚
â”‚       â”‚      â•²_____â—______â•±                                        â”‚
â”‚       â”‚         â†‘                                                   â”‚
â”‚       â”‚    Optimal V_DD                                            â”‚
â”‚       â”‚   (minimum EDP)                                            â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ V_DD                  â”‚
â”‚        V_t    V_opt    V_nominal                                    â”‚
â”‚                                                                      â”‚
â”‚   Optimal voltage typically: V_opt â‰ˆ 3-4 Ã— V_t                     â”‚
â”‚                                                                      â”‚
â”‚   Near-threshold computing: V_DD â‰ˆ V_t                             â”‚
â”‚   â€¢ Minimum energy but very slow                                   â”‚
â”‚   â€¢ Used in ultra-low-power applications                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.4.3 Dynamic Voltage and Frequency Scaling (DVFS)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DVFS OPERATION                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   DVFS adjusts voltage and frequency based on workload:            â”‚
â”‚                                                                      â”‚
â”‚   High workload:                    Low workload:                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚ V_DD = 1.0V         â”‚          â”‚ V_DD = 0.7V         â”‚         â”‚
â”‚   â”‚ Freq = 2 GHz        â”‚          â”‚ Freq = 500 MHz      â”‚         â”‚
â”‚   â”‚ Power = P           â”‚          â”‚ Power = P/8         â”‚         â”‚
â”‚   â”‚ Full performance    â”‚          â”‚ Reduced performance â”‚         â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   DVFS transition sequence:                                         â”‚
â”‚                                                                      â”‚
â”‚   Going to higher performance:                                      â”‚
â”‚   1. FIRST increase voltage (ensure timing margin)                 â”‚
â”‚   2. THEN increase frequency                                       â”‚
â”‚                                                                      â”‚
â”‚   Going to lower performance:                                       â”‚
â”‚   1. FIRST decrease frequency                                      â”‚
â”‚   2. THEN decrease voltage                                         â”‚
â”‚                                                                      â”‚
â”‚   V_DD â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”‚
â”‚              â”‚     â”‚                                                â”‚
â”‚              â””â”€â”€â”€â”€â”€â”˜     â† Voltage changes                         â”‚
â”‚                                                                      â”‚
â”‚   Freq â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”‚
â”‚                    â”‚   â”‚                                            â”‚
â”‚                    â””â”€â”€â”€â”˜     â† Frequency follows                   â”‚
â”‚                                                                      â”‚
â”‚   Penalty: ~10-100Âµs transition time                               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Typical DVFS operating points:                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Mode       â”‚ V_DD   â”‚ Frequency â”‚ Power  â”‚ Use Case         â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Turbo      â”‚ 1.1V   â”‚ 3.0 GHz   â”‚ 150%   â”‚ Peak demand      â”‚  â”‚
â”‚   â”‚ Nominal    â”‚ 1.0V   â”‚ 2.0 GHz   â”‚ 100%   â”‚ Normal operation â”‚  â”‚
â”‚   â”‚ Economy    â”‚ 0.8V   â”‚ 1.0 GHz   â”‚ 40%    â”‚ Light load       â”‚  â”‚
â”‚   â”‚ Low Power  â”‚ 0.6V   â”‚ 200 MHz   â”‚ 5%     â”‚ Idle             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.4.4 Multi-VDD Design

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MULTIPLE SUPPLY VOLTAGES                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Use high VDD only for critical paths, low VDD elsewhere:        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                   Chip                                      â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚   â”‚
â”‚   â”‚  â”‚              V_DDH = 1.0V Domain                      â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ Critical timing paths (10% of logic)           â”‚  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ High-speed I/O                                 â”‚  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚ â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚   â”‚
â”‚   â”‚  â”‚              V_DDL = 0.8V Domain                      â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ Non-critical paths (90% of logic)              â”‚  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ Memory arrays                                   â”‚  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ Control logic                                   â”‚  â”‚ â”‚   â”‚
â”‚   â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚ â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Power calculation:                                                â”‚
â”‚                                                                      â”‚
â”‚   Single VDD (1.0V):    P = C Ã— 1.0Â² Ã— f = Cf                      â”‚
â”‚                                                                      â”‚
â”‚   Multi-VDD:            P = 0.1Ã—CÃ—1.0Â²Ã—f + 0.9Ã—CÃ—0.8Â²Ã—f            â”‚
â”‚                         P = 0.1Cf + 0.576Cf = 0.676Cf              â”‚
â”‚                                                                      â”‚
â”‚   Savings: 32% power reduction!                                    â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Requirements:                                                     â”‚
â”‚   â€¢ Level shifters at domain boundaries                            â”‚
â”‚   â€¢ Voltage regulators for each domain                             â”‚
â”‚   â€¢ Careful timing analysis across domains                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.4.5 Level Shifters

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VOLTAGE LEVEL SHIFTING                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Signals crossing voltage domains need level conversion:          â”‚
â”‚                                                                      â”‚
â”‚   LOW to HIGH domain:               HIGH to LOW domain:             â”‚
â”‚   (0.8V to 1.0V)                    (1.0V to 0.8V)                  â”‚
â”‚                                                                      â”‚
â”‚        0.8V    1.0V                     1.0V    0.8V               â”‚
â”‚   IN â”€â”€â”€â”‚â”€â”€â”€â”€â”¬â”€â”€â”€â”‚â”€â”€ OUT           IN â”€â”€â”€â”‚â”€â”€â”€â”€â”¬â”€â”€â”€â”‚â”€â”€ OUT          â”‚
â”‚         â”‚   LS   â”‚                       â”‚   LS   â”‚                 â”‚
â”‚         â””â”€â”€â”€â”€â”´â”€â”€â”€â”˜                       â””â”€â”€â”€â”€â”´â”€â”€â”€â”˜                 â”‚
â”‚                                                                      â”‚
â”‚   Lowâ†’High REQUIRED                Highâ†’Low often                   â”‚
â”‚   (output can't reach VDD_H)       NOT REQUIRED                     â”‚
â”‚                                    (output just doesn't                â”‚
â”‚                                    use full VDD_L swing)            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Level Shifter Circuit (Low to High):                             â”‚
â”‚                                                                      â”‚
â”‚           VDD_H                     VDD_H                           â”‚
â”‚             â”‚                         â”‚                             â”‚
â”‚            â•â•ªâ•â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•â•ªâ•                             â”‚
â”‚             â”‚           â•±             â”‚                             â”‚
â”‚             â”œâ”€â”€â”€â”€â—‹â”€â”€â”€â”€â”¤               â”‚                             â”‚
â”‚             â”‚          â•²              â”‚                             â”‚
â”‚             â”‚           â•²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                             â”‚
â”‚             â”‚                         â”‚                             â”‚
â”‚   IN â”€â”€â”€â”€â”€â•â•ªâ•â”€â”€â”               â”Œâ”€â”€â”€â”€â•â•ªâ•â”€â”€â”€â†’ OUT                    â”‚
â”‚             â”‚   â”‚               â”‚      â”‚                            â”‚
â”‚             â””â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”˜                            â”‚
â”‚                 â”‚               â”‚                                   â”‚
â”‚                GND             GND                                  â”‚
â”‚                                                                      â”‚
â”‚   Operation:                                                        â”‚
â”‚   â€¢ Cross-coupled PMOS provides full VDD_H swing                   â”‚
â”‚   â€¢ NMOS driven by low-voltage input                               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Level shifter trade-offs:                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Concern           â”‚ Impact                                   â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Delay             â”‚ Adds 50-200ps to path                    â”‚  â”‚
â”‚   â”‚ Area              â”‚ Needs space at domain boundaries         â”‚  â”‚
â”‚   â”‚ Power             â”‚ Static current during transition         â”‚  â”‚
â”‚   â”‚ Placement         â”‚ Must be near domain boundary             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.4.6 Voltage Scaling Limits

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VOLTAGE SCALING CONSTRAINTS                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   There are physical limits to how low voltage can go:             â”‚
â”‚                                                                      â”‚
â”‚   1. MINIMUM VOLTAGE (V_min)                                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                          â”‚
â”‚   â€¢ Must maintain sufficient noise margin                          â”‚
â”‚   â€¢ V_min â‰ˆ 2-3 Ã— V_t for reliable operation                      â”‚
â”‚   â€¢ Below this: increased sensitivity to variation                 â”‚
â”‚                                                                      â”‚
â”‚   2. NEAR-THRESHOLD CHALLENGES                                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â”‚
â”‚                                                                      â”‚
â”‚   Delay                                                             â”‚
â”‚       â†‘                                                             â”‚
â”‚       â”‚                           â•±                                 â”‚
â”‚       â”‚                         â•±                                   â”‚
â”‚       â”‚                       â•±                                     â”‚
â”‚       â”‚                     â•±                                       â”‚
â”‚       â”‚                   â•±                                         â”‚
â”‚       â”‚                 â•±                                           â”‚
â”‚       â”‚              _â•±                                             â”‚
â”‚       â”‚          __â•± â† Exponential increase                        â”‚
â”‚       â”‚      __â•±      near V_t                                     â”‚
â”‚       â”‚___â•±                                                         â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ V_DD                      â”‚
â”‚        V_t                     V_nom                                â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. VARIATION SENSITIVITY                                         â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                          â”‚
â”‚   â€¢ At low V_DD, process variation has larger relative impact     â”‚
â”‚   â€¢ Î”V_t of 30mV: 5% effect at 1.0V, 30% effect at 0.4V          â”‚
â”‚                                                                      â”‚
â”‚   4. SRAM STABILITY                                                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                               â”‚
â”‚   â€¢ SRAM cells become unstable below minimum voltage              â”‚
â”‚   â€¢ Read/write margins degrade rapidly                             â”‚
â”‚   â€¢ Often limits chip V_min                                        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Technology trends:                                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Node       â”‚ Nominal VDD â”‚ V_min  â”‚ Scaling headroom        â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 45nm       â”‚ 1.0V        â”‚ 0.6V   â”‚ Large                    â”‚  â”‚
â”‚   â”‚ 22nm       â”‚ 0.8V        â”‚ 0.5V   â”‚ Moderate                 â”‚  â”‚
â”‚   â”‚ 7nm        â”‚ 0.65V       â”‚ 0.4V   â”‚ Limited                  â”‚  â”‚
â”‚   â”‚ 3nm        â”‚ 0.5V        â”‚ 0.35V  â”‚ Very limited             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Voltage scaling becoming less effective at advanced nodes!       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Technique | Power Reduction | Speed Impact | Complexity |
|-----------|-----------------|--------------|------------|
| Static VDD reduction | VÂ² scaling | Slower | Low |
| DVFS | Adaptive | Adaptive | High |
| Multi-VDD | 20-40% | Critical paths fast | Medium |
| Near-threshold | 90%+ | Very slow | High |

---

## â“ Quick Revision Questions

1. **Why does power scale with VÂ² while delay doesn't scale as favorably?**

2. **Calculate power savings when reducing VDD from 1.0V to 0.7V.**

3. **In DVFS, why must voltage be raised BEFORE frequency when speeding up?**

4. **What is the optimal voltage for minimum Energy-Delay Product?**

5. **When is a level shifter required between voltage domains?**

6. **Why does voltage scaling become less effective at advanced nodes?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Power Reduction Techniques](03-power-reduction-techniques.md) | [Unit 8 Home](README.md) | [Power Gating â†’](05-power-gating.md) |
