{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667790325663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667790325664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:05:25 2022 " "Processing started: Sun Nov 06 22:05:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667790325664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667790325664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667790325664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1667790326067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326507 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitaddsub-rtl " "Found design unit 1: fourbitaddsub-rtl" {  } { { "fourbitaddsub.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourbitaddsub.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326511 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitaddsub " "Found entity 1: fourbitaddsub" {  } { { "fourbitaddsub.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourbitaddsub.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326515 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-rtl " "Found design unit 1: fourBitComparator-rtl" {  } { { "fourBitComparator.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326519 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourBitComparator.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326522 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/counter.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326526 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/counter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326530 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2inmux4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h2inmux4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h2InMux4bit-struct2mux4b " "Found design unit 1: h2InMux4bit-struct2mux4b" {  } { { "h2InMux4bit.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/h2InMux4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326534 ""} { "Info" "ISGN_ENTITY_NAME" "1 h2InMux4bit " "Found entity 1: h2InMux4bit" {  } { { "h2InMux4bit.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/h2InMux4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2inmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h2inmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h2InMux-struct2mux " "Found design unit 1: h2InMux-struct2mux" {  } { { "h2InMux.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/h2InMux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326538 ""} { "Info" "ISGN_ENTITY_NAME" "1 h2InMux " "Found entity 1: h2InMux" {  } { { "h2InMux.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/h2InMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourMux-struct4InMux " "Found design unit 1: fourMux-struct4InMux" {  } { { "fourMux.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourMux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326542 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourMux " "Found entity 1: fourMux" {  } { { "fourMux.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/enardFF_2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326545 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/enardFF_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitleftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitleftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitLeftShift-bdf_type " "Found design unit 1: eightBitLeftShift-bdf_type" {  } { { "eightBitLeftShift.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/eightBitLeftShift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326549 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitLeftShift " "Found entity 1: eightBitLeftShift" {  } { { "eightBitLeftShift.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/eightBitLeftShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-structStateMach " "Found design unit 1: lab3-structStateMach" {  } { { "lab3.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/lab3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326553 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/lab3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-structCont " "Found design unit 1: controller-structCont" {  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326557 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667790326557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667790326557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667790326606 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "state controller.vhd(7) " "VHDL Signal Declaration warning at controller.vhd(7): used implicit default value for signal \"state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1667790326612 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:systemCounter " "Elaborating entity \"counter\" for hierarchy \"counter:systemCounter\"" {  } { { "controller.vhd" "systemCounter" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 counter:systemCounter\|enARdFF_2:bit0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"counter:systemCounter\|enARdFF_2:bit0\"" {  } { { "counter.vhd" "bit0" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/counter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitComparator fourBitComparator:countComp " "Elaborating entity \"fourBitComparator\" for hierarchy \"fourBitComparator:countComp\"" {  } { { "controller.vhd" "countComp" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator fourBitComparator:countComp\|oneBitComparator:comp3 " "Elaborating entity \"oneBitComparator\" for hierarchy \"fourBitComparator:countComp\|oneBitComparator:comp3\"" {  } { { "fourBitComparator.vhd" "comp3" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourBitComparator.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitaddsub fourbitaddsub:resetWeightGen " "Elaborating entity \"fourbitaddsub\" for hierarchy \"fourbitaddsub:resetWeightGen\"" {  } { { "controller.vhd" "resetWeightGen" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd fourbitaddsub.vhd(45) " "Verilog HDL or VHDL warning at fourbitaddsub.vhd(45): object \"gnd\" assigned a value but never read" {  } { { "fourbitaddsub.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourbitaddsub.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1667790326629 "|controller|fourbitaddsub:resetWeightGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder fourbitaddsub:resetWeightGen\|oneBitAdder:bit0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"fourbitaddsub:resetWeightGen\|oneBitAdder:bit0\"" {  } { { "fourbitaddsub.vhd" "bit0" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/fourbitaddsub.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:fsmCont " "Elaborating entity \"lab3\" for hierarchy \"lab3:fsmCont\"" {  } { { "controller.vhd" "fsmCont" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667790326637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667790327181 "|controller|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[1\] GND " "Pin \"state\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667790327181 "|controller|state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1667790327181 "|controller|state[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1667790327181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1667790327289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667790327581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667790327581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667790327650 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667790327650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667790327650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667790327650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667790327686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:05:27 2022 " "Processing ended: Sun Nov 06 22:05:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667790327686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667790327686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667790327686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667790327686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667790329146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667790329147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:05:28 2022 " "Processing started: Sun Nov 06 22:05:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667790329147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667790329147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667790329147 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667790329248 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1667790329249 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1667790329249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667790329336 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667790329346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667790329389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667790329391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667790329391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667790329511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667790329527 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667790329994 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667790329994 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667790330005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667790330005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667790330005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667790330005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667790330005 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667790330005 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667790330008 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainStreetLight\[0\] " "Pin mainStreetLight\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mainStreetLight[0] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainStreetLight[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainStreetLight\[1\] " "Pin mainStreetLight\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mainStreetLight[1] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainStreetLight[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mainStreetLight\[2\] " "Pin mainStreetLight\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mainStreetLight[2] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainStreetLight[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sideStreetLight\[0\] " "Pin sideStreetLight\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sideStreetLight[0] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sideStreetLight[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sideStreetLight\[1\] " "Pin sideStreetLight\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sideStreetLight[1] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sideStreetLight[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sideStreetLight\[2\] " "Pin sideStreetLight\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sideStreetLight[2] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sideStreetLight[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { state[2] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setWeight\[2\] " "Pin setWeight\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { setWeight[2] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setWeight[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setWeight\[3\] " "Pin setWeight\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { setWeight[3] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setWeight[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "carSig " "Pin carSig not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { carSig } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { carSig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setWeight\[0\] " "Pin setWeight\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { setWeight[0] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setWeight[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setWeight\[1\] " "Pin setWeight\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { setWeight[1] } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setWeight[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1667790331214 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1667790331214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667790331453 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667790331454 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667790331455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1667790331456 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667790331456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667790331477 ""}  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667790331477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667790331477 ""}  } { { "controller.vhd" "" { Text "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/controller.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667790331477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667790331742 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667790331743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667790331743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667790331743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667790331744 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667790331744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667790331744 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667790331744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667790331745 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1667790331745 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667790331745 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 5 9 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 5 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1667790331747 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1667790331747 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1667790331747 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1667790331749 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1667790331749 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1667790331749 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667790331764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667790334117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667790334295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667790334307 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667790338725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667790338726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667790338952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y49 X10_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60" {  } { { "loc" "" { Generic "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} 0 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1667790341219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667790341219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667790342220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1667790342220 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667790342220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1667790342238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667790342296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667790342561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667790342607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667790342847 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667790343131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667790344126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6097 " "Peak virtual memory: 6097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667790344420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:05:44 2022 " "Processing ended: Sun Nov 06 22:05:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667790344420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667790344420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667790344420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667790344420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667790345669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667790345670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:05:45 2022 " "Processing started: Sun Nov 06 22:05:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667790345670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667790345670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667790345670 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667790348499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667790348579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667790349528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:05:49 2022 " "Processing ended: Sun Nov 06 22:05:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667790349528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667790349528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667790349528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667790349528 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667790350166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667790350980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667790350981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:05:50 2022 " "Processing started: Sun Nov 06 22:05:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667790350981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667790350981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667790350981 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1667790351089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1667790351269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667790351269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667790351315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667790351315 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1667790351565 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1667790351566 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:systemCounter\|enARdFF_2:bit2\|int_q counter:systemCounter\|enARdFF_2:bit2\|int_q " "create_clock -period 1.000 -name counter:systemCounter\|enARdFF_2:bit2\|int_q counter:systemCounter\|enARdFF_2:bit2\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:systemCounter\|enARdFF_2:bit1\|int_q counter:systemCounter\|enARdFF_2:bit1\|int_q " "create_clock -period 1.000 -name counter:systemCounter\|enARdFF_2:bit1\|int_q counter:systemCounter\|enARdFF_2:bit1\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:systemCounter\|enARdFF_2:bit0\|int_q counter:systemCounter\|enARdFF_2:bit0\|int_q " "create_clock -period 1.000 -name counter:systemCounter\|enARdFF_2:bit0\|int_q counter:systemCounter\|enARdFF_2:bit0\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351566 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1667790351875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351876 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1667790351878 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1667790351890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1667790351901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1667790351901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.885 " "Worst-case setup slack is -0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885              -2.549 clk  " "   -0.885              -2.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.009               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.197               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.210               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790351905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.103 " "Worst-case hold slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.103 clk  " "   -0.103              -0.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -0.002              -0.002 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.206               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.445               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790351909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.159 " "Worst-case recovery slack is -4.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.159              -4.159 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "   -4.159              -4.159 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.074              -4.074 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "   -4.074              -4.074 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.757              -3.757 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -3.757              -3.757 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513              -1.513 clk  " "   -1.513              -1.513 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790351914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.409 " "Worst-case removal slack is -1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409              -1.409 clk  " "   -1.409              -1.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.425               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.737               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.825               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790351919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clk  " "   -3.000              -8.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790351922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1667790352041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1667790352059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1667790352416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1667790352449 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1667790352449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.700 " "Worst-case setup slack is -0.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700              -1.967 clk  " "   -0.700              -1.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.047               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.210               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.297               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.099 " "Worst-case hold slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -0.099 clk  " "   -0.099              -0.099 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.021               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.201               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.398               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.740 " "Worst-case recovery slack is -3.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.740              -3.740 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "   -3.740              -3.740 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.668              -3.668 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "   -3.668              -3.668 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367              -3.367 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -3.367              -3.367 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266              -1.266 clk  " "   -1.266              -1.266 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.284 " "Worst-case removal slack is -1.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284              -1.284 clk  " "   -1.284              -1.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.392               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.677               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.752               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clk  " "   -3.000              -8.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "   -1.285              -1.285 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352473 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1667790352595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.001 " "Worst-case setup slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 clk  " "    0.001               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.305               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.405               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.624               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1667790352709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1667790352709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -0.722 clk  " "   -0.289              -0.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.065 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -0.065              -0.065 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.045               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.206               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.862 " "Worst-case recovery slack is -1.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862              -1.862 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "   -1.862              -1.862 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817              -1.817 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "   -1.817              -1.817 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674              -1.674 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -1.674              -1.674 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -0.221 clk  " "   -0.221              -0.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.838 " "Worst-case removal slack is -0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -0.838 clk  " "   -0.838              -0.838 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "    0.179               0.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "    0.322               0.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "    0.368               0.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.248 clk  " "   -3.000              -7.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 counter:systemCounter\|enARdFF_2:bit0\|int_q  " "   -1.000              -1.000 counter:systemCounter\|enARdFF_2:bit0\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 counter:systemCounter\|enARdFF_2:bit1\|int_q  " "   -1.000              -1.000 counter:systemCounter\|enARdFF_2:bit1\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 counter:systemCounter\|enARdFF_2:bit2\|int_q  " "   -1.000              -1.000 counter:systemCounter\|enARdFF_2:bit2\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667790352734 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1667790353151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1667790353151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667790353229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:05:53 2022 " "Processing ended: Sun Nov 06 22:05:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667790353229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667790353229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667790353229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667790353229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667790354534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667790354534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:05:54 2022 " "Processing started: Sun Nov 06 22:05:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667790354534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667790354534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667790354534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3.vo C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/simulation/qsim// simulation " "Generated file lab3.vo in folder \"C:/Users/grobb/Documents/.University/Digital_Systems/Labs/Lab_3/CEG3155_Lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1667790354915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667790354963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:05:54 2022 " "Processing ended: Sun Nov 06 22:05:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667790354963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667790354963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667790354963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667790354963 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667790355564 ""}
