;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @700
	SPL 0, <402
	SUB 3, 20
	SLT #0, -0
	MOV -7, <-20
	SLT <300, 90
	MOV -1, <-20
	SLT #0, -0
	SUB #-0, 0
	SUB #0, -31
	SUB @127, 106
	SUB @121, 106
	SUB @3, 0
	SUB @3, 0
	SUB -12, @10
	SUB #72, @700
	ADD 30, 9
	SUB #52, @-700
	ADD #3, 0
	SUB #0, -40
	SLT <300, 90
	SUB -12, @10
	SLT -33, 9
	MOV -7, <-20
	SPL -12, <10
	CMP #72, @700
	SUB #72, @700
	SUB @-127, 100
	JMN 0, <402
	SUB 901, <-201
	SUB #72, @700
	SUB #0, -31
	SUB 300, 90
	ADD 3, 10
	MOV -1, <-20
	SPL 0, <402
	ADD 3, 10
	SPL 0, <310
	SPL 0, <402
	SPL 0, <310
	SPL 0, <402
	SPL 0, <310
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
