// Seed: 2649360724
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  wor   id_2
    , id_12,
    input  wand  id_3,
    input  uwire id_4
    , id_13,
    output uwire id_5,
    output wor   id_6,
    input  wire  id_7,
    input  uwire id_8,
    output tri   id_9,
    input  wire  id_10
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  tri0  id_3
);
  logic id_5;
  ;
  tranif0 (.id_0(id_3), .id_1(-1), .id_2(-1), .id_3(~- -1), .id_4(id_3));
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
