!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ID	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  static function this_type ID();$/;"	f
PREFIX	$UVM_HOME\macros\uvm_phase_defines.svh	/^          static function PREFIX``PHASE``_phase get(); \\$/;"	f
PREFIX	$UVM_HOME\macros\uvm_phase_defines.svh	/^        class PREFIX``PHASE``_phase extends uvm_bottomup_phase; \\$/;"	c
PREFIX	$UVM_HOME\macros\uvm_phase_defines.svh	/^        class PREFIX``PHASE``_phase extends uvm_task_phase; \\$/;"	c
PREFIX	$UVM_HOME\macros\uvm_phase_defines.svh	/^        class PREFIX``PHASE``_phase extends uvm_topdown_phase; \\$/;"	c
SEQ_ARB_TYPE	$UVM_HOME\base\uvm_object_globals.svh	/^typedef uvm_sequencer_arb_mode SEQ_ARB_TYPE; \/\/ backward compat$/;"	e
UVM_ABSTRACT	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_ABSTRACT     = (1<<14);$/;"	a
UVM_ALL_ON	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_ALL_ON      = 'b000000101010101;$/;"	a
UVM_CHECK_FIELDS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_CHECK_FIELDS = UVM_MACRO_EXTRAS+3;$/;"	a
UVM_COMPARE	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_COMPARE      = (1<<2);$/;"	a
UVM_COPY	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_COPY         = (1<<0);$/;"	a
UVM_DEEP	$UVM_HOME\base\uvm_object_globals.svh	/^\/\/parameter UVM_DEEP         = (1<<10);$/;"	a
UVM_DEFAULT	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_DEFAULT     = 'b000010101010101;$/;"	a
UVM_END_DATA_EXTRA	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_END_DATA_EXTRA = UVM_MACRO_EXTRAS+4;$/;"	a
UVM_END_FUNCS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_END_FUNCS     = UVM_SETSTR;$/;"	a
UVM_FILE	$UVM_HOME\base\uvm_object_globals.svh	/^typedef int UVM_FILE;$/;"	e
UVM_FLAGS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_FLAGS        = UVM_MACRO_EXTRAS+1;$/;"	a
UVM_FLAGS_OFF	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_FLAGS_OFF   = 0;$/;"	a
UVM_FLAGS_ON	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_FLAGS_ON    = 'b000000101010101;$/;"	a
UVM_HDL_MAX_WIDTH	$UVM_HOME\dpi\uvm_hdl.svh	/^parameter int UVM_HDL_MAX_WIDTH = `UVM_HDL_MAX_WIDTH;$/;"	a
UVM_LARGE_STRING	$UVM_HOME\base\uvm_globals.svh	/^parameter UVM_LARGE_STRING = UVM_LINE_WIDTH*UVM_NUM_LINES*8-1;$/;"	a
UVM_LINE_WIDTH	$UVM_HOME\base\uvm_globals.svh	/^parameter UVM_LINE_WIDTH = `UVM_LINE_WIDTH;$/;"	a
UVM_MACRO_EXTRAS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_MACRO_EXTRAS  = (1<<UVM_MACRO_NUMFLAGS);$/;"	a
UVM_MACRO_NUMFLAGS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_MACRO_NUMFLAGS    = 17;$/;"	a
UVM_NOCOMPARE	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_NOCOMPARE    = (1<<3);$/;"	a
UVM_NOCOPY	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_NOCOPY       = (1<<1);$/;"	a
UVM_NODEFPRINT	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_NODEFPRINT   = (1<<16);$/;"	a
UVM_NOPACK	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_NOPACK       = (1<<9);$/;"	a
UVM_NOPRINT	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_NOPRINT      = (1<<5);$/;"	a
UVM_NORECORD	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_NORECORD     = (1<<7);$/;"	a
UVM_NUM_LINES	$UVM_HOME\base\uvm_globals.svh	/^parameter UVM_NUM_LINES = `UVM_NUM_LINES;$/;"	a
UVM_PACK	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_PACK         = (1<<8);$/;"	a
UVM_PHYSICAL	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_PHYSICAL     = (1<<13);$/;"	a
UVM_PRINT	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_PRINT        = (1<<4);$/;"	a
UVM_RADIX	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_RADIX = 'hf000000; \/\/4 bits setting the radix$/;"	a
UVM_READONLY	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_READONLY     = (1<<15);$/;"	a
UVM_RECORD	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_RECORD       = (1<<6);$/;"	a
UVM_REFERENCE	$UVM_HOME\base\uvm_object_globals.svh	/^\/\/parameter UVM_REFERENCE    = (1<<12);$/;"	a
UVM_SET	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_SET           = UVM_START_FUNCS+1;$/;"	a
UVM_SETINT	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_SETINT        = UVM_SET;$/;"	a
UVM_SETOBJ	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_SETOBJ        = UVM_START_FUNCS+2;$/;"	a
UVM_SETSTR	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_SETSTR        = UVM_START_FUNCS+3;$/;"	a
UVM_SHALLOW	$UVM_HOME\base\uvm_object_globals.svh	/^\/\/parameter UVM_SHALLOW      = (1<<11);$/;"	a
UVM_SMALL_STRING	$UVM_HOME\base\uvm_globals.svh	/^parameter UVM_SMALL_STRING = UVM_LINE_WIDTH*8-1;$/;"	a
UVM_START_FUNCS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_START_FUNCS  = UVM_END_DATA_EXTRA+1;$/;"	a
UVM_STDOUT	$UVM_HOME\base\uvm_printer.svh	/^parameter UVM_STDOUT = 1;  \/\/ Writes to standard out and logfile$/;"	a
UVM_STREAMBITS	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_STREAMBITS = `UVM_MAX_STREAMBITS; $/;"	a
UVM_STR_CRC_POLYNOMIAL	$UVM_HOME\base\uvm_misc.svh	/^parameter UVM_STR_CRC_POLYNOMIAL = 32'h04c11db6;$/;"	a
UVM_UNPACK	$UVM_HOME\base\uvm_object_globals.svh	/^parameter UVM_UNPACK       = UVM_MACRO_EXTRAS+2;$/;"	a
Xadd_vregX	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::Xadd_vregX(uvm_vreg vreg);$/;"	f
XatomicX	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::XatomicX(bit on);$/;"	t
XatomicX	$UVM_HOME\reg\uvm_vreg.svh	/^task uvm_vreg::XatomicX(bit on);$/;"	t
Xcheck_accessX	$UVM_HOME\reg\uvm_mem.svh	/^function bit uvm_mem::Xcheck_accessX(input uvm_reg_item rw,$/;"	f
Xcheck_accessX	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::Xcheck_accessX (input uvm_reg_item rw,$/;"	f
Xcheck_accessX	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::Xcheck_accessX(input uvm_reg_item rw,$/;"	f
Xdelete_vregX	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::Xdelete_vregX(uvm_vreg vreg);$/;"	f
Xget_bus_infoX	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::Xget_bus_infoX(uvm_reg_item rw,$/;"	f
Xget_fields_accessX	$UVM_HOME\reg\uvm_reg.svh	/^function string uvm_reg::Xget_fields_accessX(uvm_reg_map map);$/;"	f
Xinit_address_mapX	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::Xinit_address_mapX();$/;"	f
Xinit_address_mapsX	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::Xinit_address_mapsX();$/;"	f
Xis_locked_by_fieldX	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::Xis_locked_by_fieldX();$/;"	f
Xlock_modelX	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::Xlock_modelX();$/;"	f
Xlock_modelX	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::Xlock_modelX();$/;"	f
Xlock_modelX	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::Xlock_modelX();$/;"	f
XpredictX	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg_data_t uvm_reg_field::XpredictX (uvm_reg_data_t cur_val,$/;"	f
XreadX	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::XreadX(output uvm_status_e      status,$/;"	t
XsampleX	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::XsampleX(uvm_reg_addr_t addr,$/;"	f
Xset_busyX	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::Xset_busyX(bit busy);$/;"	f
XupdateX	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::XupdateX();$/;"	f
Xverify_map_configX	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::Xverify_map_configX();$/;"	f
___local_type____	$UVM_HOME\macros\uvm_object_defines.svh	/^     typedef T ___local_type____; \\$/;"	e
__m_uvm_field_automation	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::__m_uvm_field_automation (uvm_object tmp_data__,$/;"	f
__m_uvm_field_automation	$UVM_HOME\macros\uvm_object_defines.svh	/^   function void __m_uvm_field_automation (uvm_object tmp_data__, \\$/;"	f
_count	$UVM_HOME\base\uvm_objection.svh	/^    int _count = m_source_count.exists(obj) ? m_source_count[obj] : 0;$/;"	v
_total	$UVM_HOME\base\uvm_objection.svh	/^    int _total = m_total_count.exists(obj) ? m_total_count[obj] : 0;$/;"	v
`M_FIELD_QDA_ENUM	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_FIELD_QDA_ENUM(TYPE,T,ARG,FLAG) \\$/;"	d
`M_UVM_ARRAY_RESIZE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_ARRAY_RESIZE(ARG,VAL) \\$/;"	d
`M_UVM_FIELD_DATA_AA_enum_key	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_enum_key(KEY, ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_DATA_AA_generic	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_generic(TYPE, KEY, ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_DATA_AA_int_key	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_int_key(KEY, ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_DATA_AA_int_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_int_string(ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_DATA_AA_object_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_object_int(ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_DATA_AA_object_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_object_string(ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_DATA_AA_string_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_DATA_AA_string_string(ARG, FLAG) \\$/;"	d
`M_UVM_FIELD_QDA_INT	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_QDA_INT(TYPE,ARG,FLAG) \\$/;"	d
`M_UVM_FIELD_QDA_OBJECT	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_QDA_OBJECT(TYPE,ARG,FLAG) \\$/;"	d
`M_UVM_FIELD_QDA_STRING	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_QDA_STRING(TYPE,ARG,FLAG) \\$/;"	d
`M_UVM_FIELD_SET_AA_INT_ENUMTYPE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_SET_AA_INT_ENUMTYPE(INDEX_TYPE, ARRAY_TYPE, ARRAY, RHS, FLAG) \\$/;"	d
`M_UVM_FIELD_SET_AA_INT_TYPE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_SET_AA_INT_TYPE(INDEX_TYPE, ARRAY_TYPE, ARRAY, RHS, FLAG) \\$/;"	d
`M_UVM_FIELD_SET_AA_OBJECT_TYPE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_SET_AA_OBJECT_TYPE(INDEX_TYPE, ARRAY, FLAG) \\$/;"	d
`M_UVM_FIELD_SET_AA_TYPE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_FIELD_SET_AA_TYPE(INDEX_TYPE, ARRAY_TYPE, ARRAY, RHS, FLAG) \\$/;"	d
`M_UVM_QUEUE_RESIZE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_QUEUE_RESIZE(ARG,VAL) \\$/;"	d
`M_UVM_SARRAY_RESIZE	$UVM_HOME\macros\uvm_object_defines.svh	/^`define M_UVM_SARRAY_RESIZE(ARG,VAL) \\$/;"	d
`QUESTA	$UVM_HOME\uvm_macros.svh	/^`define QUESTA$/;"	d
`UVM_BASE_SVH	$UVM_HOME\base\uvm_base.svh	/^`define UVM_BASE_SVH$/;"	d
`UVM_BLOCKING_GET_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_BLOCKING_GET_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_GET_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_BLOCKING_GET_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_GET_PEEK_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_BLOCKING_GET_PEEK_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_PEEK_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_BLOCKING_PEEK_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_PEEK_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_BLOCKING_PEEK_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_PUT_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_BLOCKING_PUT_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_PUT_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_BLOCKING_PUT_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d
`UVM_BLOCKING_TRANSPORT_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_BLOCKING_TRANSPORT_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d
`UVM_BLOCKING_TRANSPORT_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_BLOCKING_TRANSPORT_IMP_SFX(SFX, imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d
`UVM_CALLBACK_SVH	$UVM_HOME\base\uvm_callback.svh	/^`define UVM_CALLBACK_SVH$/;"	d
`UVM_CB_MACROS_SVH	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define UVM_CB_MACROS_SVH$/;"	d
`UVM_CMDLINE_NO_DPI	$UVM_HOME\dpi\uvm_dpi.svh	/^  `define UVM_CMDLINE_NO_DPI$/;"	d
`UVM_CMDLINE_PROCESSOR_SV	$UVM_HOME\base\uvm_cmdline_processor.svh	/^`define UVM_CMDLINE_PROCESSOR_SV$/;"	d
`UVM_DEFAULT_TIMEOUT	$UVM_HOME\base\uvm_object_globals.svh	/^`define UVM_DEFAULT_TIMEOUT 9200s$/;"	d
`UVM_DEFAULT_TIMEOUT	$UVM_HOME\base\uvm_objection.svh	/^`define UVM_DEFAULT_TIMEOUT 9200s$/;"	d
`UVM_DPI_SVH	$UVM_HOME\dpi\uvm_dpi.svh	/^`define UVM_DPI_SVH$/;"	d
`UVM_EXPORT_COMMON	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_EXPORT_COMMON(MASK,TYPE_NAME) \\$/;"	d
`UVM_FIX_REV	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_FIX_REV d$/;"	d
`UVM_FIX_REV_d	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_FIX_REV_d$/;"	d
`UVM_FIX_VERSION_1_1_d	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_FIX_VERSION_1_1_d$/;"	d
`UVM_FUNCTION_ERROR	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^`define UVM_FUNCTION_ERROR "TLM interface function not implemented"$/;"	d
`UVM_GET_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_GET_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_GET_PEEK_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_GET_PEEK_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_HDL_MAX_WIDTH	$UVM_HOME\dpi\uvm_hdl.svh	/^`define UVM_HDL_MAX_WIDTH 1024$/;"	d
`UVM_HDL_NO_DPI	$UVM_HOME\dpi\uvm_dpi.svh	/^  `define UVM_HDL_NO_DPI$/;"	d
`UVM_HDL__SVH	$UVM_HOME\dpi\uvm_hdl.svh	/^`define UVM_HDL__SVH$/;"	d
`UVM_HEARTBEAT_SVH	$UVM_HOME\base\uvm_heartbeat.svh	/^`define UVM_HEARTBEAT_SVH$/;"	d
`UVM_IMP_COMMON	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_IMP_COMMON(MASK,TYPE_NAME,IMP) \\$/;"	d
`UVM_LINE_WIDTH	$UVM_HOME\base\uvm_globals.svh	/^  `define UVM_LINE_WIDTH 120$/;"	d
`UVM_LINE_WIDTH	$UVM_HOME\macros\uvm_message_defines.svh	/^  `define UVM_LINE_WIDTH 120$/;"	d
`UVM_MACROS_SVH	$UVM_HOME\uvm_macros.svh	/^`define UVM_MACROS_SVH$/;"	d
`UVM_MAJOR_REV	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_MAJOR_REV 1$/;"	d
`UVM_MAJOR_REV_1	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_MAJOR_REV_1$/;"	d
`UVM_MAJOR_VERSION_1_1	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_MAJOR_VERSION_1_1$/;"	d
`UVM_MAX_STREAMBITS	$UVM_HOME\base\uvm_object_globals.svh	/^`define UVM_MAX_STREAMBITS 4096$/;"	d
`UVM_MEM_MAM__SV	$UVM_HOME\reg\uvm_mem_mam.svh	/^`define UVM_MEM_MAM__SV$/;"	d
`UVM_MESSAGE_DEFINES_SVH	$UVM_HOME\macros\uvm_message_defines.svh	/^`define UVM_MESSAGE_DEFINES_SVH$/;"	d
`UVM_MINOR_REV	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_MINOR_REV 1$/;"	d
`UVM_MINOR_REV_1	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_MINOR_REV_1$/;"	d
`UVM_MS_IMP_COMMON	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_MS_IMP_COMMON(MASK,TYPE_NAME) \\$/;"	d
`UVM_NAME	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_NAME UVM$/;"	d
`UVM_NONBLOCKING_GET_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_GET_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_GET_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_GET_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_GET_PEEK_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_GET_PEEK_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_PEEK_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_PEEK_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_PEEK_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_PEEK_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_PUT_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_PUT_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_PUT_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_PUT_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d
`UVM_NONBLOCKING_TRANSPORT_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_TRANSPORT_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d
`UVM_NONBLOCKING_TRANSPORT_IMP_SFX	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_TRANSPORT_IMP_SFX(SFX, imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d
`UVM_NO_REGISTERED_CONVERTER	$UVM_HOME\macros\uvm_object_defines.svh	/^  `define UVM_NO_REGISTERED_CONVERTER$/;"	d
`UVM_NUM_LINES	$UVM_HOME\base\uvm_globals.svh	/^  `define UVM_NUM_LINES 120$/;"	d
`UVM_NUM_LINES	$UVM_HOME\macros\uvm_message_defines.svh	/^  `define UVM_NUM_LINES 120$/;"	d
`UVM_OBJECTION_SVH	$UVM_HOME\base\uvm_objection.svh	/^`define UVM_OBJECTION_SVH$/;"	d
`UVM_OBJECT_DEFINES_SVH	$UVM_HOME\macros\uvm_object_defines.svh	/^`define UVM_OBJECT_DEFINES_SVH$/;"	d
`UVM_OBJECT_MUST_HAVE_CONSTRUCTOR	$UVM_HOME\uvm_macros.svh	/^  `define UVM_OBJECT_MUST_HAVE_CONSTRUCTOR$/;"	d
`UVM_PACKER_MAX_BYTES	$UVM_HOME\base\uvm_object_globals.svh	/^  `define UVM_PACKER_MAX_BYTES UVM_STREAMBITS$/;"	d
`UVM_PEEK_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_PEEK_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_PHASE_DEFINES_SVH	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define UVM_PHASE_DEFINES_SVH$/;"	d
`UVM_PH_TRACE	$UVM_HOME\base\uvm_phase.svh	/^`define UVM_PH_TRACE(ID,MSG,PH,VERB) \\$/;"	d
`UVM_PKG_SV	$UVM_HOME\uvm_pkg.sv	/^`define UVM_PKG_SV$/;"	d
`UVM_PORT_COMMON	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_PORT_COMMON(MASK,TYPE_NAME) \\$/;"	d
`UVM_PRINTER_DEFINES_SVH	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define UVM_PRINTER_DEFINES_SVH$/;"	d
`UVM_PUT_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_PUT_IMP(imp, TYPE, arg) \\$/;"	d
`UVM_QUEUE_SVH	$UVM_HOME\base\uvm_queue.svh	/^`define UVM_QUEUE_SVH$/;"	d
`UVM_REGEX_NO_DPI	$UVM_HOME\dpi\uvm_dpi.svh	/^  `define UVM_REGEX_NO_DPI$/;"	d
`UVM_REGISTRY_SVH	$UVM_HOME\base\uvm_registry.svh	/^`define UVM_REGISTRY_SVH$/;"	d
`UVM_REG_ADDR_WIDTH	$UVM_HOME\macros\uvm_reg_defines.svh	/^ `define UVM_REG_ADDR_WIDTH 64$/;"	d
`UVM_REG_BYTENABLE_WIDTH	$UVM_HOME\macros\uvm_reg_defines.svh	/^  `define UVM_REG_BYTENABLE_WIDTH ((`UVM_REG_DATA_WIDTH-1)\/8+1) $/;"	d
`UVM_REG_CVR_WIDTH	$UVM_HOME\macros\uvm_reg_defines.svh	/^ `define UVM_REG_CVR_WIDTH 32$/;"	d
`UVM_REG_DATA_WIDTH	$UVM_HOME\macros\uvm_reg_defines.svh	/^ `define UVM_REG_DATA_WIDTH 64$/;"	d
`UVM_REG_MODEL__SV	$UVM_HOME\reg\uvm_reg_model.svh	/^`define UVM_REG_MODEL__SV$/;"	d
`UVM_REPORT_CATCHER_SVH	$UVM_HOME\base\uvm_report_catcher.svh	/^`define UVM_REPORT_CATCHER_SVH$/;"	d
`UVM_REPORT_CLIENT_SVH	$UVM_HOME\base\uvm_report_object.svh	/^`define UVM_REPORT_CLIENT_SVH$/;"	d
`UVM_REPORT_DISABLE_FILE	$UVM_HOME\macros\uvm_message_defines.svh	/^`define UVM_REPORT_DISABLE_FILE$/;"	d
`UVM_REPORT_DISABLE_LINE	$UVM_HOME\macros\uvm_message_defines.svh	/^`define UVM_REPORT_DISABLE_LINE$/;"	d
`UVM_REPORT_HANDLER_SVH	$UVM_HOME\base\uvm_report_handler.svh	/^`define UVM_REPORT_HANDLER_SVH$/;"	d
`UVM_REPORT_SERVER_SVH	$UVM_HOME\base\uvm_report_server.svh	/^`define UVM_REPORT_SERVER_SVH$/;"	d
`UVM_RESOURCE_GET_FCNS	$UVM_HOME\base\uvm_resource_specializations.svh	/^`define UVM_RESOURCE_GET_FCNS(base_type)                                               \\$/;"	d
`UVM_SEQ_ITEM_FUNCTION_ERROR	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^`define UVM_SEQ_ITEM_FUNCTION_ERROR "Sequencer interface function not implemented"$/;"	d
`UVM_SEQ_ITEM_GET_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_GET_MASK                 (1<<7)$/;"	d
`UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK       (1<<0)$/;"	d
`UVM_SEQ_ITEM_HAS_DO_AVAILABLE_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_HAS_DO_AVAILABLE_MASK    (1<<3)$/;"	d
`UVM_SEQ_ITEM_ITEM_DONE_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_ITEM_DONE_MASK           (1<<2)$/;"	d
`UVM_SEQ_ITEM_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PEEK_MASK                (1<<8)$/;"	d
`UVM_SEQ_ITEM_PULL_IMP	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PULL_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d
`UVM_SEQ_ITEM_PULL_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PULL_MASK  (`UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK | `UVM_SEQ_ITEM_TRY_NEXT_ITEM_MASK | \\$/;"	d
`UVM_SEQ_ITEM_PUSH_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PUSH_MASK  (`UVM_SEQ_ITEM_PUT_MASK)$/;"	d
`UVM_SEQ_ITEM_PUT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PUT_MASK                 (1<<6)$/;"	d
`UVM_SEQ_ITEM_PUT_RESPONSE_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PUT_RESPONSE_MASK        (1<<5)$/;"	d
`UVM_SEQ_ITEM_TASK_ERROR	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^`define UVM_SEQ_ITEM_TASK_ERROR "Sequencer interface task not implemented"$/;"	d
`UVM_SEQ_ITEM_TRY_NEXT_ITEM_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_TRY_NEXT_ITEM_MASK       (1<<1)$/;"	d
`UVM_SEQ_ITEM_UNI_PULL_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_UNI_PULL_MASK (`UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK | `UVM_SEQ_ITEM_TRY_NEXT_ITEM_MASK | \\$/;"	d
`UVM_SEQ_ITEM_WAIT_FOR_SEQUENCES_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_WAIT_FOR_SEQUENCES_MASK  (1<<4)$/;"	d
`UVM_SEQ_PORT	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_SEQ_PORT(MASK,TYPE_NAME) \\$/;"	d
`UVM_TASK_ERROR	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^`define UVM_TASK_ERROR "TLM interface task not implemented"$/;"	d
`UVM_TLM_ANALYSIS_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_ANALYSIS_MASK              (1<<8)$/;"	d
`UVM_TLM_BLOCKING_GET_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_GET_MASK          (1<<1)$/;"	d
`UVM_TLM_BLOCKING_GET_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_GET_PEEK_MASK    (`UVM_TLM_BLOCKING_GET_MASK    | `UVM_TLM_BLOCKING_PEEK_MASK)$/;"	d
`UVM_TLM_BLOCKING_MASTER_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_MASTER_MASK      (`UVM_TLM_BLOCKING_PUT_MASK       | `UVM_TLM_BLOCKING_GET_MASK | `UVM_TLM_BLOCKING_PEEK_MASK | `UVM_TLM_MASTER_BIT_MASK)$/;"	d
`UVM_TLM_BLOCKING_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_PEEK_MASK         (1<<2)$/;"	d
`UVM_TLM_BLOCKING_PUT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_PUT_MASK          (1<<0)$/;"	d
`UVM_TLM_BLOCKING_SLAVE_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_SLAVE_MASK       (`UVM_TLM_BLOCKING_PUT_MASK       | `UVM_TLM_BLOCKING_GET_MASK | `UVM_TLM_BLOCKING_PEEK_MASK | `UVM_TLM_SLAVE_BIT_MASK)$/;"	d
`UVM_TLM_BLOCKING_TRANSPORT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_TRANSPORT_MASK    (1<<3)$/;"	d
`UVM_TLM_B_MASK	$UVM_HOME\tlm2\uvm_tlm2_defines.svh	/^`define UVM_TLM_B_MASK      (1<<2)$/;"	d
`UVM_TLM_B_TRANSPORT_IMP	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^`define UVM_TLM_B_TRANSPORT_IMP(imp, T, t, delay)                        \\$/;"	d
`UVM_TLM_FIFO_FUNCTION_ERROR	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^`define UVM_TLM_FIFO_FUNCTION_ERROR "fifo channel function not implemented"$/;"	d
`UVM_TLM_FIFO_TASK_ERROR	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^`define UVM_TLM_FIFO_TASK_ERROR "fifo channel task not implemented"$/;"	d
`UVM_TLM_FUNCTION_ERROR	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^`define UVM_TLM_FUNCTION_ERROR "TLM-2 interface function not implemented"$/;"	d
`UVM_TLM_GET_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_GET_MASK                  (`UVM_TLM_BLOCKING_GET_MASK    | `UVM_TLM_NONBLOCKING_GET_MASK)$/;"	d
`UVM_TLM_GET_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_GET_PEEK_MASK             (`UVM_TLM_GET_MASK | `UVM_TLM_PEEK_MASK)$/;"	d
`UVM_TLM_GET_TYPE_NAME	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_TLM_GET_TYPE_NAME(NAME) \\$/;"	d
`UVM_TLM_IMPS_SVH	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_TLM_IMPS_SVH$/;"	d
`UVM_TLM_MASTER_BIT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_MASTER_BIT_MASK            (1<<9)$/;"	d
`UVM_TLM_MASTER_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_MASTER_MASK               (`UVM_TLM_BLOCKING_MASTER_MASK    | `UVM_TLM_NONBLOCKING_MASTER_MASK)$/;"	d
`UVM_TLM_NB_BW_MASK	$UVM_HOME\tlm2\uvm_tlm2_defines.svh	/^`define UVM_TLM_NB_BW_MASK  (1<<1)$/;"	d
`UVM_TLM_NB_FW_MASK	$UVM_HOME\tlm2\uvm_tlm2_defines.svh	/^`define UVM_TLM_NB_FW_MASK  (1<<0)$/;"	d
`UVM_TLM_NB_TRANSPORT_BW_IMP	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^`define UVM_TLM_NB_TRANSPORT_BW_IMP(imp, T, P, t, p, delay) \\$/;"	d
`UVM_TLM_NB_TRANSPORT_FW_IMP	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^`define UVM_TLM_NB_TRANSPORT_FW_IMP(imp, T, P, t, p, delay)              \\$/;"	d
`UVM_TLM_NONBLOCKING_GET_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_GET_MASK       (1<<5)$/;"	d
`UVM_TLM_NONBLOCKING_GET_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_GET_PEEK_MASK (`UVM_TLM_NONBLOCKING_GET_MASK | `UVM_TLM_NONBLOCKING_PEEK_MASK)$/;"	d
`UVM_TLM_NONBLOCKING_MASTER_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_MASTER_MASK   (`UVM_TLM_NONBLOCKING_PUT_MASK    | `UVM_TLM_NONBLOCKING_GET_MASK | `UVM_TLM_NONBLOCKING_PEEK_MASK | `UVM_TLM_MASTER_BIT_MASK)$/;"	d
`UVM_TLM_NONBLOCKING_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_PEEK_MASK      (1<<6)$/;"	d
`UVM_TLM_NONBLOCKING_PUT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_PUT_MASK       (1<<4)$/;"	d
`UVM_TLM_NONBLOCKING_SLAVE_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_SLAVE_MASK    (`UVM_TLM_NONBLOCKING_PUT_MASK    | `UVM_TLM_NONBLOCKING_GET_MASK | `UVM_TLM_NONBLOCKING_PEEK_MASK | `UVM_TLM_SLAVE_BIT_MASK)$/;"	d
`UVM_TLM_NONBLOCKING_TRANSPORT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_TRANSPORT_MASK (1<<7)$/;"	d
`UVM_TLM_PEEK_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_PEEK_MASK                 (`UVM_TLM_BLOCKING_PEEK_MASK   | `UVM_TLM_NONBLOCKING_PEEK_MASK)$/;"	d
`UVM_TLM_PUT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_PUT_MASK                  (`UVM_TLM_BLOCKING_PUT_MASK    | `UVM_TLM_NONBLOCKING_PUT_MASK)$/;"	d
`UVM_TLM_SLAVE_BIT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_SLAVE_BIT_MASK             (1<<10)$/;"	d
`UVM_TLM_SLAVE_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_SLAVE_MASK                (`UVM_TLM_BLOCKING_SLAVE_MASK    | `UVM_TLM_NONBLOCKING_SLAVE_MASK)$/;"	d
`UVM_TLM_TASK_ERROR	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^`define UVM_TLM_TASK_ERROR "TLM-2 interface task not implemented"$/;"	d
`UVM_TLM_TRANSPORT_MASK	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define UVM_TLM_TRANSPORT_MASK            (`UVM_TLM_BLOCKING_TRANSPORT_MASK | `UVM_TLM_NONBLOCKING_TRANSPORT_MASK)$/;"	d
`UVM_TRANSPORT_IMP	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^`define UVM_TRANSPORT_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d
`UVM_USE_PROCESS_CONTAINER	$UVM_HOME\uvm_macros.svh	/^  `define UVM_USE_PROCESS_CONTAINER$/;"	d
`UVM_USE_RESOURCE_CONVERTER	$UVM_HOME\uvm_macros.svh	/^`define UVM_USE_RESOURCE_CONVERTER$/;"	d
`UVM_VERSION_1_1	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_VERSION_1_1$/;"	d
`UVM_VERSION_DEFINES_SVH	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_VERSION_DEFINES_SVH$/;"	d
`UVM_VERSION_STRING	$UVM_HOME\macros\uvm_version_defines.svh	/^`define UVM_VERSION_STRING `"`UVM_NAME``-```UVM_MAJOR_REV``.```UVM_MINOR_REV`UVM_FIX_REV`"$/;"	d
`UVM_VERSION_SVH	$UVM_HOME\base\uvm_version.svh	/^`define UVM_VERSION_SVH$/;"	d
`__built_in	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^         `define __built_in(T) void'(m_uvm_resource_default_converter#(T)::register(`"T`"))$/;"	d
`m_uvm_bottomup_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define m_uvm_bottomup_phase(PHASE,COMP,PREFIX) \\$/;"	d
`m_uvm_component_registry_internal	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_component_registry_internal(T,S) \\$/;"	d
`m_uvm_component_registry_param	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_component_registry_param(T) \\$/;"	d
`m_uvm_get_type_name_func	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_get_type_name_func(T) \\$/;"	d
`m_uvm_object_create_func	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_object_create_func(T) \\$/;"	d
`m_uvm_object_registry_internal	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_object_registry_internal(T,S) \\$/;"	d
`m_uvm_object_registry_param	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_object_registry_param(T) \\$/;"	d
`m_uvm_record_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_int(ARG,FLAG) \\$/;"	d
`m_uvm_record_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_object(ARG,FLAG) \\$/;"	d
`m_uvm_record_qda_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_qda_enum(ARG, FLAG, SZ) \\$/;"	d
`m_uvm_record_qda_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_qda_int(ARG, FLAG, SZ) \\$/;"	d
`m_uvm_record_qda_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_qda_object(ARG, FLAG, SZ) \\$/;"	d
`m_uvm_record_qda_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_qda_string(ARG, FLAG, SZ) \\$/;"	d
`m_uvm_record_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define m_uvm_record_string(ARG,STR,FLAG) \\$/;"	d
`m_uvm_register_sequence	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define m_uvm_register_sequence(TYPE_NAME, SEQUENCER) \\$/;"	d
`m_uvm_task_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define m_uvm_task_phase(PHASE,COMP,PREFIX) \\$/;"	d
`m_uvm_topdown_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define m_uvm_topdown_phase(PHASE,COMP,PREFIX) \\$/;"	d
`uvm_add_to_seq_lib	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_add_to_seq_lib(TYPE,LIBTYPE) \\$/;"	d
`uvm_analysis_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_analysis_imp_decl(SFX) \\$/;"	d
`uvm_blocking_get_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_get_imp_decl(SFX) \\$/;"	d
`uvm_blocking_get_peek_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_get_peek_imp_decl(SFX) \\$/;"	d
`uvm_blocking_master_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_master_imp_decl(SFX) \\$/;"	d
`uvm_blocking_peek_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_peek_imp_decl(SFX) \\$/;"	d
`uvm_blocking_put_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_put_imp_decl(SFX) \\$/;"	d
`uvm_blocking_slave_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_slave_imp_decl(SFX) \\$/;"	d
`uvm_blocking_transport_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_blocking_transport_imp_decl(SFX) \\$/;"	d
`uvm_builtin_bottomup_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define uvm_builtin_bottomup_phase(PHASE) \\$/;"	d
`uvm_builtin_task_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define uvm_builtin_task_phase(PHASE) \\$/;"	d
`uvm_builtin_topdown_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define uvm_builtin_topdown_phase(PHASE) \\$/;"	d
`uvm_cb_trace	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_cb_trace(OBJ,CB,OPER) \/* null *\/$/;"	d
`uvm_cb_trace	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_cb_trace(OBJ,CB,OPER) \\$/;"	d
`uvm_cb_trace_noobj	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_cb_trace_noobj(CB,OPER) \/* null *\/$/;"	d
`uvm_cb_trace_noobj	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_cb_trace_noobj(CB,OPER) \\$/;"	d
`uvm_component_param_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_param_utils(T) \\$/;"	d
`uvm_component_param_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_param_utils(T)$/;"	d
`uvm_component_param_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_param_utils_begin(T) \\$/;"	d
`uvm_component_param_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_param_utils_begin(T)$/;"	d
`uvm_component_registry	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_registry(T,S) \\$/;"	d
`uvm_component_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_utils(T) \\$/;"	d
`uvm_component_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_utils(T)$/;"	d
`uvm_component_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_utils_begin(T) \\$/;"	d
`uvm_component_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_utils_begin(T)$/;"	d
`uvm_component_utils_end	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_utils_end \\$/;"	d
`uvm_component_utils_end	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_component_utils_end$/;"	d
`uvm_create	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_create(SEQ_OR_ITEM) \\$/;"	d
`uvm_create_on	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_create_on(SEQ_OR_ITEM, SEQR) \\$/;"	d
`uvm_create_seq	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_create_seq(UVM_SEQ, SEQR_CONS_IF) \\$/;"	d
`uvm_declare_p_sequencer	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_declare_p_sequencer(SEQUENCER) \\$/;"	d
`uvm_declare_sequence_lib	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_declare_sequence_lib \\$/;"	d
`uvm_delay	$UVM_HOME\uvm_macros.svh	/^`define uvm_delay(TIME) #(TIME);$/;"	d
`uvm_do	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do(SEQ_OR_ITEM) \\$/;"	d
`uvm_do_callbacks	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_do_callbacks(T,CB,METHOD) \\$/;"	d
`uvm_do_callbacks_exit_on	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_do_callbacks_exit_on(T,CB,METHOD,VAL) \\$/;"	d
`uvm_do_obj_callbacks	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_do_obj_callbacks(T,CB,OBJ,METHOD) \\$/;"	d
`uvm_do_obj_callbacks_exit_on	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_do_obj_callbacks_exit_on(T,CB,OBJ,METHOD,VAL) \\$/;"	d
`uvm_do_on	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_on(SEQ_OR_ITEM, SEQR) \\$/;"	d
`uvm_do_on_pri	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_on_pri(SEQ_OR_ITEM, SEQR, PRIORITY) \\$/;"	d
`uvm_do_on_pri_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_on_pri_with(SEQ_OR_ITEM, SEQR, PRIORITY, CONSTRAINTS) \\$/;"	d
`uvm_do_on_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_on_with(SEQ_OR_ITEM, SEQR, CONSTRAINTS) \\$/;"	d
`uvm_do_pri	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_pri(SEQ_OR_ITEM, PRIORITY) \\$/;"	d
`uvm_do_pri_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS) \\$/;"	d
`uvm_do_seq	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_seq(UVM_SEQ, SEQR_CONS_IF) \\$/;"	d
`uvm_do_seq_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_seq_with(UVM_SEQ, SEQR_CONS_IF, CONSTRAINTS) \\$/;"	d
`uvm_do_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_do_with(SEQ_OR_ITEM, CONSTRAINTS) \\$/;"	d
`uvm_end_package	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_end_package \\$/;"	d
`uvm_error	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_error(ID,MSG) \\$/;"	d
`uvm_error_context	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_error_context(ID, MSG, CNTXT) \\$/;"	d
`uvm_fatal	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_fatal(ID,MSG) \\$/;"	d
`uvm_fatal_context	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_fatal_context(ID, MSG, CNTXT) \\$/;"	d
`uvm_field_aa_int_byte	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_byte(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_byte	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_byte(ARG, FLAG)$/;"	d
`uvm_field_aa_int_byte_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_byte_unsigned(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_byte_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_byte_unsigned(ARG, FLAG)$/;"	d
`uvm_field_aa_int_enumkey	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_enumkey(KEY, ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_int(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_int(ARG, FLAG)$/;"	d
`uvm_field_aa_int_int_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_int_unsigned(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_int_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_int_unsigned(ARG, FLAG)$/;"	d
`uvm_field_aa_int_integer	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_integer(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_integer	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_integer(ARG, FLAG)$/;"	d
`uvm_field_aa_int_integer_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_integer_unsigned(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_integer_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_integer_unsigned(ARG, FLAG)$/;"	d
`uvm_field_aa_int_key	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_key(KEY, ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_key	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_key(KEY, ARG, FLAG)$/;"	d
`uvm_field_aa_int_longint	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_longint(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_longint	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_longint(ARG, FLAG)$/;"	d
`uvm_field_aa_int_longint_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_longint_unsigned(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_longint_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_longint_unsigned(ARG, FLAG)$/;"	d
`uvm_field_aa_int_shortint	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_shortint	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint(ARG, FLAG)$/;"	d
`uvm_field_aa_int_shortint_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint_unsigned(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_shortint_unsigned	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint_unsigned(ARG, FLAG)$/;"	d
`uvm_field_aa_int_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_string(ARG, FLAG) \\$/;"	d
`uvm_field_aa_int_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_int_string(ARG, FLAG)$/;"	d
`uvm_field_aa_object_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_object_int(ARG, FLAG) \\$/;"	d
`uvm_field_aa_object_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_object_int(ARG, FLAG)$/;"	d
`uvm_field_aa_object_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_object_string(ARG, FLAG) \\$/;"	d
`uvm_field_aa_object_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_object_string(ARG, FLAG)$/;"	d
`uvm_field_aa_string_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_string_int(ARG, FLAG)$/;"	d
`uvm_field_aa_string_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_string_string(ARG, FLAG) \\$/;"	d
`uvm_field_aa_string_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_aa_string_string(ARG, FLAG)$/;"	d
`uvm_field_array_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_enum(ARG,FLAG)$/;"	d
`uvm_field_array_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_enum(T,ARG,FLAG) \\$/;"	d
`uvm_field_array_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_int(ARG,FLAG) \\$/;"	d
`uvm_field_array_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_int(ARG,FLAG)$/;"	d
`uvm_field_array_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_object(ARG,FLAG) \\$/;"	d
`uvm_field_array_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_object(ARG,FLAG)$/;"	d
`uvm_field_array_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_string(ARG,FLAG) \\$/;"	d
`uvm_field_array_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_array_string(ARG,FLAG)$/;"	d
`uvm_field_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_enum(T,ARG,FLAG) \\$/;"	d
`uvm_field_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_enum(T,ARG,FLAG)$/;"	d
`uvm_field_event	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_event(ARG,FLAG) \\$/;"	d
`uvm_field_event	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_event(ARG,FLAG)$/;"	d
`uvm_field_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_int(ARG,FLAG) \\$/;"	d
`uvm_field_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_int(ARG,FLAG)$/;"	d
`uvm_field_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_object(ARG,FLAG) \\$/;"	d
`uvm_field_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_object(ARG,FLAG)$/;"	d
`uvm_field_queue_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_enum(ARG,FLAG)$/;"	d
`uvm_field_queue_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_enum(T,ARG,FLAG) \\$/;"	d
`uvm_field_queue_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_int(ARG,FLAG) \\$/;"	d
`uvm_field_queue_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_int(ARG,FLAG)$/;"	d
`uvm_field_queue_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_object(ARG,FLAG) \\$/;"	d
`uvm_field_queue_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_object(ARG,FLAG)$/;"	d
`uvm_field_queue_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_string(ARG,FLAG) \\$/;"	d
`uvm_field_queue_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_queue_string(ARG,FLAG)$/;"	d
`uvm_field_real	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_real(ARG,FLAG) \\$/;"	d
`uvm_field_real	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_real(ARG,FLAG)$/;"	d
`uvm_field_sarray_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_enum(ARG,FLAG)$/;"	d
`uvm_field_sarray_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_enum(T,ARG,FLAG) \\$/;"	d
`uvm_field_sarray_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_int(ARG,FLAG) \\$/;"	d
`uvm_field_sarray_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_int(ARG,FLAG)$/;"	d
`uvm_field_sarray_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_object(ARG,FLAG) \\$/;"	d
`uvm_field_sarray_object	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_object(ARG,FLAG)$/;"	d
`uvm_field_sarray_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_string(ARG,FLAG) \\$/;"	d
`uvm_field_sarray_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_sarray_string(ARG,FLAG)$/;"	d
`uvm_field_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_string(ARG,FLAG) \\$/;"	d
`uvm_field_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_string(ARG,FLAG)$/;"	d
`uvm_field_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_utils_begin(T) $/;"	d
`uvm_field_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_utils_begin(T) \\$/;"	d
`uvm_field_utils_end	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_utils_end $/;"	d
`uvm_field_utils_end	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_field_utils_end \\$/;"	d
`uvm_file	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_file ""$/;"	d
`uvm_file	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_file `__FILE__$/;"	d
`uvm_get_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_get_imp_decl(SFX) \\$/;"	d
`uvm_get_peek_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_get_peek_imp_decl(SFX) \\$/;"	d
`uvm_info	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_info(ID,MSG,VERBOSITY) \\$/;"	d
`uvm_info_context	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_info_context(ID, MSG, VERBOSITY, CNTXT) \\$/;"	d
`uvm_line	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_line 0$/;"	d
`uvm_line	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_line `__LINE__$/;"	d
`uvm_master_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_master_imp_decl(SFX) \\$/;"	d
`uvm_new_func	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_new_func \\$/;"	d
`uvm_non_blocking_transport_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_non_blocking_transport_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_get_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_get_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_get_peek_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_get_peek_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_master_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_master_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_peek_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_peek_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_put_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_put_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_slave_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_slave_imp_decl(SFX) \\$/;"	d
`uvm_nonblocking_transport_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_nonblocking_transport_imp_decl(SFX) \\$/;"	d
`uvm_object_param_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_param_utils(T) $/;"	d
`uvm_object_param_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_param_utils(T) \\$/;"	d
`uvm_object_param_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_param_utils_begin(T) $/;"	d
`uvm_object_param_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_param_utils_begin(T) \\$/;"	d
`uvm_object_registry	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_registry(T,S) \\$/;"	d
`uvm_object_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_utils(T) $/;"	d
`uvm_object_utils	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_utils(T) \\$/;"	d
`uvm_object_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_utils_begin(T) $/;"	d
`uvm_object_utils_begin	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_utils_begin(T) \\$/;"	d
`uvm_object_utils_end	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_utils_end \\$/;"	d
`uvm_object_utils_end	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_object_utils_end$/;"	d
`uvm_pack_array	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_array(VAR) \\$/;"	d
`uvm_pack_arrayN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_arrayN(VAR,SIZE) \\$/;"	d
`uvm_pack_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_enum(VAR) \\$/;"	d
`uvm_pack_enumN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_enumN(VAR,SIZE) \\$/;"	d
`uvm_pack_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_int(VAR) \\$/;"	d
`uvm_pack_intN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_intN(VAR,SIZE) \\$/;"	d
`uvm_pack_queue	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_queue(VAR) \\$/;"	d
`uvm_pack_queueN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_queueN(VAR,SIZE) \\$/;"	d
`uvm_pack_real	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_real(VAR) \\$/;"	d
`uvm_pack_sarray	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_sarray(VAR)  \\$/;"	d
`uvm_pack_sarrayN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_sarrayN(VAR,SIZE) \\$/;"	d
`uvm_pack_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_pack_string(VAR) \\$/;"	d
`uvm_package	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_package(PKG) \\$/;"	d
`uvm_peek_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_peek_imp_decl(SFX) \\$/;"	d
`uvm_print_aa_int_key4	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_int_key4(KEY, F, R, P) \\$/;"	d
`uvm_print_aa_int_object	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_int_object(F,FLAG) \\$/;"	d
`uvm_print_aa_int_object3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_int_object3(F, P,FLAG) \\$/;"	d
`uvm_print_aa_string_int	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_string_int(F) \\$/;"	d
`uvm_print_aa_string_int3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_string_int3(F, R, P) \\$/;"	d
`uvm_print_aa_string_object	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_string_object(F,FLAG) \\$/;"	d
`uvm_print_aa_string_object3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_string_object3(F, P,FLAG) \\$/;"	d
`uvm_print_aa_string_string	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_string_string(F) \\$/;"	d
`uvm_print_aa_string_string2	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_aa_string_string2(F, P) \\$/;"	d
`uvm_print_array_int	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_array_int(F, R) \\$/;"	d
`uvm_print_array_int3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_array_int3(F, R, P) \\$/;"	d
`uvm_print_array_object	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_array_object(F,FLAG) \\$/;"	d
`uvm_print_array_object3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_array_object3(F, P,FLAG) \\$/;"	d
`uvm_print_array_string	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_array_string(F) \\$/;"	d
`uvm_print_array_string2	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_array_string2(F, P) \\$/;"	d
`uvm_print_enum	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_enum(T, F, NM, P) \\$/;"	d
`uvm_print_int	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_int(F, R) \\$/;"	d
`uvm_print_int3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_int3(F, R, P) \\$/;"	d
`uvm_print_int4	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_int4(F, R, NM, P) \\$/;"	d
`uvm_print_object	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_object(F) \\$/;"	d
`uvm_print_object2	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_object2(F, P) \\$/;"	d
`uvm_print_object_qda4	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_object_qda4(F, P, T,FLAG) \\$/;"	d
`uvm_print_object_queue	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_object_queue(F,FLAG) \\$/;"	d
`uvm_print_object_queue3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_object_queue3(F, P,FLAG) \\$/;"	d
`uvm_print_qda_enum	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_qda_enum(F, P, T, ET) \\$/;"	d
`uvm_print_qda_int4	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_qda_int4(F, R, P, T) \\$/;"	d
`uvm_print_queue_int	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_queue_int(F, R) \\$/;"	d
`uvm_print_queue_int3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_queue_int3(F, R, P) \\$/;"	d
`uvm_print_sarray_int3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_sarray_int3(F, R, P) \\$/;"	d
`uvm_print_sarray_object	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_sarray_object(F,FLAG) \\$/;"	d
`uvm_print_sarray_object3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_sarray_object3(F, P,FLAG) \\$/;"	d
`uvm_print_sarray_string2	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_sarray_string2(F, P) \\$/;"	d
`uvm_print_string	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_string(F) \\$/;"	d
`uvm_print_string2	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_string2(F, P) \\$/;"	d
`uvm_print_string_qda3	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_string_qda3(F, P, T) \\$/;"	d
`uvm_print_string_queue	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_string_queue(F) \\$/;"	d
`uvm_print_string_queue2	$UVM_HOME\macros\uvm_printer_defines.svh	/^`define uvm_print_string_queue2(F, P) \\$/;"	d
`uvm_put_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_put_imp_decl(SFX) \\$/;"	d
`uvm_rand_send	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_rand_send(SEQ_OR_ITEM) \\$/;"	d
`uvm_rand_send_pri	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_rand_send_pri(SEQ_OR_ITEM, PRIORITY) \\$/;"	d
`uvm_rand_send_pri_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_rand_send_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS) \\$/;"	d
`uvm_rand_send_with	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_rand_send_with(SEQ_OR_ITEM, CONSTRAINTS) \\$/;"	d
`uvm_record_attribute	$UVM_HOME\macros\uvm_object_defines.svh	/^    `define uvm_record_attribute(TR_HANDLE,NAME,VALUE) \\$/;"	d
`uvm_record_field	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_record_field(NAME,VALUE) \\$/;"	d
`uvm_record_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_record_int(NAME,VALUE,SIZE,RADIX) \\$/;"	d
`uvm_record_real	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_record_real(NAME,VALUE) \\$/;"	d
`uvm_record_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_record_string(NAME,VALUE) \\$/;"	d
`uvm_record_time	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_record_time(NAME,VALUE) \\$/;"	d
`uvm_register_cb	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_register_cb(T,CB) \\$/;"	d
`uvm_send	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_send(SEQ_OR_ITEM) \\$/;"	d
`uvm_send_pri	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_send_pri(SEQ_OR_ITEM, PRIORITY) \\$/;"	d
`uvm_sequence_library_package	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequence_library_package(PKG_NAME) \\$/;"	d
`uvm_sequence_library_utils	$UVM_HOME\macros\uvm_sequence_defines.svh	/^`define uvm_sequence_library_utils(TYPE) \\$/;"	d
`uvm_sequence_utils	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequence_utils(TYPE_NAME, SEQUENCER) \\$/;"	d
`uvm_sequence_utils_begin	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequence_utils_begin(TYPE_NAME, SEQUENCER) \\$/;"	d
`uvm_sequence_utils_end	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequence_utils_end \\$/;"	d
`uvm_sequencer_param_utils	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequencer_param_utils(TYPE_NAME) \\$/;"	d
`uvm_sequencer_param_utils_begin	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequencer_param_utils_begin(TYPE_NAME) \\$/;"	d
`uvm_sequencer_utils	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequencer_utils(TYPE_NAME) \\$/;"	d
`uvm_sequencer_utils_begin	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequencer_utils_begin(TYPE_NAME) \\$/;"	d
`uvm_sequencer_utils_end	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_sequencer_utils_end \\$/;"	d
`uvm_set_super_type	$UVM_HOME\macros\uvm_callback_defines.svh	/^`define uvm_set_super_type(T,ST) \\$/;"	d
`uvm_slave_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_slave_imp_decl(SFX) \\$/;"	d
`uvm_transport_imp_decl	$UVM_HOME\macros\uvm_tlm_defines.svh	/^`define uvm_transport_imp_decl(SFX) \\$/;"	d
`uvm_typename	$UVM_HOME\uvm_macros.svh	/^`define uvm_typename(X) $typename(X)$/;"	d
`uvm_typename	$UVM_HOME\uvm_macros.svh	/^`define uvm_typename(X) $typename(X,39)$/;"	d
`uvm_unpack_array	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_array(VAR) \\$/;"	d
`uvm_unpack_arrayN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_arrayN(VAR,SIZE) \\$/;"	d
`uvm_unpack_enum	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_enum(VAR,TYPE) \\$/;"	d
`uvm_unpack_enumN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_enumN(VAR,SIZE,TYPE) \\$/;"	d
`uvm_unpack_int	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_int(VAR) \\$/;"	d
`uvm_unpack_intN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_intN(VAR,SIZE) \\$/;"	d
`uvm_unpack_queue	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_queue(VAR) \\$/;"	d
`uvm_unpack_queueN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_queueN(VAR,SIZE) \\$/;"	d
`uvm_unpack_real	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_real(VAR) \\$/;"	d
`uvm_unpack_sarray	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_sarray(VAR)  \\$/;"	d
`uvm_unpack_sarrayN	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_sarrayN(VAR,SIZE) \\$/;"	d
`uvm_unpack_string	$UVM_HOME\macros\uvm_object_defines.svh	/^`define uvm_unpack_string(VAR) \\$/;"	d
`uvm_update_sequence_lib	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_update_sequence_lib \\$/;"	d
`uvm_update_sequence_lib_and_item	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^`define uvm_update_sequence_lib_and_item(USER_ITEM) \\$/;"	d
`uvm_user_bottomup_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define uvm_user_bottomup_phase(PHASE,COMP,PREFIX) \\$/;"	d
`uvm_user_task_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define uvm_user_task_phase(PHASE,COMP,PREFIX) \\$/;"	d
`uvm_user_topdown_phase	$UVM_HOME\macros\uvm_phase_defines.svh	/^`define uvm_user_topdown_phase(PHASE,COMP,PREFIX) \\$/;"	d
`uvm_warning	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_warning(ID,MSG) \\$/;"	d
`uvm_warning_context	$UVM_HOME\macros\uvm_message_defines.svh	/^`define uvm_warning_context(ID, MSG, CNTXT) \\$/;"	d
a	$UVM_HOME\reg\uvm_reg_map.svh	/^                     string a;$/;"	v
a	$UVM_HOME\reg\uvm_reg_map.svh	/^                    string a;$/;"	v
a	$UVM_HOME\reg\uvm_reg_map.svh	/^                  string a,b;$/;"	v
a	$UVM_HOME\reg\uvm_reg_map.svh	/^                 string a,b;$/;"	v
a	$UVM_HOME\reg\uvm_reg_map.svh	/^               string a;$/;"	v
a	$UVM_HOME\reg\uvm_reg_map.svh	/^             string a,b;$/;"	v
a	$UVM_HOME\reg\uvm_reg_map.svh	/^           string a;$/;"	v
abstract	$UVM_HOME\base\uvm_comparer.svh	/^  bit abstract = 1;$/;"	v
abstract	$UVM_HOME\base\uvm_packer.svh	/^  bit abstract;$/;"	v
abstract	$UVM_HOME\base\uvm_recorder.svh	/^  bit abstract = 1;$/;"	v
abstractions	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^    string abstractions[$];$/;"	v
acc	$UVM_HOME\reg\uvm_reg.svh	/^               string acc = m_fields[i].get_access(uvm_reg_map::backdoor());$/;"	v
acc	$UVM_HOME\reg\uvm_reg.svh	/^      string acc = m_fields[i].get_access(map);$/;"	v
acc	$UVM_HOME\reg\uvm_reg_field.svh	/^            string acc = get_access(rw.map);$/;"	v
acc	$UVM_HOME\reg\uvm_reg_field.svh	/^   string acc = get_access(map);$/;"	v
accept_time	$UVM_HOME\base\uvm_component.svh	/^                                        time accept_time=0);$/;"	v
accept_time	$UVM_HOME\base\uvm_transaction.svh	/^  local time    accept_time=-1;$/;"	v
accept_tr	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::accept_tr (uvm_transaction tr,$/;"	f
accept_tr	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::accept_tr (time accept_time = 0);$/;"	f
access	$UVM_HOME\reg\uvm_mem.svh	/^                        string           access = "RW",$/;"	v
access	$UVM_HOME\reg\uvm_mem.svh	/^                       string           access = "RW",$/;"	v
access	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       string         access,$/;"	v
access	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  string         access,$/;"	v
access_t	$UVM_HOME\base\uvm_resource.svh	/^  } access_t;$/;"	e
action_e	$UVM_HOME\base\uvm_report_catcher.svh	/^  typedef enum { UNKNOWN_ACTION, THROW, CAUGHT} action_e;$/;"	e
actions	$UVM_HOME\base\uvm_globals.svh	/^  string actions[$];$/;"	v
active	$UVM_HOME\comps\uvm_agent.svh	/^    int active;$/;"	v
add	$UVM_HOME\base\uvm_callback.svh	/^  static function void add(T obj, uvm_callback cb, uvm_apprepend ordering=UVM_APPEND);$/;"	f
add	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void add (uvm_component comp);$/;"	f
add	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::add(uvm_phase phase,$/;"	f
add	$UVM_HOME\base\uvm_pool.svh	/^  virtual function void add (KEY key, T item);$/;"	f
add	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   static function void add(uvm_reg rg);$/;"	f
add_	$UVM_HOME\macros\uvm_sequence_defines.svh	/^   static bit add_``TYPE``_to_seq_lib_``LIBTYPE =\\$/;"	v
add_block	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_block (uvm_reg_block blk);$/;"	f
add_by_name	$UVM_HOME\base\uvm_callback.svh	/^  static function void add_by_name(string name,$/;"	f
add_callback	$UVM_HOME\base\uvm_event.svh	/^  virtual function void add_callback (uvm_event_callback cb, bit append=1);$/;"	f
add_coverage	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::add_coverage(uvm_reg_cvr_t models);$/;"	f
add_coverage	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::add_coverage(uvm_reg_cvr_t models);$/;"	f
add_coverage	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_coverage(uvm_reg_cvr_t models);$/;"	f
add_field	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::add_field(uvm_reg_field field);$/;"	f
add_field	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function void add_field  (uvm_reg_field field);$/;"	f
add_field	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::add_field(uvm_vreg_field field);$/;"	f
add_frontdoors	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   local function void add_frontdoors(uvm_reg_map map);$/;"	f
add_hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::add_hdl_path(uvm_hdl_path_slice slices[], string kind = "RTL");$/;"	f
add_hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::add_hdl_path(uvm_hdl_path_slice slices[],$/;"	f
add_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_hdl_path(string path, string kind = "RTL");$/;"	f
add_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::add_hdl_path(string path, string kind = "RTL");$/;"	f
add_hdl_path_slice	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::add_hdl_path_slice(string name,$/;"	f
add_hdl_path_slice	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::add_hdl_path_slice(string name,$/;"	f
add_map	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::add_map(uvm_reg_map map);$/;"	f
add_map	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::add_map(uvm_reg_map map);$/;"	f
add_map	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_map(uvm_reg_map map);$/;"	f
add_mem	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_mem(uvm_mem mem);$/;"	f
add_mem	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::add_mem(uvm_mem mem,$/;"	f
add_parent_map	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::add_parent_map(uvm_reg_map parent_map, uvm_reg_addr_t offset);$/;"	f
add_path	$UVM_HOME\reg\uvm_reg_model.svh	/^   function void add_path(string path,$/;"	f
add_reg	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_reg(uvm_reg rg);$/;"	f
add_reg	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::add_reg(uvm_reg rg, $/;"	f
add_sequence	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::add_sequence(uvm_object_wrapper seq_type);$/;"	f
add_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::add_sequence(string type_name);$/;"	f
add_sequences	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::add_sequences(uvm_object_wrapper seq_types[$]);$/;"	f
add_slice	$UVM_HOME\reg\uvm_reg_model.svh	/^   function void add_slice(uvm_hdl_path_slice slice);$/;"	f
add_submap	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::add_submap (uvm_reg_map child_map,$/;"	f
add_typewide_sequence	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^  static function bit add_typewide_sequence(string type_name); \\$/;"	f
add_typewide_sequence	$UVM_HOME\macros\uvm_sequence_defines.svh	/^   static function void add_typewide_sequence(uvm_object_wrapper seq_type); \\$/;"	f
add_typewide_sequence	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::add_typewide_sequence(uvm_object_wrapper seq_type);$/;"	f
add_typewide_sequences	$UVM_HOME\macros\uvm_sequence_defines.svh	/^   static function void add_typewide_sequences(uvm_object_wrapper seq_types[$]); \\$/;"	f
add_typewide_sequences	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::add_typewide_sequences(uvm_object_wrapper seq_types[$]);$/;"	f
add_uvm_phases	$UVM_HOME\base\uvm_domain.svh	/^  static function void add_uvm_phases(uvm_phase schedule);$/;"	f
add_vreg	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::add_vreg(uvm_vreg vreg);$/;"	f
addr	$UVM_HOME\reg\uvm_reg_map.svh	/^  int unsigned addr;$/;"	v
addr	$UVM_HOME\reg\uvm_reg_predictor.svh	/^   bit addr[uvm_reg_addr_t];$/;"	v
adjust_name	$UVM_HOME\base\uvm_printer.svh	/^function string uvm_printer::adjust_name(string id, byte scope_separator=".");$/;"	f
all_args	$UVM_HOME\base\uvm_root.svh	/^  string all_args[$];$/;"	v
all_dropped	$UVM_HOME\base\uvm_component.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object source_obj, $/;"	t
all_dropped	$UVM_HOME\base\uvm_objection.svh	/^  event all_dropped;$/;"	v
all_dropped	$UVM_HOME\base\uvm_objection.svh	/^  virtual task all_dropped (uvm_object obj, uvm_object source_obj, $/;"	t
all_dropped	$UVM_HOME\base\uvm_objection.svh	/^  virtual task all_dropped (uvm_object obj,$/;"	t
all_dropped	$UVM_HOME\base\uvm_objection.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object obj, $/;"	t
alloc_mode_e	$UVM_HOME\reg\uvm_mem_mam.svh	/^   typedef enum {GREEDY, THRIFTY} alloc_mode_e;$/;"	e
allocate	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_mem_region uvm_vreg::allocate(longint unsigned n,$/;"	f
analysis_write	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::analysis_write(uvm_sequence_item t);$/;"	f
analysis_write	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::analysis_write(uvm_sequence_item t);$/;"	f
apply_config_settings	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::apply_config_settings (bit verbose=0);$/;"	f
arb_time	$UVM_HOME\seq\uvm_sequencer.svh	/^  time arb_time;$/;"	v
args	$UVM_HOME\base\uvm_component.svh	/^  string args[$];$/;"	v
args	$UVM_HOME\base\uvm_report_handler.svh	/^       string args[$];$/;"	v
args	$UVM_HOME\base\uvm_root.svh	/^  string args[$];$/;"	v
array_warning_done	$UVM_HOME\base\uvm_misc.svh	/^  bit          array_warning_done;$/;"	v
arraytype	$UVM_HOME\base\uvm_printer.svh	/^                                                   string arraytype="array",$/;"	v
arraytype	$UVM_HOME\base\uvm_printer.svh	/^                                               string arraytype="array",$/;"	v
at_threshold	$UVM_HOME\base\uvm_barrier.svh	/^  local  bit       at_threshold;$/;"	v
auto_reset	$UVM_HOME\base\uvm_barrier.svh	/^  local  bit       auto_reset;$/;"	v
avail_sequence_count	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int avail_sequence_count;$/;"	v
avail_sequences	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  integer avail_sequences[$];$/;"	v
b	$UVM_HOME\base\uvm_packer.svh	/^  byte b;$/;"	v
b_transport	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^  virtual task b_transport(T t, uvm_tlm_time delay);$/;"	t
b_transport	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^  task b_transport(T t, uvm_tlm_time delay);                              \\$/;"	t
backdoor	$UVM_HOME\reg\uvm_reg_map.svh	/^   static function uvm_reg_map backdoor();$/;"	f
backdoor_read	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::backdoor_read(uvm_reg_item rw);$/;"	t
backdoor_read	$UVM_HOME\reg\uvm_reg.svh	/^task  uvm_reg::backdoor_read (uvm_reg_item rw);$/;"	t
backdoor_read_func	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_status_e uvm_mem::backdoor_read_func(uvm_reg_item rw);$/;"	f
backdoor_read_func	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_status_e uvm_reg::backdoor_read_func(uvm_reg_item rw);$/;"	f
backdoor_watch	$UVM_HOME\reg\uvm_reg.svh	/^   virtual task  backdoor_watch(); endtask$/;"	t
backdoor_write	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::backdoor_write(uvm_reg_item rw);$/;"	t
backdoor_write	$UVM_HOME\reg\uvm_reg.svh	/^task  uvm_reg::backdoor_write(uvm_reg_item rw);$/;"	t
bad_side_effect	$UVM_HOME\reg\uvm_reg_field.svh	/^   bit bad_side_effect;$/;"	v
banner	$UVM_HOME\base\uvm_factory.svh	/^    bit banner;$/;"	v
base	$UVM_HOME\base\uvm_root.svh	/^      string base, extval;$/;"	v
bash_kth_bit	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^   task bash_kth_bit(uvm_reg         rg,$/;"	t
bd_kind	$UVM_HOME\reg\uvm_reg_item.svh	/^  string bd_kind;$/;"	v
begin_child_tr	$UVM_HOME\base\uvm_component.svh	/^function integer uvm_component::begin_child_tr (uvm_transaction tr,$/;"	f
begin_child_tr	$UVM_HOME\base\uvm_transaction.svh	/^function integer uvm_transaction::begin_child_tr (time begin_time=0,$/;"	f
begin_elements	$UVM_HOME\base\uvm_printer.svh	/^  int begin_elements = 5;$/;"	v
begin_time	$UVM_HOME\base\uvm_component.svh	/^                                          time begin_time=0);$/;"	v
begin_time	$UVM_HOME\base\uvm_component.svh	/^                                          time begin_time=0,$/;"	v
begin_time	$UVM_HOME\base\uvm_component.svh	/^                                    time begin_time=0,$/;"	v
begin_time	$UVM_HOME\base\uvm_recorder.svh	/^                                     time begin_time=0);$/;"	v
begin_time	$UVM_HOME\base\uvm_transaction.svh	/^  local time    begin_time=-1;$/;"	v
begin_tr	$UVM_HOME\base\uvm_component.svh	/^function integer uvm_component::begin_tr (uvm_transaction tr,$/;"	f
begin_tr	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function integer begin_tr(string txtype,$/;"	f
begin_tr	$UVM_HOME\base\uvm_transaction.svh	/^function integer uvm_transaction::begin_tr (time begin_time=0); $/;"	f
big_endian	$UVM_HOME\base\uvm_packer.svh	/^  bit big_endian = 1;$/;"	v
bin_radix	$UVM_HOME\base\uvm_printer.svh	/^  string bin_radix = "'b";$/;"	v
bit	$UVM_HOME\base\uvm_globals.svh	/^ function automatic bit uvm_string_to_action (string action_str, output uvm_action action);$/;"	f
bit	$UVM_HOME\base\uvm_misc.svh	/^function automatic bit uvm_has_wildcard (string arg);$/;"	f
bit	$UVM_HOME\reg\uvm_mem_mam.svh	/^function bit [63:0] uvm_mem_region::get_end_offset();$/;"	f
bit	$UVM_HOME\reg\uvm_mem_mam.svh	/^function bit [63:0] uvm_mem_region::get_start_offset();$/;"	f
bit	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function bit [63:0] get_address();$/;"	f
bit_size	$UVM_HOME\base\uvm_packer.svh	/^  int bit_size;$/;"	v
bit_val	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^      bit bit_val;$/;"	v
bitstream	$UVM_HOME\base\uvm_packer.svh	/^  static bit bitstream[];   \/\/ local bits for (un)pack_bytes$/;"	v
blank	$UVM_HOME\base\uvm_objection.svh	/^    static string blank="                                                                                   ";$/;"	v
blanks	$UVM_HOME\base\uvm_callback.svh	/^    string blanks = "                             ";$/;"	v
blk_maps	$UVM_HOME\reg\uvm_reg_block.svh	/^   string blk_maps[];$/;"	v
blks	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int unsigned   blks[uvm_reg_block];$/;"	v
bmatches	$UVM_HOME\base\uvm_misc.svh	/^  int  bmatches;$/;"	v
body	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_mem_walk_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_reg_hw_reset_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_reg_mem_built_in_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^    virtual task body();$/;"	t
body	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task body();$/;"	t
body	$UVM_HOME\reg\uvm_reg_sequence.svh	/^  virtual task body();$/;"	t
body	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task body();$/;"	t
body	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^  task body();$/;"	t
body	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^task body();$/;"	t
body	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual task body();$/;"	t
body	$UVM_HOME\seq\uvm_sequence_library.svh	/^task uvm_sequence_library::body();$/;"	t
bracket_match	$UVM_HOME\base\uvm_misc.svh	/^  byte bracket_match;$/;"	v
build	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::build();$/;"	f
build	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual function void build();$/;"	f
build	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function void build();$/;"	f
build	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::build();$/;"	f
build_coverage	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_cvr_t uvm_mem::build_coverage(uvm_reg_cvr_t models);$/;"	f
build_coverage	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_cvr_t uvm_reg::build_coverage(uvm_reg_cvr_t models);$/;"	f
build_coverage	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_cvr_t uvm_reg_block::build_coverage(uvm_reg_cvr_t models);$/;"	f
build_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::build_phase(uvm_phase phase);$/;"	f
build_phase	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function void build_phase(uvm_phase phase);$/;"	f
build_phase	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::build_phase(uvm_phase phase);$/;"	f
build_phase	$UVM_HOME\comps\uvm_agent.svh	/^  function void build_phase(uvm_phase phase);$/;"	f
build_phase	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::build_phase(uvm_phase phase);$/;"	f
build_phase	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::build_phase(uvm_phase phase);$/;"	f
build_phase	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  function void build_phase(uvm_phase phase);$/;"	f
burst_read	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::burst_read(output uvm_status_e       status,$/;"	t
burst_read	$UVM_HOME\reg\uvm_mem_mam.svh	/^task uvm_mem_region::burst_read(output uvm_status_e       status,$/;"	t
burst_write	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::burst_write(output uvm_status_e       status,$/;"	t
burst_write	$UVM_HOME\reg\uvm_mem_mam.svh	/^task uvm_mem_region::burst_write(output uvm_status_e       status,$/;"	t
bus2reg	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  virtual function void bus2reg(uvm_sequence_item bus_item,$/;"	f
bus_sz	$UVM_HOME\reg\uvm_reg_field.svh	/^        int bus_sz = bus_width*8;$/;"	v
bus_width	$UVM_HOME\reg\uvm_reg_field.svh	/^     int bus_width = local_map.get_n_bytes();$/;"	v
bus_width	$UVM_HOME\reg\uvm_reg_map.svh	/^   int bus_width = get_n_bytes(UVM_NO_HIER);$/;"	v
bus_width	$UVM_HOME\reg\uvm_reg_map.svh	/^   int unsigned bus_width;$/;"	v
bus_width	$UVM_HOME\reg\uvm_reg_map.svh	/^  int unsigned       bus_width  = get_n_bytes();$/;"	v
byte_addressing	$UVM_HOME\reg\uvm_reg_block.svh	/^                                                  bit byte_addressing = 1);$/;"	v
byte_addressing	$UVM_HOME\reg\uvm_reg_block.svh	/^                                               bit byte_addressing=1);$/;"	v
byte_addressing	$UVM_HOME\reg\uvm_reg_map.svh	/^                                     bit              byte_addressing=1);$/;"	v
byte_addressing	$UVM_HOME\reg\uvm_reg_map.svh	/^                                  bit byte_addressing = 1);$/;"	v
byte_size	$UVM_HOME\base\uvm_packer.svh	/^  byte  byte_size     = 8;  \/\/set up bytesize for endianess$/;"	v
byte_size	$UVM_HOME\base\uvm_packer.svh	/^  int byte_size;$/;"	v
c	$UVM_HOME\base\uvm_misc.svh	/^  byte c;$/;"	v
calculate_max_widths	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_table_printer::calculate_max_widths();$/;"	f
call_pre_post	$UVM_HOME\seq\uvm_sequence_base.svh	/^                      bit call_pre_post = 1);$/;"	v
callback_mode	$UVM_HOME\base\uvm_callback.svh	/^  function bit callback_mode(int on=-1);$/;"	f
caller	$UVM_HOME\reg\uvm_mem.svh	/^                                                          string caller = "");$/;"	v
caller	$UVM_HOME\reg\uvm_reg.svh	/^                                                                  string caller = "");$/;"	v
can_get	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit can_get(); return imp.can_get``SFX(); endfunction$/;"	f
can_get	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit can_get();$/;"	f
can_get	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit can_get();$/;"	f
can_get	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit can_get();$/;"	f
can_get	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit can_get(); \\$/;"	f
can_peek	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit can_peek(); return imp.can_peek``SFX(); endfunction$/;"	f
can_peek	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit can_peek();$/;"	f
can_peek	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit can_peek();$/;"	f
can_peek	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit can_peek();$/;"	f
can_peek	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit can_peek(); \\$/;"	f
can_put	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit can_put(); return imp.can_put``SFX(); endfunction$/;"	f
can_put	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit can_put();$/;"	f
can_put	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit can_put();$/;"	f
can_put	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit can_put();$/;"	f
can_put	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit can_put(); \\$/;"	f
cancel	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function void cancel ();$/;"	f
cancel	$UVM_HOME\base\uvm_event.svh	/^  virtual function void cancel ();$/;"	f
cbq	$UVM_HOME\base\uvm_callback.svh	/^    string cbq[$];$/;"	v
ch	$UVM_HOME\base\uvm_objection.svh	/^    string ch;$/;"	v
chars	$UVM_HOME\base\uvm_cmdline_processor.svh	/^    int chars = match.len();$/;"	v
check	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::check();               return; endfunction$/;"	f
check	$UVM_HOME\base\uvm_spell_chkr.svh	/^  static function bit check (tab_t strtab, string s);$/;"	f
check_config_usage	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::check_config_usage ( bit recurse=1 );$/;"	f
check_data_width	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit uvm_reg_block::check_data_width(int unsigned width);$/;"	f
check_handle_kind	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function integer check_handle_kind (string htype, integer handle);$/;"	f
check_inst_override_exists	$UVM_HOME\base\uvm_factory.svh	/^function bit uvm_factory::check_inst_override_exists (uvm_object_wrapper original_type,$/;"	f
check_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::check_phase(uvm_phase phase);$/;"	f
check_phase	$UVM_HOME\reg\uvm_reg_predictor.svh	/^  virtual function void check_phase(uvm_phase phase);$/;"	f
check_port_connections	$UVM_HOME\comps\uvm_push_driver.svh	/^  function void check_port_connections();$/;"	f
check_registration	$UVM_HOME\base\uvm_callback.svh	/^  function bit check_registration(uvm_object obj, uvm_callback cb);$/;"	f
check_type	$UVM_HOME\base\uvm_comparer.svh	/^  bit check_type = 1;$/;"	v
chr__	$UVM_HOME\macros\uvm_object_defines.svh	/^    bit [7:0] chr__; \\$/;"	v
clear	$UVM_HOME\base\uvm_misc.svh	/^  function void clear();$/;"	f
clear	$UVM_HOME\base\uvm_objection.svh	/^    function void clear();$/;"	f
clear	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void clear(uvm_object obj=null);$/;"	f
clear	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::clear(uvm_phase_state state = UVM_PHASE_DORMANT);$/;"	f
clear_extension	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void clear_extension(uvm_tlm_extension_base ext_handle);$/;"	f
clear_extensions	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void clear_extensions();$/;"	f
clear_hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::clear_hdl_path(string kind = "RTL");$/;"	f
clear_hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::clear_hdl_path(string kind = "RTL");$/;"	f
clear_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::clear_hdl_path(string kind = "RTL");$/;"	f
clear_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::clear_hdl_path(string kind = "RTL");$/;"	f
clear_response_queue	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void clear_response_queue();$/;"	f
clear_successors	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::clear_successors(uvm_phase_state state = UVM_PHASE_DORMANT, $/;"	f
clone	$UVM_HOME\base\uvm_component.svh	/^                                                  bit clone=1);$/;"	v
clone	$UVM_HOME\base\uvm_component.svh	/^                                               bit clone = 1);$/;"	v
clone	$UVM_HOME\base\uvm_component.svh	/^   bit clone;$/;"	v
clone	$UVM_HOME\base\uvm_component.svh	/^function uvm_object  uvm_component::clone ();$/;"	f
clone	$UVM_HOME\base\uvm_globals.svh	/^                                 bit clone=1);$/;"	v
clone	$UVM_HOME\base\uvm_misc.svh	/^  bit             clone = 1;$/;"	v
clone	$UVM_HOME\base\uvm_object.svh	/^                                                  bit         clone=1,$/;"	v
clone	$UVM_HOME\base\uvm_object.svh	/^                                             bit        clone=1,$/;"	v
clone	$UVM_HOME\base\uvm_object.svh	/^function uvm_object uvm_object::clone();$/;"	f
clone	$UVM_HOME\comps\uvm_policies.svh	/^  static function T clone(input T from);$/;"	f
clone	$UVM_HOME\comps\uvm_policies.svh	/^  static function uvm_object clone(input T from);$/;"	f
clone	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_object uvm_mem::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_object uvm_reg::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_object uvm_reg_block::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_object uvm_reg_field::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_reg_file.svh	/^function uvm_object uvm_reg_file::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_object uvm_reg_map::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_object uvm_vreg::clone();$/;"	f
clone	$UVM_HOME\reg\uvm_vreg_field.svh	/^function uvm_object uvm_vreg_field::clone();$/;"	f
cnt	$UVM_HOME\base\uvm_heartbeat.svh	/^  int  cnt [uvm_object];$/;"	v
cnt	$UVM_HOME\base\uvm_pool.svh	/^    int cnt;$/;"	v
cnt	$UVM_HOME\base\uvm_report_server.svh	/^        int cnt;$/;"	v
cnt	$UVM_HOME\base\uvm_report_server.svh	/^      int cnt;$/;"	v
cnt	$UVM_HOME\macros\uvm_object_defines.svh	/^                int cnt; \\$/;"	v
cnt	$UVM_HOME\macros\uvm_object_defines.svh	/^              int cnt; \\$/;"	v
cnt	$UVM_HOME\macros\uvm_object_defines.svh	/^            int cnt; \\$/;"	v
cnt__	$UVM_HOME\macros\uvm_object_defines.svh	/^     int cnt__ = packer.count + SIZE; \\$/;"	v
comp	$UVM_HOME\base\uvm_component.svh	/^    string comp;$/;"	v
comp	$UVM_HOME\comps\uvm_policies.svh	/^  static function bit comp(T a, T b);$/;"	f
comp	$UVM_HOME\comps\uvm_policies.svh	/^  static function bit comp(input T a, input T b);$/;"	f
comp_path	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  string comp_path;$/;"	v
compare	$UVM_HOME\base\uvm_object.svh	/^function bit  uvm_object::compare (uvm_object rhs,$/;"	f
compare_field	$UVM_HOME\base\uvm_comparer.svh	/^  virtual function bit compare_field (string name, $/;"	f
compare_field_int	$UVM_HOME\base\uvm_comparer.svh	/^  virtual function bit compare_field_int (string name, $/;"	f
compare_field_real	$UVM_HOME\base\uvm_comparer.svh	/^  virtual function bit compare_field_real (string name, $/;"	f
compare_object	$UVM_HOME\base\uvm_comparer.svh	/^  virtual function bit compare_object (string name,$/;"	f
compare_string	$UVM_HOME\base\uvm_comparer.svh	/^  virtual function bit compare_string (string name,$/;"	f
compose_message	$UVM_HOME\base\uvm_report_server.svh	/^  virtual function string compose_message($/;"	f
composed_message	$UVM_HOME\base\uvm_report_server.svh	/^      string composed_message,$/;"	v
configure	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::configure(uvm_reg_block  parent,$/;"	f
configure	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::configure (uvm_reg_block blk_parent,$/;"	f
configure	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::configure(uvm_reg_block parent=null, string hdl_path="");$/;"	f
configure	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::configure(uvm_reg        parent,$/;"	f
configure	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::configure(uvm_reg_block blk_parent, uvm_reg_file regfile_parent, string hdl_path = "");$/;"	f
configure	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   function void configure (uvm_reg idx,$/;"	f
configure	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::configure(uvm_reg_block    parent,$/;"	f
configure	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::configure(uvm_reg_block      parent,$/;"	f
configure	$UVM_HOME\reg\uvm_vreg_field.svh	/^function void uvm_vreg_field::configure(uvm_vreg  parent,$/;"	f
configure_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::configure_phase(uvm_phase phase);      return; endtask$/;"	t
connect	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::connect();             return; endfunction$/;"	f
connect	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function void connect (this_type provider);$/;"	f
connect	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^   function void connect(this_type provider);$/;"	f
connect	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f
connect_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::connect_phase(uvm_phase phase);$/;"	f
connect_phase	$UVM_HOME\comps\uvm_algorithmic_comparator.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f
connect_phase	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f
connect_phase	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::connect_phase(uvm_phase phase);$/;"	f
connect_phase	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f
contxt	$UVM_HOME\base\uvm_registry.svh	/^                            string contxt="");$/;"	v
convert2string	$UVM_HOME\base\uvm_object.svh	/^function string uvm_object::convert2string();$/;"	f
convert2string	$UVM_HOME\base\uvm_objection.svh	/^  function string convert2string();$/;"	f
convert2string	$UVM_HOME\base\uvm_phase.svh	/^  function string convert2string();$/;"	f
convert2string	$UVM_HOME\base\uvm_queue.svh	/^  virtual function string convert2string();$/;"	f
convert2string	$UVM_HOME\base\uvm_resource.svh	/^  function string convert2string();$/;"	f
convert2string	$UVM_HOME\base\uvm_resource_specializations.svh	/^  function string convert2string();$/;"	f
convert2string	$UVM_HOME\comps\uvm_pair.svh	/^  virtual function string convert2string;$/;"	f
convert2string	$UVM_HOME\comps\uvm_policies.svh	/^  static function string convert2string(input T t);$/;"	f
convert2string	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^   virtual function string convert2string(T val);   $/;"	f
convert2string	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^   virtual function string convert2string(T val);$/;"	f
convert2string	$UVM_HOME\reg\uvm_mem.svh	/^function string uvm_mem::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_mem_mam.svh	/^function string uvm_mem_mam::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_mem_mam.svh	/^function string uvm_mem_region::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_reg.svh	/^function string uvm_reg::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_reg_block.svh	/^function string uvm_reg_block::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_reg_field.svh	/^function string uvm_reg_field::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_reg_file.svh	/^function string uvm_reg_file::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_reg_item.svh	/^  virtual function string convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_reg_map.svh	/^function string uvm_reg_map::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_vreg.svh	/^function string uvm_vreg::convert2string();$/;"	f
convert2string	$UVM_HOME\reg\uvm_vreg_field.svh	/^function string uvm_vreg_field::convert2string();$/;"	f
convert2string	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function string uvm_sequencer_base::convert2string();$/;"	f
convert2string	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function string convert2string();$/;"	f
copy	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::copy (uvm_object rhs);$/;"	f
copy_id_counts	$UVM_HOME\base\uvm_report_server.svh	/^  function void copy_id_counts(uvm_report_server dst);$/;"	f
copy_severity_counts	$UVM_HOME\base\uvm_report_server.svh	/^  function void copy_severity_counts(uvm_report_server dst);$/;"	f
count	$UVM_HOME\base\uvm_heartbeat.svh	/^                                 int count);$/;"	v
count	$UVM_HOME\base\uvm_heartbeat.svh	/^                                int count);$/;"	v
count	$UVM_HOME\base\uvm_misc.svh	/^  int unsigned count [string];$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                                         int count=1);$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                                        int count=1);$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                                 int count);$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                                int count);$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                             int count,$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                            int count);$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                         int count=1);$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                        int count=1,$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^                       int count=1,$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^      int count = m_source_count[obj];$/;"	v
count	$UVM_HOME\base\uvm_objection.svh	/^    int    count;$/;"	v
count	$UVM_HOME\base\uvm_packer.svh	/^  int count;                \/\/ used to count the number of packed bits$/;"	v
count	$UVM_HOME\base\uvm_phase.svh	/^                                                   int count=1);$/;"	v
count	$UVM_HOME\base\uvm_phase.svh	/^                                                  int count=1);$/;"	v
count	$UVM_HOME\base\uvm_phase.svh	/^                                                int count=1);$/;"	v
count	$UVM_HOME\base\uvm_phase.svh	/^                                               int count=1);$/;"	v
count	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int count = -1;$/;"	v
counter	$UVM_HOME\seq\uvm_sequence_library.svh	/^  static int unsigned counter;$/;"	v
cover_on	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int            cover_on;$/;"	v
cpath	$UVM_HOME\base\uvm_objection.svh	/^      int cpath = 0, last_dot=0;$/;"	v
crc1	$UVM_HOME\base\uvm_misc.svh	/^  bit [31:0]   crc1;$/;"	v
create	$UVM_HOME\base\uvm_barrier.svh	/^  virtual  function uvm_object create(string name=""); $/;"	f
create	$UVM_HOME\base\uvm_component.svh	/^function uvm_object  uvm_component::create (string name =""); $/;"	f
create	$UVM_HOME\base\uvm_event.svh	/^  virtual function uvm_object create(string name=""); $/;"	f
create	$UVM_HOME\base\uvm_event_callback.svh	/^  virtual function uvm_object create (string name=""); $/;"	f
create	$UVM_HOME\base\uvm_object.svh	/^  virtual function uvm_object create (string name=""); return null; endfunction$/;"	f
create	$UVM_HOME\base\uvm_objection.svh	/^  function uvm_object create (string name="");$/;"	f
create	$UVM_HOME\base\uvm_pool.svh	/^  virtual function uvm_object create (string name=""); $/;"	f
create	$UVM_HOME\base\uvm_queue.svh	/^  virtual function uvm_object create (string name=""); $/;"	f
create	$UVM_HOME\base\uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	f
create	$UVM_HOME\base\uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	f
create	$UVM_HOME\macros\uvm_object_defines.svh	/^   function uvm_object create (string name=""); \\$/;"	f
create	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^  function uvm_object create (string name="");$/;"	f
create	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function uvm_object create (string name="");$/;"	f
create	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  function uvm_object create (string name=""); $/;"	f
create	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function uvm_object create (string name="");$/;"	f
create_aliased_exports	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  function void create_aliased_exports();$/;"	f
create_and_start_sequence_by_name	$UVM_HOME\seq\uvm_sequence_base.svh	/^  task create_and_start_sequence_by_name(string seq_name);$/;"	t
create_component	$UVM_HOME\base\uvm_component.svh	/^function uvm_component uvm_component::create_component (string requested_type_name,$/;"	f
create_component	$UVM_HOME\base\uvm_factory.svh	/^  virtual function uvm_component create_component (string name, $/;"	f
create_component	$UVM_HOME\base\uvm_registry.svh	/^  virtual function uvm_component create_component (string name,$/;"	f
create_component_by_name	$UVM_HOME\base\uvm_factory.svh	/^function uvm_component uvm_factory::create_component_by_name (string requested_type_name,  $/;"	f
create_component_by_type	$UVM_HOME\base\uvm_factory.svh	/^function uvm_component uvm_factory::create_component_by_type (uvm_object_wrapper requested_type,  $/;"	f
create_item	$UVM_HOME\seq\uvm_sequence_base.svh	/^  protected function uvm_sequence_item create_item(uvm_object_wrapper type_var, $/;"	f
create_map	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::create_map(string name,$/;"	f
create_object	$UVM_HOME\base\uvm_component.svh	/^function uvm_object uvm_component::create_object (string requested_type_name,$/;"	f
create_object	$UVM_HOME\base\uvm_factory.svh	/^  virtual function uvm_object create_object (string name="");$/;"	f
create_object	$UVM_HOME\base\uvm_registry.svh	/^  virtual function uvm_object create_object(string name="");$/;"	f
create_object_by_name	$UVM_HOME\base\uvm_factory.svh	/^function uvm_object uvm_factory::create_object_by_name (string requested_type_name,  $/;"	f
create_object_by_type	$UVM_HOME\base\uvm_factory.svh	/^function uvm_object uvm_factory::create_object_by_type (uvm_object_wrapper requested_type,  $/;"	f
create_stream	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function integer create_stream (string name,$/;"	f
create_type_by_name	$UVM_HOME\base\uvm_misc.svh	/^  static function TYPE create_type_by_name(string type_name, string contxt);$/;"	f
curr	$UVM_HOME\macros\uvm_printer_defines.svh	/^    int curr, max__; \\$/;"	v
curr	$UVM_HOME\macros\uvm_printer_defines.svh	/^    int curr, max__; max__=0; curr=0; \\$/;"	v
curr_byte	$UVM_HOME\reg\uvm_reg_map.svh	/^  int unsigned       curr_byte;$/;"	v
curr_obj_name	$UVM_HOME\base\uvm_objection.svh	/^    string curr_obj_name;$/;"	v
current_byte	$UVM_HOME\base\uvm_misc.svh	/^  bit [7:0]    current_byte;$/;"	v
current_grabber	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::current_grabber();$/;"	f
cycle_check	$UVM_HOME\base\uvm_misc.svh	/^  bit             cycle_check[uvm_object];$/;"	v
d	$UVM_HOME\base\uvm_spell_chkr.svh	/^    int d[];$/;"	v
dash	$UVM_HOME\base\uvm_factory.svh	/^    string dash = "---------------------------------------------------------------------------------------------------";$/;"	v
dash	$UVM_HOME\base\uvm_factory.svh	/^  string dash = "---------------------------------------------------------------------------------------------------";$/;"	v
dash	$UVM_HOME\base\uvm_printer.svh	/^  static string dash; \/\/ = "---------------------------------------------------------------------------------------------------";$/;"	v
dash_id	$UVM_HOME\base\uvm_printer.svh	/^      string dash_id, dash_typ, dash_sz;$/;"	v
dashes	$UVM_HOME\base\uvm_printer.svh	/^  string dashes;$/;"	v
debug_connected_to	$UVM_HOME\base\uvm_port_base.svh	/^  function void debug_connected_to (int level=0, int max_level=-1);$/;"	f
debug_create_by_name	$UVM_HOME\base\uvm_factory.svh	/^function void  uvm_factory::debug_create_by_name (string requested_type_name,$/;"	f
debug_create_by_type	$UVM_HOME\base\uvm_factory.svh	/^function void  uvm_factory::debug_create_by_type (uvm_object_wrapper requested_type,$/;"	f
debug_provided_to	$UVM_HOME\base\uvm_port_base.svh	/^  function void debug_provided_to  (int level=0, int max_level=-1);$/;"	f
debug_report_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^  static function void debug_report_catcher(int what= 0);$/;"	f
dec_radix	$UVM_HOME\base\uvm_printer.svh	/^  string dec_radix = "'d";$/;"	v
decode	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual function void decode(ref uvm_reg_data_t data[]);$/;"	f
decr	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function void decr(real t, time scaled, real secs);$/;"	f
default_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^   local string         default_hdl_path = "RTL";$/;"	v
default_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^   local string            default_hdl_path = "RTL";$/;"	v
default_precedence	$UVM_HOME\base\uvm_resource.svh	/^  static int unsigned default_precedence = 1000;$/;"	v
define_access	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::define_access(string name);$/;"	f
define_domain	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::define_domain(uvm_domain domain);$/;"	f
delete	$UVM_HOME\base\uvm_callback.svh	/^  static function void delete(T obj, uvm_callback cb);$/;"	f
delete	$UVM_HOME\base\uvm_misc.svh	/^  function void delete(uvm_object v);$/;"	f
delete	$UVM_HOME\base\uvm_pool.svh	/^  virtual function void delete (KEY key);$/;"	f
delete	$UVM_HOME\base\uvm_pool.svh	/^  virtual function void delete (string key);$/;"	f
delete	$UVM_HOME\base\uvm_queue.svh	/^  virtual function void delete (int index=-1);$/;"	f
delete	$UVM_HOME\reg\uvm_reg.svh	/^                                         bit    delete = 0);$/;"	v
delete	$UVM_HOME\reg\uvm_reg.svh	/^                                bit    delete = 0);$/;"	v
delete	$UVM_HOME\reg\uvm_reg_field.svh	/^                                         bit    delete = 0);$/;"	v
delete	$UVM_HOME\reg\uvm_reg_field.svh	/^                                      bit    delete = 0);$/;"	v
delete_by_name	$UVM_HOME\base\uvm_callback.svh	/^  static function void delete_by_name(string name, uvm_callback cb,$/;"	f
delete_callback	$UVM_HOME\base\uvm_event.svh	/^  virtual function void delete_callback (uvm_event_callback cb);$/;"	f
depth	$UVM_HOME\base\uvm_comparer.svh	/^  int depth;                      \/\/current depth of objects$/;"	v
depth	$UVM_HOME\base\uvm_misc.svh	/^  function int depth();$/;"	f
depth	$UVM_HOME\base\uvm_object.svh	/^  static int depth;$/;"	v
depth	$UVM_HOME\base\uvm_objection.svh	/^    int depth;$/;"	v
depth	$UVM_HOME\base\uvm_printer.svh	/^  int depth = -1;$/;"	v
depth	$UVM_HOME\seq\uvm_sequence_item.svh	/^    int depth = get_depth();$/;"	v
desc	$UVM_HOME\base\uvm_component.svh	/^                                              string desc="",$/;"	v
desc	$UVM_HOME\base\uvm_component.svh	/^                                           string desc="",$/;"	v
desc	$UVM_HOME\base\uvm_component.svh	/^                                          string desc="",$/;"	v
desc	$UVM_HOME\base\uvm_component.svh	/^                                    string desc="",$/;"	v
desc	$UVM_HOME\base\uvm_component.svh	/^              string desc="", time begin_time=0);$/;"	v
desc	$UVM_HOME\base\uvm_objection.svh	/^      string desc = description == "" ? "" : {"(\\"", description, "\\") "};$/;"	v
desc	$UVM_HOME\base\uvm_objection.svh	/^    string desc = description == "" ? "" : {" (\\"", description, "\\")"};$/;"	v
desc	$UVM_HOME\base\uvm_objection.svh	/^    string desc;$/;"	v
desc	$UVM_HOME\base\uvm_recorder.svh	/^                                     string desc="",$/;"	v
description	$UVM_HOME\base\uvm_component.svh	/^      string description, int count);$/;"	v
description	$UVM_HOME\base\uvm_heartbeat.svh	/^                                 string description,$/;"	v
description	$UVM_HOME\base\uvm_heartbeat.svh	/^                                string description,$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                                         string description="",$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                                        string description="",$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                                 string description,$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                                string description);$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                                string description,$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                             string description,$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                            string description,$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                         string description="",$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                        string description="",$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^                       string description="",$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^      string description, int count);$/;"	v
description	$UVM_HOME\base\uvm_objection.svh	/^    string description;$/;"	v
description	$UVM_HOME\base\uvm_phase.svh	/^                                                   string description="",$/;"	v
description	$UVM_HOME\base\uvm_phase.svh	/^                                                  string description="",$/;"	v
description	$UVM_HOME\base\uvm_phase.svh	/^                                                string description="",$/;"	v
description	$UVM_HOME\base\uvm_phase.svh	/^                                               string description="",$/;"	v
die	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void die();$/;"	f
diff_count	$UVM_HOME\base\uvm_objection.svh	/^        int diff_count;$/;"	v
diff_count	$UVM_HOME\base\uvm_objection.svh	/^      int diff_count;$/;"	v
disable_recording	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::disable_recording ();$/;"	f
display	$UVM_HOME\base\uvm_callback.svh	/^  static function void display(T obj=null);$/;"	f
display_objections	$UVM_HOME\base\uvm_objection.svh	/^  function void display_objections(uvm_object obj=null, bit show_header=1);$/;"	f
distance	$UVM_HOME\base\uvm_spell_chkr.svh	/^    int distance;$/;"	v
do_accept_tr	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_accept_tr (uvm_transaction tr);$/;"	f
do_accept_tr	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::do_accept_tr();$/;"	f
do_begin_tr	$UVM_HOME\base\uvm_component.svh	/^                 function void do_begin_tr (uvm_transaction tr,$/;"	f
do_begin_tr	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_begin_tr (uvm_transaction tr,$/;"	f
do_begin_tr	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::do_begin_tr();$/;"	f
do_bus_read	$UVM_HOME\reg\uvm_reg_map.svh	/^task uvm_reg_map::do_bus_read (uvm_reg_item rw,$/;"	t
do_bus_write	$UVM_HOME\reg\uvm_reg_map.svh	/^task uvm_reg_map::do_bus_write (uvm_reg_item rw,$/;"	t
do_check	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::do_check(input uvm_reg_data_t expected,$/;"	f
do_compare	$UVM_HOME\base\uvm_object.svh	/^function bit  uvm_object::do_compare (uvm_object rhs,$/;"	f
do_compare	$UVM_HOME\comps\uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	f
do_compare	$UVM_HOME\reg\uvm_mem.svh	/^function bit uvm_mem::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit uvm_reg_block::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\reg\uvm_reg_file.svh	/^function bit uvm_reg_file::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\reg\uvm_vreg.svh	/^function bit uvm_vreg::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\reg\uvm_vreg_field.svh	/^function bit uvm_vreg_field::do_compare (uvm_object  rhs,$/;"	f
do_compare	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function bit do_compare (uvm_object rhs, uvm_comparer comparer);$/;"	f
do_compare	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	f
do_copy	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\base\uvm_event.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\base\uvm_objection.svh	/^  function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\base\uvm_pool.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\base\uvm_queue.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\comps\uvm_pair.svh	/^  function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\comps\uvm_pair.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_reg_item.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::do_copy   (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\reg\uvm_vreg_field.svh	/^function void uvm_vreg_field::do_copy   (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function void do_copy (uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void do_copy(uvm_object rhs);$/;"	f
do_copy	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	f
do_end_tr	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_end_tr (uvm_transaction tr,$/;"	f
do_end_tr	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::do_end_tr();$/;"	f
do_field_check	$UVM_HOME\base\uvm_misc.svh	/^  function void do_field_check(string field, uvm_object obj);$/;"	f
do_flush	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_flush();$/;"	f
do_kill	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void do_kill();$/;"	f
do_kill_all	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_kill_all();$/;"	f
do_not_randomize	$UVM_HOME\seq\uvm_sequence_base.svh	/^  bit do_not_randomize;$/;"	v
do_pack	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::do_pack (uvm_packer packer );$/;"	f
do_pack	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\reg\uvm_vreg_field.svh	/^function void uvm_vreg_field::do_pack (uvm_packer packer);$/;"	f
do_pack	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void do_pack(uvm_packer packer);$/;"	f
do_post_read	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   protected task do_post_read(uvm_reg_item rw);$/;"	t
do_post_write	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   protected task do_post_write(uvm_reg_item rw);$/;"	t
do_pre_read	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   protected task do_pre_read(uvm_reg_item rw);$/;"	t
do_pre_write	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   protected task do_pre_write(uvm_reg_item rw);$/;"	t
do_predict	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::do_predict(uvm_reg_item      rw,$/;"	f
do_predict	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::do_predict(uvm_reg_item      rw,$/;"	f
do_predict	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual function void do_predict(uvm_reg_item      rw,$/;"	f
do_predict	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function void do_predict (uvm_reg_item      rw,$/;"	f
do_print	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_print(uvm_printer printer);$/;"	f
do_print	$UVM_HOME\base\uvm_event.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::do_print(uvm_printer printer);$/;"	f
do_print	$UVM_HOME\base\uvm_pool.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\base\uvm_resource.svh	/^  function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\reg\uvm_vreg_field.svh	/^function void uvm_vreg_field::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\seq\uvm_sequence.svh	/^  function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::do_print(uvm_printer printer);$/;"	f
do_print	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::do_print (uvm_printer printer);$/;"	f
do_print	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void do_print(uvm_printer printer);$/;"	f
do_read	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::do_read(uvm_reg_item rw);$/;"	t
do_read	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::do_read(uvm_reg_item rw);$/;"	t
do_read	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::do_read(uvm_reg_item rw);$/;"	t
do_read	$UVM_HOME\reg\uvm_reg_map.svh	/^task uvm_reg_map::do_read(uvm_reg_item rw);$/;"	t
do_ready_to_end	$UVM_HOME\base\uvm_phase.svh	/^               bit do_ready_to_end  ; \/\/ bit used for ready_to_end iterations$/;"	v
do_record	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::do_record (uvm_recorder recorder);$/;"	f
do_record	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::do_record (uvm_recorder recorder);$/;"	f
do_record	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function void do_record (uvm_recorder recorder);$/;"	f
do_record	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void do_record(uvm_recorder recorder);$/;"	f
do_reg_item	$UVM_HOME\reg\uvm_reg_sequence.svh	/^  virtual task do_reg_item(uvm_reg_item rw);$/;"	t
do_resolve_bindings	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::do_resolve_bindings();$/;"	f
do_sequence_kind	$UVM_HOME\seq\uvm_sequence_base.svh	/^  task do_sequence_kind(int unsigned req_kind);$/;"	t
do_task_phase	$UVM_HOME\base\uvm_port_base.svh	/^  virtual task do_task_phase (uvm_phase phase);$/;"	t
do_unpack	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\reg\uvm_vreg_field.svh	/^function void uvm_vreg_field::do_unpack (uvm_packer packer);$/;"	f
do_unpack	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void do_unpack(uvm_packer packer);$/;"	f
do_write	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::do_write(uvm_reg_item rw);$/;"	t
do_write	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::do_write (uvm_reg_item rw);$/;"	t
do_write	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::do_write(uvm_reg_item rw);$/;"	t
do_write	$UVM_HOME\reg\uvm_reg_map.svh	/^task uvm_reg_map::do_write(uvm_reg_item rw);$/;"	t
dom	$UVM_HOME\base\uvm_phase.svh	/^  string dom, sch;$/;"	v
done	$UVM_HOME\base\uvm_object.svh	/^  bit done;$/;"	v
done	$UVM_HOME\base\uvm_phase.svh	/^    bit done;$/;"	v
down	$UVM_HOME\base\uvm_misc.svh	/^  function void down (string s);$/;"	f
down_element	$UVM_HOME\base\uvm_misc.svh	/^  function void down_element (int element);$/;"	f
drop_objection	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void drop_objection (uvm_object obj=null, $/;"	f
drop_objection	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void drop_objection (uvm_object obj=null,$/;"	f
drop_objection	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::drop_objection (uvm_object obj, $/;"	f
dropped	$UVM_HOME\base\uvm_component.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object source_obj, $/;"	f
dropped	$UVM_HOME\base\uvm_heartbeat.svh	/^  virtual function void dropped (uvm_objection objection,$/;"	f
dropped	$UVM_HOME\base\uvm_objection.svh	/^  event dropped;$/;"	v
dropped	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void dropped (uvm_object obj, uvm_object source_obj, $/;"	f
dropped	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void dropped (uvm_object obj,$/;"	f
dropped	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object obj, $/;"	f
dummy	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int dummy;$/;"	v
dump	$UVM_HOME\base\uvm_resource.svh	/^  function void dump(bit audit = 0);$/;"	f
dump	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void dump();$/;"	f
dump_args	$UVM_HOME\base\uvm_root.svh	/^  string dump_args[$];$/;"	v
dump_get_records	$UVM_HOME\base\uvm_resource.svh	/^  function void dump_get_records();$/;"	f
dump_report_state	$UVM_HOME\base\uvm_report_object.svh	/^  function void dump_report_state();$/;"	f
dump_server_state	$UVM_HOME\base\uvm_report_server.svh	/^  function void dump_server_state();$/;"	f
dump_state	$UVM_HOME\base\uvm_report_handler.svh	/^  function void dump_state();$/;"	f
e	$UVM_HOME\base\uvm_event.svh	/^    event e;$/;"	v
e	$UVM_HOME\dpi\uvm_regex.svh	/^  int e, es, s, ss;$/;"	v
e	$UVM_HOME\seq\uvm_sequence_base.svh	/^    event e;$/;"	v
e__	$UVM_HOME\macros\uvm_object_defines.svh	/^   longint e__; \\$/;"	v
element	$UVM_HOME\base\uvm_misc.svh	/^  int          element;$/;"	v
emit	$UVM_HOME\base\uvm_printer.svh	/^function string uvm_printer::emit (); $/;"	f
emit	$UVM_HOME\base\uvm_printer.svh	/^function string uvm_table_printer::emit();$/;"	f
emit	$UVM_HOME\base\uvm_printer.svh	/^function string uvm_tree_printer::emit();$/;"	f
enable_print_topology	$UVM_HOME\base\uvm_root.svh	/^  bit  enable_print_topology = 0;$/;"	v
enable_recording	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::enable_recording (string stream, uvm_recorder recorder=null);$/;"	f
enable_report_id_count_summary	$UVM_HOME\base\uvm_report_server.svh	/^  bit enable_report_id_count_summary=1;$/;"	v
enable_stop_interrupt	$UVM_HOME\base\uvm_component.svh	/^  int enable_stop_interrupt;$/;"	v
enabled	$UVM_HOME\base\uvm_report_catcher.svh	/^    string enabled;$/;"	v
encode	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual function void encode(ref uvm_reg_data_t data[]);$/;"	f
end_elements	$UVM_HOME\base\uvm_printer.svh	/^  int end_elements = 5;$/;"	v
end_level	$UVM_HOME\base\uvm_printer.svh	/^        int end_level;$/;"	v
end_of_elaboration	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::end_of_elaboration();  return; endfunction$/;"	f
end_of_elaboration_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::end_of_elaboration_phase(uvm_phase phase);$/;"	f
end_of_elaboration_phase	$UVM_HOME\comps\uvm_push_driver.svh	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	f
end_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                 bit [63:0]   end_offset,$/;"	v
end_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^                             bit [63:0] end_offset,$/;"	v
end_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^   bit [63:0] end_offset;$/;"	v
end_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^   rand bit [63:0] end_offset;$/;"	v
end_time	$UVM_HOME\base\uvm_component.svh	/^                                     time end_time=0,$/;"	v
end_time	$UVM_HOME\base\uvm_component.svh	/^                               time end_time=0,$/;"	v
end_time	$UVM_HOME\base\uvm_transaction.svh	/^  local time    end_time=-1;$/;"	v
end_tr	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::end_tr (uvm_transaction tr,$/;"	f
end_tr	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void end_tr (integer handle, time end_time=0);$/;"	f
end_tr	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::end_tr (time end_time=0, bit free_handle=1);$/;"	f
enough_bits	$UVM_HOME\base\uvm_packer.svh	/^function bit uvm_packer::enough_bits(int needed, string id);$/;"	f
err	$UVM_HOME\base\uvm_resource.svh	/^    int err = uvm_re_match(scope, s);$/;"	v
err	$UVM_HOME\base\uvm_resource.svh	/^    int unsigned err;$/;"	v
error	$UVM_HOME\reg\uvm_reg_map.svh	/^   bit error;$/;"	v
error_str	$UVM_HOME\base\uvm_component.svh	/^  string error_str;$/;"	v
error_time	$UVM_HOME\base\uvm_component.svh	/^                                              time   error_time=0,$/;"	v
error_time	$UVM_HOME\base\uvm_component.svh	/^                                           time   error_time=0,$/;"	v
etype	$UVM_HOME\base\uvm_component.svh	/^  string etype;$/;"	v
event_time	$UVM_HOME\base\uvm_component.svh	/^                                              time   event_time=0,$/;"	v
event_time	$UVM_HOME\base\uvm_component.svh	/^                                           time   event_time=0,$/;"	v
exec_func	$UVM_HOME\base\uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f
exec_func	$UVM_HOME\base\uvm_phase.svh	/^  virtual function void exec_func(uvm_component comp, uvm_phase phase); endfunction$/;"	f
exec_func	$UVM_HOME\macros\uvm_phase_defines.svh	/^          virtual function void exec_func(uvm_component comp, uvm_phase phase); \\$/;"	f
exec_task	$UVM_HOME\base\uvm_common_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t
exec_task	$UVM_HOME\base\uvm_phase.svh	/^  virtual task exec_task(uvm_component comp, uvm_phase phase); endtask$/;"	t
exec_task	$UVM_HOME\base\uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t
exec_task	$UVM_HOME\macros\uvm_phase_defines.svh	/^          virtual task exec_task(uvm_component comp, uvm_phase phase); \\$/;"	t
exec_time	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  int exec_time;$/;"	v
execute	$UVM_HOME\base\uvm_bottomup_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f
execute	$UVM_HOME\base\uvm_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f
execute	$UVM_HOME\base\uvm_task_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f
execute	$UVM_HOME\base\uvm_topdown_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f
execute	$UVM_HOME\seq\uvm_sequence_library.svh	/^task uvm_sequence_library::execute(uvm_object_wrapper wrap);$/;"	t
execute_item	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::execute_item(uvm_sequence_item item);$/;"	t
execute_phase	$UVM_HOME\base\uvm_phase.svh	/^task uvm_phase::execute_phase();$/;"	t
exists	$UVM_HOME\base\uvm_config_db.svh	/^    bit exists;$/;"	v
exists	$UVM_HOME\base\uvm_config_db.svh	/^  static function bit exists(uvm_component cntxt, string inst_name,$/;"	f
exists	$UVM_HOME\base\uvm_pool.svh	/^  virtual function int exists (KEY key);$/;"	f
exp_h	$UVM_HOME\base\uvm_cmdline_processor.svh	/^    chandle exp_h = null;$/;"	v
extract	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::extract();             return; endfunction$/;"	f
extract_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::extract_phase(uvm_phase phase);$/;"	f
extract_str	$UVM_HOME\base\uvm_component.svh	/^  string extract_str;$/;"	v
f_display	$UVM_HOME\base\uvm_report_server.svh	/^  function void f_display(UVM_FILE file, string str);$/;"	f
fabitstream	$UVM_HOME\base\uvm_packer.svh	/^  static bit fabitstream[]; \/\/ field automation bits for (un)pack_bytes$/;"	v
field_array	$UVM_HOME\base\uvm_misc.svh	/^  static bit field_array[string];$/;"	v
field_name	$UVM_HOME\base\uvm_component.svh	/^                                                  string field_name,$/;"	v
field_name	$UVM_HOME\base\uvm_component.svh	/^                                               string field_name,$/;"	v
field_name	$UVM_HOME\base\uvm_component.svh	/^                                           string field_name,$/;"	v
field_name	$UVM_HOME\base\uvm_config_db.svh	/^                           string field_name,$/;"	v
field_name	$UVM_HOME\base\uvm_config_db.svh	/^                          string field_name,$/;"	v
field_name	$UVM_HOME\base\uvm_config_db.svh	/^      string field_name);$/;"	v
field_name	$UVM_HOME\base\uvm_config_db.svh	/^      string field_name, bit spell_chk=0);$/;"	v
field_name	$UVM_HOME\base\uvm_config_db.svh	/^  string field_name;$/;"	v
field_name	$UVM_HOME\base\uvm_globals.svh	/^                                 string field_name,$/;"	v
field_name	$UVM_HOME\base\uvm_globals.svh	/^                                string field_name,$/;"	v
filename	$UVM_HOME\base\uvm_globals.svh	/^				 string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_globals.svh	/^			       string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_globals.svh	/^			      string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_globals.svh	/^                          string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_recorder.svh	/^  string filename = "tr_db.log";$/;"	v
filename	$UVM_HOME\base\uvm_report_handler.svh	/^                                 string filename,$/;"	v
filename	$UVM_HOME\base\uvm_report_handler.svh	/^      string filename="",$/;"	v
filename	$UVM_HOME\base\uvm_report_object.svh	/^                                            string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_report_object.svh	/^                                          string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_report_object.svh	/^                                         string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_report_object.svh	/^                                    string filename = "",$/;"	v
filename	$UVM_HOME\base\uvm_report_server.svh	/^      string filename,$/;"	v
filename	$UVM_HOME\base\uvm_root.svh	/^                               string filename="",$/;"	v
filename	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                            string filename = "",$/;"	v
filename	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                          string filename = "",$/;"	v
filename	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                         string filename = "",$/;"	v
filename	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                    string filename = "",$/;"	v
final_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::final_phase(uvm_phase phase);         return; endfunction$/;"	f
find	$UVM_HOME\base\uvm_misc.svh	/^  static function TYPE find(uvm_component start);$/;"	f
find	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::find(uvm_phase phase, bit stay_in_scope=1);$/;"	f
find	$UVM_HOME\base\uvm_root.svh	/^function uvm_component uvm_root::find (string comp_match);$/;"	f
find_all	$UVM_HOME\base\uvm_misc.svh	/^  static function types_t find_all(uvm_component start);$/;"	f
find_all	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::find_all(string comp_match, ref uvm_component comps[$],$/;"	f
find_block	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::find_block(input string        name,$/;"	f
find_blocks	$UVM_HOME\reg\uvm_reg_block.svh	/^function int uvm_reg_block::find_blocks(input string        name,$/;"	f
find_by_name	$UVM_HOME\base\uvm_factory.svh	/^    function uvm_object_wrapper find_by_name            (string type_name);$/;"	f
find_by_name	$UVM_HOME\base\uvm_factory.svh	/^function uvm_object_wrapper uvm_factory::find_by_name(string type_name);$/;"	f
find_by_name	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::find_by_name(string name, bit stay_in_scope=1);$/;"	f
find_override_by_name	$UVM_HOME\base\uvm_factory.svh	/^function uvm_object_wrapper uvm_factory::find_override_by_name (string requested_type_name,$/;"	f
find_override_by_type	$UVM_HOME\base\uvm_factory.svh	/^function uvm_object_wrapper uvm_factory::find_override_by_type(uvm_object_wrapper requested_type,$/;"	f
finish_item	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task finish_item (uvm_sequence_item item,$/;"	t
finish_on_completion	$UVM_HOME\base\uvm_root.svh	/^  bit  finish_on_completion = 1;$/;"	v
first	$UVM_HOME\base\uvm_callback.svh	/^   function CB first();$/;"	f
first	$UVM_HOME\base\uvm_component.svh	/^  static bit first = 1;$/;"	v
first	$UVM_HOME\base\uvm_pool.svh	/^  virtual function int first (ref KEY key);$/;"	f
first	$UVM_HOME\base\uvm_resource.svh	/^    int unsigned first;$/;"	v
first	$UVM_HOME\reg\uvm_mem.svh	/^                                           bit first = 0,$/;"	v
first	$UVM_HOME\reg\uvm_mem.svh	/^                                          bit first = 0,$/;"	v
first	$UVM_HOME\reg\uvm_reg.svh	/^                                           bit first = 0,$/;"	v
first	$UVM_HOME\reg\uvm_reg.svh	/^                                          bit first = 0,$/;"	v
fld_idx	$UVM_HOME\reg\uvm_reg_field.svh	/^     int fld_idx;$/;"	v
flsb	$UVM_HOME\reg\uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	v
flsb	$UVM_HOME\reg\uvm_vreg_field.svh	/^   int flsb, lsb;$/;"	v
flush	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::flush();$/;"	f
flush	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  virtual function void flush();$/;"	f
flush	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function void flush();$/;"	f
flush	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function void flush();$/;"	f
fmt	$UVM_HOME\reg\uvm_reg_field.svh	/^   string fmt;$/;"	v
fname	$UVM_HOME\reg\uvm_mem.svh	/^                                      string fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem.svh	/^                                     string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem.svh	/^                                    string fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                 string         fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                 string       fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                string       fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local string       fname;$/;"	v
fname	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                                        string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                                      string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                                     string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                                     string          fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                                    string           fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                               string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg.svh	/^                           string          fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_reg_block.svh	/^                                          string               fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_block.svh	/^                                      string fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_block.svh	/^   local string         fname;$/;"	v
fname	$UVM_HOME\reg\uvm_reg_field.svh	/^                                     string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_field.svh	/^                                    string          fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_field.svh	/^                                 string          fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_field.svh	/^                                string            fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_fifo.svh	/^                              string          fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_indirect.svh	/^                              string          fname = "",$/;"	v
fname	$UVM_HOME\reg\uvm_reg_item.svh	/^  string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_vreg.svh	/^   local string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_vreg.svh	/^   string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_vreg_field.svh	/^   local string fname;$/;"	v
fname	$UVM_HOME\reg\uvm_vreg_field.svh	/^   string fname;$/;"	v
footer	$UVM_HOME\base\uvm_printer.svh	/^  bit footer = 1;$/;"	v
for_each	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::for_each(bit reset = 0);$/;"	f
for_each_idx	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local int for_each_idx = -1;$/;"	v
force_stop	$UVM_HOME\base\uvm_objection.svh	/^  virtual task force_stop(uvm_object obj=null);$/;"	t
format_action	$UVM_HOME\base\uvm_report_handler.svh	/^  function string format_action(uvm_action action);$/;"	f
format_footer	$UVM_HOME\base\uvm_printer.svh	/^  virtual function string format_footer();$/;"	f
format_header	$UVM_HOME\base\uvm_printer.svh	/^  virtual function string format_header();$/;"	f
format_row	$UVM_HOME\base\uvm_printer.svh	/^function string uvm_printer::format_row (uvm_printer_row_info row);$/;"	f
found	$UVM_HOME\base\uvm_callback.svh	/^    bit found;$/;"	v
found	$UVM_HOME\base\uvm_misc.svh	/^    bit found;$/;"	v
found	$UVM_HOME\reg\uvm_reg_predictor.svh	/^       bit found;$/;"	v
found_to	$UVM_HOME\base\uvm_phase.svh	/^    int found_to[$], found_from[$];$/;"	v
free_handle	$UVM_HOME\base\uvm_component.svh	/^                                     bit free_handle=1);$/;"	v
free_handle	$UVM_HOME\base\uvm_component.svh	/^                               bit free_handle=1);$/;"	v
free_tr	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void free_tr(integer handle);$/;"	f
full_inst_path	$UVM_HOME\base\uvm_component.svh	/^  string full_inst_path;$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                                string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                               string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                      string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                             string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                       string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                      string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                     string full_inst_path);$/;"	v
full_inst_path	$UVM_HOME\base\uvm_factory.svh	/^  string full_inst_path;$/;"	v
full_inst_path	$UVM_HOME\base\uvm_registry.svh	/^    string full_inst_path;$/;"	v
full_name	$UVM_HOME\base\uvm_printer.svh	/^  bit full_name = 0;$/;"	v
generate_stimulus	$UVM_HOME\comps\uvm_random_stimulus.svh	/^  virtual task generate_stimulus(T t=null, int max_count=0);$/;"	t
get	$UVM_HOME\base\uvm_callback.svh	/^  static function this_type get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_build_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_check_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_connect_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_end_of_elaboration_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_extract_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_final_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_report_phase get();$/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_run_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_common_phases.svh	/^   static function uvm_start_of_simulation_phase get();$/;"	f
get	$UVM_HOME\base\uvm_config_db.svh	/^  static function bit get(uvm_component cntxt,$/;"	f
get	$UVM_HOME\base\uvm_factory.svh	/^function uvm_factory uvm_factory::get();$/;"	f
get	$UVM_HOME\base\uvm_misc.svh	/^  function string get();$/;"	f
get	$UVM_HOME\base\uvm_misc.svh	/^  function uvm_object get(uvm_object key);$/;"	f
get	$UVM_HOME\base\uvm_objection.svh	/^  static function uvm_test_done_objection get();$/;"	f
get	$UVM_HOME\base\uvm_pool.svh	/^  virtual function T get (KEY key);$/;"	f
get	$UVM_HOME\base\uvm_pool.svh	/^  virtual function T get (string key);$/;"	f
get	$UVM_HOME\base\uvm_queue.svh	/^  virtual function T get (int index);$/;"	f
get	$UVM_HOME\base\uvm_registry.svh	/^  static function this_type get();$/;"	f
get	$UVM_HOME\base\uvm_resource.svh	/^  static function uvm_resource_pool get();$/;"	f
get	$UVM_HOME\base\uvm_root.svh	/^function uvm_root uvm_root::get();$/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_configure_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_main_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_post_configure_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_post_main_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_post_reset_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_post_shutdown_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_pre_configure_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_pre_main_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_pre_reset_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_pre_shutdown_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_reset_phase get(); $/;"	f
get	$UVM_HOME\base\uvm_runtime_phases.svh	/^   static function uvm_shutdown_phase get(); $/;"	f
get	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task get( output TYPE arg); imp.get``SFX( arg); endtask$/;"	t
get	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task get(output REQ req_arg); imp.get(req_arg); endtask \\$/;"	t
get	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_data_t  uvm_reg::get(string  fname = "",$/;"	f
get	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::get(string  fname = "",$/;"	f
get	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual function uvm_reg_data_t get(string fname="", int lineno=0);$/;"	f
get	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function uvm_reg_data_t  get(string  fname = "",$/;"	f
get	$UVM_HOME\seq\uvm_sequencer.svh	/^task uvm_sequencer::get(output REQ t);$/;"	t
get	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual task get(output T1 t);$/;"	t
get	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual task get(output T t);$/;"	t
get	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual task get( output T t );$/;"	t
get	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual task get( output T2 t );$/;"	t
get	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  task get (output TYPE arg); \\$/;"	t
get_abstime	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function real get_abstime(real secs);$/;"	f
get_accept_time	$UVM_HOME\base\uvm_transaction.svh	/^function time uvm_transaction::get_accept_time ();$/;"	f
get_access	$UVM_HOME\reg\uvm_mem.svh	/^function string uvm_mem::get_access(uvm_reg_map map = null);$/;"	f
get_access	$UVM_HOME\reg\uvm_reg_field.svh	/^function string uvm_reg_field::get_access(uvm_reg_map map = null);$/;"	f
get_access	$UVM_HOME\reg\uvm_vreg.svh	/^function string uvm_vreg::get_access(uvm_reg_map map = null);$/;"	f
get_access	$UVM_HOME\reg\uvm_vreg_field.svh	/^function string uvm_vreg_field::get_access(uvm_reg_map map = null);$/;"	f
get_action	$UVM_HOME\base\uvm_report_catcher.svh	/^  function uvm_action get_action();$/;"	f
get_action	$UVM_HOME\base\uvm_report_handler.svh	/^  function uvm_action get_action(uvm_severity severity, string id);$/;"	f
get_adapter	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_adapter uvm_reg_map::get_adapter(uvm_hier_e hier=UVM_HIER);$/;"	f
get_address	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_addr_t uvm_mem::get_address(uvm_reg_addr_t offset = 0,$/;"	f
get_address	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_addr_t uvm_reg::get_address(uvm_reg_map map = null);$/;"	f
get_address	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_reg_addr_t  uvm_vreg::get_address(longint unsigned idx,$/;"	f
get_addresses	$UVM_HOME\reg\uvm_mem.svh	/^function int uvm_mem::get_addresses(uvm_reg_addr_t offset = 0,$/;"	f
get_addresses	$UVM_HOME\reg\uvm_reg.svh	/^function int uvm_reg::get_addresses(uvm_reg_map map=null, ref uvm_reg_addr_t addr[]);$/;"	f
get_arbitration	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function SEQ_ARB_TYPE uvm_sequencer_base::get_arbitration();$/;"	f
get_arg	$UVM_HOME\base\uvm_misc.svh	/^  function string get_arg();$/;"	f
get_arg_matches	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function int get_arg_matches (string match, ref string args[$]);$/;"	f
get_arg_value	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function int get_arg_value (string match, ref string value);$/;"	f
get_arg_values	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function int get_arg_values (string match, ref string values[$]);$/;"	f
get_args	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function void get_args (output string args[$]);$/;"	f
get_auto_predict	$UVM_HOME\reg\uvm_reg_map.svh	/^   function bit  get_auto_predict(); return m_auto_predict; endfunction$/;"	f
get_backdoor	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_backdoor uvm_mem::get_backdoor(bit inherited = 1);$/;"	f
get_backdoor	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_backdoor uvm_reg::get_backdoor(bit inherited = 1);$/;"	f
get_backdoor	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_backdoor uvm_reg_block::get_backdoor(bit inherited = 1);$/;"	f
get_base_addr	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_addr_t  uvm_reg_map::get_base_addr(uvm_hier_e hier=UVM_HIER);$/;"	f
get_base_response	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task get_base_response(output uvm_sequence_item response, input int transaction_id = -1);$/;"	t
get_begin_node	$UVM_HOME\base\uvm_phase.svh	/^  function uvm_phase get_begin_node(); if (m_imp != null) return this; return null; endfunction$/;"	f
get_begin_time	$UVM_HOME\base\uvm_transaction.svh	/^function time uvm_transaction::get_begin_time ();$/;"	f
get_bits	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::get_bits(ref bit unsigned bits[]);$/;"	f
get_block	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_block uvm_mem::get_block();$/;"	f
get_block	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_block uvm_reg::get_block();$/;"	f
get_block	$UVM_HOME\reg\uvm_reg_file.svh	/^function uvm_reg_block uvm_reg_file::get_block();$/;"	f
get_block	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_reg_block uvm_vreg::get_block();$/;"	f
get_block_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::get_block_by_name(string name);$/;"	f
get_blocks	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_blocks(ref uvm_reg_block blks[$],$/;"	f
get_by_name	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_base get_by_name(string scope = "",$/;"	f
get_by_name	$UVM_HOME\base\uvm_resource.svh	/^  static function this_type get_by_name(string scope,$/;"	f
get_by_name	$UVM_HOME\base\uvm_resource_db.svh	/^  static function rsrc_t get_by_name(string scope,$/;"	f
get_by_name	$UVM_HOME\base\uvm_resource_specializations.svh	/^  static function this_subtype get_by_name(string scope, string name, bit rpterr = 1); \\$/;"	f
get_by_type	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_base get_by_type(string scope = "",$/;"	f
get_by_type	$UVM_HOME\base\uvm_resource.svh	/^  static function this_type get_by_type(string scope = "",$/;"	f
get_by_type	$UVM_HOME\base\uvm_resource_db.svh	/^  static function rsrc_t get_by_type(string scope);$/;"	f
get_by_type	$UVM_HOME\base\uvm_resource_specializations.svh	/^  static function this_subtype get_by_type(string scope = "",                          \\$/;"	f
get_byte_enable	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void get_byte_enable(output byte unsigned p[]);$/;"	f
get_bytes	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::get_bytes(ref byte unsigned bytes[]);$/;"	f
get_cb	$UVM_HOME\base\uvm_callback.svh	/^   function CB get_cb();$/;"	f
get_check_on_read	$UVM_HOME\reg\uvm_reg_map.svh	/^   function bit  get_check_on_read(); return m_check_on_read; endfunction$/;"	f
get_child	$UVM_HOME\base\uvm_component.svh	/^function uvm_component uvm_component::get_child(string name);$/;"	f
get_children	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::get_children(ref uvm_component children[$]);$/;"	f
get_client	$UVM_HOME\base\uvm_report_catcher.svh	/^  function uvm_report_object get_client();$/;"	f
get_command	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function uvm_tlm_command_e get_command();$/;"	f
get_common_domain	$UVM_HOME\base\uvm_domain.svh	/^  static function uvm_domain get_common_domain();$/;"	f
get_comp	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function uvm_port_component_base get_comp();$/;"	f
get_compare	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_check_e uvm_reg_field::get_compare();$/;"	f
get_config	$UVM_HOME\base\uvm_misc.svh	/^  static function TYPE get_config(uvm_component comp, bit is_fatal);$/;"	f
get_config_int	$UVM_HOME\base\uvm_component.svh	/^function bit uvm_component::get_config_int (string field_name,$/;"	f
get_config_object	$UVM_HOME\base\uvm_component.svh	/^function bit uvm_component::get_config_object (string field_name,$/;"	f
get_config_string	$UVM_HOME\base\uvm_component.svh	/^function bit uvm_component::get_config_string(string field_name,$/;"	f
get_connected_to	$UVM_HOME\base\uvm_port_base.svh	/^  function void get_connected_to (ref uvm_port_list list);$/;"	f
get_connected_to	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function void get_connected_to(ref uvm_port_list list);$/;"	f
get_context	$UVM_HOME\base\uvm_report_catcher.svh	/^  function string get_context();$/;"	f
get_coverage	$UVM_HOME\reg\uvm_mem.svh	/^function bit uvm_mem::get_coverage(uvm_reg_cvr_t is_on);$/;"	f
get_coverage	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::get_coverage(uvm_reg_cvr_t is_on);$/;"	f
get_coverage	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit uvm_reg_block::get_coverage(uvm_reg_cvr_t is_on = UVM_CVR_ALL);$/;"	f
get_current_item	$UVM_HOME\seq\uvm_sequence.svh	/^  function REQ get_current_item();$/;"	f
get_current_item	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^  function REQ get_current_item();$/;"	f
get_data	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void get_data (output byte unsigned p []);$/;"	f
get_default_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function string uvm_reg_block::get_default_hdl_path();$/;"	f
get_default_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function string uvm_reg_file::get_default_hdl_path();$/;"	f
get_default_map	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_map uvm_mem::get_default_map(string caller="");$/;"	f
get_default_map	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_map uvm_reg::get_default_map(string caller="");$/;"	f
get_default_map	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::get_default_map();$/;"	f
get_default_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_path_e uvm_reg_block::get_default_path();$/;"	f
get_depth	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function int get_depth();$/;"	f
get_domain	$UVM_HOME\base\uvm_component.svh	/^function uvm_domain uvm_component::get_domain();$/;"	f
get_domain	$UVM_HOME\base\uvm_phase.svh	/^function uvm_domain uvm_phase::get_domain();$/;"	f
get_domain_name	$UVM_HOME\base\uvm_phase.svh	/^function string uvm_phase::get_domain_name();$/;"	f
get_domains	$UVM_HOME\base\uvm_domain.svh	/^  static function void get_domains(output uvm_domain domains[string]);$/;"	f
get_drain_time	$UVM_HOME\base\uvm_objection.svh	/^  function time get_drain_time (uvm_object obj=null);$/;"	f
get_end_node	$UVM_HOME\base\uvm_phase.svh	/^  function uvm_phase get_end_node();   return m_end_node; endfunction$/;"	f
get_end_time	$UVM_HOME\base\uvm_transaction.svh	/^function time uvm_transaction::get_end_time ();$/;"	f
get_endian	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_endianness_e uvm_reg_map::get_endian(uvm_hier_e hier=UVM_HIER);$/;"	f
get_event_pool	$UVM_HOME\base\uvm_transaction.svh	/^function uvm_event_pool uvm_transaction::get_event_pool();$/;"	f
get_extension	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function uvm_tlm_extension_base get_extension(uvm_tlm_extension_base ext_handle);$/;"	f
get_field_by_name	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_field uvm_reg::get_field_by_name(string name);$/;"	f
get_field_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_field uvm_reg_block::get_field_by_name(string name);$/;"	f
get_field_by_name	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_vreg_field uvm_vreg::get_field_by_name(string name);$/;"	f
get_fields	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::get_fields(ref uvm_reg_field fields[$]);$/;"	f
get_fields	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_fields(ref uvm_reg_field fields[$],$/;"	f
get_fields	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::get_fields(ref uvm_reg_field fields[$], input uvm_hier_e hier=UVM_HIER);$/;"	f
get_fields	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::get_fields(ref uvm_vreg_field fields[$]);$/;"	f
get_file_handle	$UVM_HOME\base\uvm_report_handler.svh	/^  function UVM_FILE get_file_handle(uvm_severity severity, string id);$/;"	f
get_first	$UVM_HOME\base\uvm_callback.svh	/^  static function CB get_first (ref int itr, input T obj);$/;"	f
get_first_child	$UVM_HOME\base\uvm_component.svh	/^function int uvm_component::get_first_child(ref string name);$/;"	f
get_fname	$UVM_HOME\base\uvm_report_catcher.svh	/^  function string get_fname();$/;"	f
get_frontdoor	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_frontdoor uvm_mem::get_frontdoor(uvm_reg_map map = null);$/;"	f
get_frontdoor	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_frontdoor uvm_reg::get_frontdoor(uvm_reg_map map = null);$/;"	f
get_full_hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::get_full_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f
get_full_hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::get_full_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f
get_full_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_full_hdl_path(ref string paths[$],$/;"	f
get_full_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::get_full_hdl_path(ref string paths[$],$/;"	f
get_full_name	$UVM_HOME\base\uvm_component.svh	/^function string uvm_component::get_full_name ();$/;"	f
get_full_name	$UVM_HOME\base\uvm_object.svh	/^function string uvm_object::get_full_name ();$/;"	f
get_full_name	$UVM_HOME\base\uvm_phase.svh	/^function string uvm_phase::get_full_name();$/;"	f
get_full_name	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function string get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_mem.svh	/^function string uvm_mem::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_reg.svh	/^function string uvm_reg::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function string uvm_reg_block::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_reg_field.svh	/^function string uvm_reg_field::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_reg_file.svh	/^function string uvm_reg_file::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_reg_map.svh	/^function string uvm_reg_map::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_vreg.svh	/^function string uvm_vreg::get_full_name();$/;"	f
get_full_name	$UVM_HOME\reg\uvm_vreg_field.svh	/^function string uvm_vreg_field::get_full_name();$/;"	f
get_full_name	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function string get_full_name();$/;"	f
get_full_scope_arg	$UVM_HOME\base\uvm_misc.svh	/^  function string get_full_scope_arg ();$/;"	f
get_function_type	$UVM_HOME\base\uvm_misc.svh	/^  function string get_function_type (int what);$/;"	f
get_global	$UVM_HOME\base\uvm_pool.svh	/^  static function T get_global (KEY key);$/;"	f
get_global	$UVM_HOME\base\uvm_pool.svh	/^  static function T get_global (string key);$/;"	f
get_global	$UVM_HOME\base\uvm_queue.svh	/^  static function T get_global (int index);$/;"	f
get_global_pool	$UVM_HOME\base\uvm_pool.svh	/^  static function this_type get_global_pool ();$/;"	f
get_global_queue	$UVM_HOME\base\uvm_queue.svh	/^  static function this_type get_global_queue ();$/;"	f
get_hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::get_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f
get_hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::get_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f
get_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_hdl_path(ref string paths[$], input string kind = "");$/;"	f
get_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::get_hdl_path(ref string paths[$], input string kind = "");$/;"	f
get_hdl_path_kinds	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::get_hdl_path_kinds (ref string kinds[$]);$/;"	f
get_hdl_path_kinds	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::get_hdl_path_kinds (ref string kinds[$]);$/;"	f
get_highest_precedence	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_base get_highest_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	f
get_highest_precedence	$UVM_HOME\base\uvm_resource.svh	/^  static function this_type get_highest_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	f
get_id	$UVM_HOME\base\uvm_report_catcher.svh	/^  function string get_id();$/;"	f
get_id_count	$UVM_HOME\base\uvm_report_server.svh	/^  function int get_id_count(string id);$/;"	f
get_imp	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::get_imp();$/;"	f
get_indirect_reg	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function uvm_reg get_indirect_reg(string  fname = "",$/;"	f
get_initiator	$UVM_HOME\base\uvm_transaction.svh	/^function uvm_component uvm_transaction::get_initiator();$/;"	f
get_inst	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  static function uvm_cmdline_processor get_inst();$/;"	f
get_inst_count	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::get_inst_count();$/;"	f
get_inst_id	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::get_inst_id();$/;"	f
get_ints	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::get_ints(ref int unsigned ints[]);$/;"	f
get_is_active	$UVM_HOME\comps\uvm_agent.svh	/^  virtual function uvm_active_passive_enum get_is_active();$/;"	f
get_item	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  virtual function uvm_reg_item get_item();$/;"	f
get_jump_target	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::get_jump_target();$/;"	f
get_last	$UVM_HOME\base\uvm_callback.svh	/^  static function CB get_last (ref int itr, input T obj);$/;"	f
get_line	$UVM_HOME\base\uvm_report_catcher.svh	/^  function int get_line();$/;"	f
get_local_map	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_map uvm_mem::get_local_map(uvm_reg_map map, string caller="");$/;"	f
get_local_map	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_map uvm_reg::get_local_map(uvm_reg_map map, string caller="");$/;"	f
get_local_map	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function uvm_reg_map get_local_map(uvm_reg_map map, string caller="");$/;"	f
get_map_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::get_map_by_name(string name);$/;"	f
get_maps	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::get_maps(ref uvm_reg_map maps[$]);$/;"	f
get_maps	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::get_maps(ref uvm_reg_map maps[$]);$/;"	f
get_maps	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_maps(ref uvm_reg_map maps[$]);$/;"	f
get_maps	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::get_maps(ref uvm_reg_map maps[$]);$/;"	f
get_max_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  function int get_max_quit_count();$/;"	f
get_mem_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_mem uvm_reg_block::get_mem_by_name(string name);$/;"	f
get_mem_by_offset	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_mem uvm_reg_map::get_mem_by_offset(uvm_reg_addr_t offset);$/;"	f
get_mem_map_info	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_mem_map_info(uvm_mem mem, bit error=1);$/;"	f
get_memories	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_memories(ref uvm_mem mems[$],$/;"	f
get_memories	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::get_memories(ref uvm_mem mems[$], input uvm_hier_e hier=UVM_HIER);$/;"	f
get_memory	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem uvm_mem_mam::get_memory();$/;"	f
get_memory	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem uvm_mem_region::get_memory();$/;"	f
get_memory	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_mem uvm_vreg::get_memory();$/;"	f
get_message	$UVM_HOME\base\uvm_report_catcher.svh	/^  function string get_message();$/;"	f
get_mirrored_value	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_data_t  uvm_reg::get_mirrored_value(string  fname = "",$/;"	f
get_mirrored_value	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::get_mirrored_value(string  fname = "",$/;"	f
get_n_maps	$UVM_HOME\reg\uvm_mem.svh	/^function int uvm_mem::get_n_maps();$/;"	f
get_n_maps	$UVM_HOME\reg\uvm_reg.svh	/^function int uvm_reg::get_n_maps();$/;"	f
get_n_maps	$UVM_HOME\reg\uvm_vreg.svh	/^function int uvm_vreg::get_n_maps();$/;"	f
get_name	$UVM_HOME\base\uvm_object.svh	/^function string uvm_object::get_name ();$/;"	f
get_name	$UVM_HOME\base\uvm_port_base.svh	/^  function string get_name();$/;"	f
get_name	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function string get_name();$/;"	f
get_next	$UVM_HOME\base\uvm_callback.svh	/^  static function CB get_next (ref int itr, input T obj);$/;"	f
get_next_child	$UVM_HOME\base\uvm_component.svh	/^function int uvm_component::get_next_child(ref string name);$/;"	f
get_next_item	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task get_next_item(output REQ req_arg); imp.get_next_item(req_arg); endtask \\$/;"	t
get_next_item	$UVM_HOME\seq\uvm_sequencer.svh	/^task uvm_sequencer::get_next_item(output REQ t);$/;"	t
get_next_item	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual task get_next_item(output T1 t);$/;"	t
get_next_item_called	$UVM_HOME\seq\uvm_sequencer.svh	/^  bit get_next_item_called;$/;"	v
get_num_children	$UVM_HOME\base\uvm_component.svh	/^function int uvm_component::get_num_children();$/;"	f
get_num_extensions	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function int get_num_extensions();$/;"	f
get_num_reqs_sent	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function int uvm_sequencer_param_base::get_num_reqs_sent();$/;"	f
get_num_rsps_received	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function int uvm_sequencer_param_base::get_num_rsps_received();$/;"	f
get_num_waiters	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function int get_num_waiters ();$/;"	f
get_num_waiters	$UVM_HOME\base\uvm_event.svh	/^  virtual function int get_num_waiters ();$/;"	f
get_object_type	$UVM_HOME\base\uvm_object.svh	/^function uvm_object_wrapper uvm_object::get_object_type();$/;"	f
get_object_type	$UVM_HOME\macros\uvm_object_defines.svh	/^   virtual function uvm_object_wrapper get_object_type(); \\$/;"	f
get_objection	$UVM_HOME\base\uvm_phase.svh	/^  function uvm_objection get_objection(); return this.phase_done; endfunction$/;"	f
get_objection_count	$UVM_HOME\base\uvm_objection.svh	/^  function int get_objection_count (uvm_object obj=null);$/;"	f
get_objection_total	$UVM_HOME\base\uvm_objection.svh	/^  function int get_objection_total (uvm_object obj=null);$/;"	f
get_objectors	$UVM_HOME\base\uvm_objection.svh	/^  function void get_objectors(ref uvm_object list[$]);$/;"	f
get_offset	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_addr_t uvm_mem::get_offset(uvm_reg_addr_t offset = 0,$/;"	f
get_offset	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_addr_t uvm_reg::get_offset(uvm_reg_map map = null);$/;"	f
get_offset_in_memory	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_reg_addr_t  uvm_vreg::get_offset_in_memory(longint unsigned idx);$/;"	f
get_packed_bits	$UVM_HOME\base\uvm_packer.svh	/^function uvm_pack_bitstream_t uvm_packer::get_packed_bits();$/;"	f
get_packed_size	$UVM_HOME\base\uvm_packer.svh	/^function int uvm_packer::get_packed_size();$/;"	f
get_parent	$UVM_HOME\base\uvm_component.svh	/^function uvm_component uvm_component::get_parent ();$/;"	f
get_parent	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::get_parent();$/;"	f
get_parent	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function uvm_component get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_block uvm_mem::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_block uvm_reg::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg uvm_reg_field::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_reg_file.svh	/^function uvm_reg_block uvm_reg_file::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_block uvm_reg_map::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_reg_block uvm_vreg::get_parent();$/;"	f
get_parent	$UVM_HOME\reg\uvm_vreg_field.svh	/^function uvm_vreg uvm_vreg_field::get_parent();$/;"	f
get_parent_map	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_map uvm_reg_map::get_parent_map();$/;"	f
get_parent_sequence	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function uvm_sequence_base get_parent_sequence();$/;"	f
get_phase_type	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase_type uvm_phase::get_phase_type();$/;"	f
get_physical_addresses	$UVM_HOME\reg\uvm_reg_map.svh	/^function int uvm_reg_map::get_physical_addresses(uvm_reg_addr_t     base_addr,$/;"	f
get_plusargs	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function void get_plusargs (output string args[$]);$/;"	f
get_port	$UVM_HOME\base\uvm_port_base.svh	/^  function PORT get_port();$/;"	f
get_predecessors_for_successors	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::get_predecessors_for_successors(output bit pred_of_succ[uvm_phase]);$/;"	f
get_prev	$UVM_HOME\base\uvm_callback.svh	/^  static function CB get_prev (ref int itr, input T obj);$/;"	f
get_priority	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function int get_priority();$/;"	f
get_provided_to	$UVM_HOME\base\uvm_port_base.svh	/^  function void get_provided_to (ref uvm_port_list list);$/;"	f
get_provided_to	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function void get_provided_to(ref uvm_port_list list);$/;"	f
get_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  function int get_quit_count();$/;"	f
get_radix_str	$UVM_HOME\base\uvm_printer.svh	/^  function string get_radix_str(uvm_radix_enum radix);$/;"	f
get_realtime	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function real get_realtime(time scaled, real secs = 1.0e-9);$/;"	f
get_reg_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg uvm_reg_block::get_reg_by_name(string name);$/;"	f
get_reg_by_offset	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg uvm_reg_map::get_reg_by_offset(uvm_reg_addr_t offset,$/;"	f
get_reg_map_info	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_reg_map_info(uvm_reg rg, bit error=1);$/;"	f
get_regfile	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_file uvm_reg::get_regfile();$/;"	f
get_regfile	$UVM_HOME\reg\uvm_reg_file.svh	/^function uvm_reg_file uvm_reg_file::get_regfile();$/;"	f
get_region	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_mem_region uvm_vreg::get_region();$/;"	f
get_register	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg uvm_reg_field::get_register();$/;"	f
get_register	$UVM_HOME\reg\uvm_vreg_field.svh	/^function uvm_vreg uvm_vreg_field::get_register();$/;"	f
get_registers	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_registers(ref uvm_reg regs[$],$/;"	f
get_registers	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::get_registers(ref uvm_reg regs[$], input uvm_hier_e hier=UVM_HIER);$/;"	f
get_report_action	$UVM_HOME\base\uvm_report_object.svh	/^  function int get_report_action(uvm_severity severity, string id);$/;"	f
get_report_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^  static function uvm_report_catcher get_report_catcher(string name);$/;"	f
get_report_file_handle	$UVM_HOME\base\uvm_report_object.svh	/^  function int get_report_file_handle(uvm_severity severity, string id);$/;"	f
get_report_handler	$UVM_HOME\base\uvm_report_object.svh	/^  function uvm_report_handler get_report_handler();$/;"	f
get_report_server	$UVM_HOME\base\uvm_report_object.svh	/^  function uvm_report_server get_report_server();$/;"	f
get_report_verbosity_level	$UVM_HOME\base\uvm_report_object.svh	/^  function int get_report_verbosity_level(uvm_severity severity=UVM_INFO, string id="");$/;"	f
get_reset	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_data_t uvm_reg::get_reset(string kind = "HARD");$/;"	f
get_response	$UVM_HOME\seq\uvm_sequence.svh	/^  virtual task get_response(output RSP response, input int transaction_id = -1);$/;"	t
get_response_queue_depth	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function int get_response_queue_depth();$/;"	f
get_response_queue_error_report_disabled	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function bit get_response_queue_error_report_disabled();$/;"	f
get_response_status	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function uvm_tlm_response_status_e get_response_status();$/;"	f
get_response_string	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function string get_response_string();$/;"	f
get_rights	$UVM_HOME\reg\uvm_mem.svh	/^function string uvm_mem::get_rights(uvm_reg_map map = null);$/;"	f
get_rights	$UVM_HOME\reg\uvm_reg.svh	/^function string uvm_reg::get_rights(uvm_reg_map map = null);$/;"	f
get_rights	$UVM_HOME\reg\uvm_vreg.svh	/^function string uvm_vreg::get_rights(uvm_reg_map map = null);$/;"	f
get_root_blocks	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_root_blocks(ref uvm_reg_block blks[$]);$/;"	f
get_root_map	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_map uvm_reg_map::get_root_map();$/;"	f
get_root_sequence	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function uvm_sequence_base get_root_sequence();$/;"	f
get_root_sequence_name	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function string get_root_sequence_name();$/;"	f
get_run_count	$UVM_HOME\base\uvm_phase.svh	/^function int uvm_phase::get_run_count();$/;"	f
get_schedule	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::get_schedule(bit hier=0);$/;"	f
get_schedule_name	$UVM_HOME\base\uvm_phase.svh	/^function string uvm_phase::get_schedule_name(bit hier=0);$/;"	f
get_scope	$UVM_HOME\base\uvm_resource.svh	/^  function string get_scope();$/;"	f
get_seq_kind	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function int get_seq_kind(string type_name);$/;"	f
get_seq_kind	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function int uvm_sequencer_base::get_seq_kind(string type_name);$/;"	f
get_sequence	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function uvm_sequence_base get_sequence(int unsigned req_kind);$/;"	f
get_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::get_sequence(int req_kind);$/;"	f
get_sequence_by_name	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function uvm_sequence_base get_sequence_by_name(string seq_name);$/;"	f
get_sequence_id	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function int get_sequence_id();$/;"	f
get_sequence_path	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function string get_sequence_path();$/;"	f
get_sequence_state	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function uvm_sequence_state_enum get_sequence_state();$/;"	f
get_sequencer	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_sequencer_base uvm_reg_map::get_sequencer(uvm_hier_e hier=UVM_HIER);$/;"	f
get_sequencer	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function uvm_sequencer_base get_sequencer();$/;"	f
get_sequences	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::get_sequences(ref uvm_object_wrapper seq_types[$]);$/;"	f
get_server	$UVM_HOME\base\uvm_report_handler.svh	/^  function uvm_report_server get_server();$/;"	f
get_server	$UVM_HOME\base\uvm_report_server.svh	/^  function uvm_report_server get_server();$/;"	f
get_server	$UVM_HOME\base\uvm_report_server.svh	/^  static function uvm_report_server get_server();$/;"	f
get_severity	$UVM_HOME\base\uvm_report_catcher.svh	/^  function uvm_severity get_severity();$/;"	f
get_severity_count	$UVM_HOME\base\uvm_report_server.svh	/^  function int get_severity_count(uvm_severity severity);$/;"	f
get_severity_id_file	$UVM_HOME\base\uvm_report_handler.svh	/^  local function UVM_FILE get_severity_id_file(uvm_severity severity, string id);$/;"	f
get_state	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase_state uvm_phase::get_state();$/;"	f
get_submap_offset	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_addr_t uvm_reg_map::get_submap_offset(uvm_reg_map submap);$/;"	f
get_submaps	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::get_submaps(ref uvm_reg_map maps[$], input uvm_hier_e hier=UVM_HIER);$/;"	f
get_t	$UVM_HOME\base\uvm_resource.svh	/^class get_t;$/;"	c
get_threshold	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function int get_threshold ();$/;"	f
get_tool_name	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function string get_tool_name ();$/;"	f
get_tool_version	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function string  get_tool_version ();$/;"	f
get_tr_handle	$UVM_HOME\base\uvm_transaction.svh	/^function integer uvm_transaction::get_tr_handle ();$/;"	f
get_transaction_id	$UVM_HOME\base\uvm_transaction.svh	/^function integer uvm_transaction::get_transaction_id();$/;"	f
get_trigger_data	$UVM_HOME\base\uvm_event.svh	/^  virtual function uvm_object get_trigger_data ();$/;"	f
get_trigger_time	$UVM_HOME\base\uvm_event.svh	/^  virtual function time get_trigger_time ();$/;"	f
get_type	$UVM_HOME\base\uvm_object.svh	/^function uvm_object_wrapper uvm_object::get_type();$/;"	f
get_type	$UVM_HOME\base\uvm_objection.svh	/^  static function type_id get_type();$/;"	f
get_type	$UVM_HOME\base\uvm_resource.svh	/^  static function this_type get_type();$/;"	f
get_type	$UVM_HOME\macros\uvm_object_defines.svh	/^   static function type_id get_type(); \\$/;"	f
get_type_handle	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_base get_type_handle();$/;"	f
get_type_handle	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function uvm_tlm_extension_base get_type_handle();$/;"	f
get_type_handle_name	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function string get_type_handle_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_barrier.svh	/^  virtual  function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_callback.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_common_phases.svh	/^   virtual function string get_type_name(); $/;"	f
get_type_name	$UVM_HOME\base\uvm_common_phases.svh	/^   virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_component.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_event.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_object.svh	/^  virtual function string get_type_name (); return "<unknown>"; endfunction$/;"	f
get_type_name	$UVM_HOME\base\uvm_objection.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\base\uvm_pool.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\base\uvm_pool.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_queue.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\base\uvm_registry.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_report_server.svh	/^  function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_root.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\base\uvm_runtime_phases.svh	/^   virtual function string get_type_name(); $/;"	f
get_type_name	$UVM_HOME\comps\uvm_agent.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_algorithmic_comparator.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_driver.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_env.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_monitor.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_pair.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_push_driver.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_random_stimulus.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_scoreboard.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\comps\uvm_test.svh	/^  virtual function string get_type_name ();$/;"	f
get_type_name	$UVM_HOME\macros\uvm_object_defines.svh	/^   virtual function string get_type_name (); \\$/;"	f
get_type_name	$UVM_HOME\macros\uvm_phase_defines.svh	/^          virtual function string get_type_name(); \\$/;"	f
get_type_name	$UVM_HOME\reg\uvm_reg_predictor.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\seq\uvm_sequence_library.svh	/^function string uvm_sequence_library::get_type_name();$/;"	f
get_type_name	$UVM_HOME\seq\uvm_sequencer.svh	/^function string uvm_sequencer::get_type_name();$/;"	f
get_type_name	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function string get_type_name();$/;"	f
get_type_name	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  virtual function string get_type_name(); \\$/;"	f
get_type_name	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  function string get_type_name ();$/;"	f
get_use_response_handler	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function bit get_use_response_handler();$/;"	f
get_use_sequence_info	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function bit get_use_sequence_info();$/;"	f
get_uvm_args	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function void get_uvm_args (output string args[$]);$/;"	f
get_uvm_domain	$UVM_HOME\base\uvm_domain.svh	/^  static function uvm_domain get_uvm_domain();$/;"	f
get_uvm_schedule	$UVM_HOME\base\uvm_domain.svh	/^  static function uvm_phase get_uvm_schedule();$/;"	f
get_verbosity	$UVM_HOME\base\uvm_report_catcher.svh	/^  function int get_verbosity();$/;"	f
get_verbosity_level	$UVM_HOME\base\uvm_report_handler.svh	/^  function int get_verbosity_level(uvm_severity severity=UVM_INFO, string id="" );$/;"	f
get_vfield_by_name	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_vreg_field uvm_mem::get_vfield_by_name(string name);$/;"	f
get_vfield_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_vreg_field uvm_reg_block::get_vfield_by_name(string name);$/;"	f
get_virtual_fields	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::get_virtual_fields(ref uvm_vreg_field fields[$]);$/;"	f
get_virtual_fields	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_virtual_fields(ref uvm_vreg_field fields[$],$/;"	f
get_virtual_fields	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_fields(ref uvm_vreg_field fields[$], input uvm_hier_e hier=UVM_HIER);$/;"	f
get_virtual_registers	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::get_virtual_registers(ref uvm_vreg regs[$]);$/;"	f
get_virtual_registers	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_vreg uvm_mem_region::get_virtual_registers();$/;"	f
get_virtual_registers	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::get_virtual_registers(ref uvm_vreg regs[$],$/;"	f
get_virtual_registers	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_registers(ref uvm_vreg regs[$], input uvm_hier_e hier=UVM_HIER);$/;"	f
get_vreg_by_name	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_vreg uvm_mem::get_vreg_by_name(string name);$/;"	f
get_vreg_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_vreg uvm_reg_block::get_vreg_by_name(string name);$/;"	f
get_vreg_by_offset	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_vreg uvm_mem::get_vreg_by_offset(uvm_reg_addr_t offset,$/;"	f
global_stop_request	$UVM_HOME\base\uvm_globals.svh	/^function void global_stop_request();$/;"	f
grab	$UVM_HOME\seq\uvm_sequence_base.svh	/^  task grab(uvm_sequencer_base sequencer = null);$/;"	t
grab	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::grab(uvm_sequence_base sequence_ptr);$/;"	t
grant	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  bit        grant;$/;"	v
grant_queued_locks	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::grant_queued_locks();$/;"	f
h2	$UVM_HOME\base\uvm_recorder.svh	/^                                 integer h2,$/;"	v
handle	$UVM_HOME\base\uvm_recorder.svh	/^  static int handle;$/;"	v
has_child	$UVM_HOME\base\uvm_component.svh	/^function int uvm_component::has_child(string name);$/;"	f
has_cover	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int            has_cover;$/;"	v
has_cover	$UVM_HOME\reg\uvm_reg_fifo.svh	/^                 int has_cover);$/;"	v
has_cover	$UVM_HOME\reg\uvm_reg_indirect.svh	/^                int has_cover);$/;"	v
has_coverage	$UVM_HOME\reg\uvm_mem.svh	/^                        int              has_coverage = UVM_NO_COVERAGE);$/;"	v
has_coverage	$UVM_HOME\reg\uvm_mem.svh	/^                       int              has_coverage = UVM_NO_COVERAGE);$/;"	v
has_coverage	$UVM_HOME\reg\uvm_mem.svh	/^function bit uvm_mem::has_coverage(uvm_reg_cvr_t models);$/;"	f
has_coverage	$UVM_HOME\reg\uvm_reg.svh	/^                        int has_coverage);$/;"	v
has_coverage	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::has_coverage(uvm_reg_cvr_t models);$/;"	f
has_coverage	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit uvm_reg_block::has_coverage(uvm_reg_cvr_t models);$/;"	f
has_do_available	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit has_do_available(); return imp.has_do_available(); endfunction \\$/;"	f
has_do_available	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::has_do_available();$/;"	f
has_do_available	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual function bit has_do_available();$/;"	f
has_hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^function bit  uvm_mem::has_hdl_path(string kind = "");$/;"	f
has_hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^function bit  uvm_reg::has_hdl_path(string kind = "");$/;"	f
has_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit  uvm_reg_block::has_hdl_path(string kind = "");$/;"	f
has_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function bit  uvm_reg_file::has_hdl_path(string kind = "");$/;"	f
has_lock	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function bit has_lock();$/;"	f
has_lock	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::has_lock(uvm_sequence_base sequence_ptr);$/;"	f
has_parent	$UVM_HOME\base\uvm_component.svh	/^                                          bit    has_parent=0,$/;"	v
has_parent	$UVM_HOME\base\uvm_transaction.svh	/^                                                bit     has_parent=0);$/;"	v
has_parent	$UVM_HOME\base\uvm_transaction.svh	/^                                              bit has_parent=0);$/;"	v
has_regex_name	$UVM_HOME\base\uvm_resource.svh	/^  virtual function bit has_regex_name();$/;"	f
has_reset	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::has_reset(string kind = "HARD",$/;"	f
has_reset	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       bit            has_reset,$/;"	v
has_reset	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  bit            has_reset,$/;"	v
has_reset	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::has_reset(string kind = "HARD",$/;"	f
has_update_threads	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^function bit uvm_reg_backdoor::has_update_threads();$/;"	f
have_been_warned	$UVM_HOME\base\uvm_component.svh	/^  static bit have_been_warned;$/;"	v
hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^                                   string        hdl_path = "");$/;"	v
hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^                                 string         hdl_path="");$/;"	v
hdl_path	$UVM_HOME\reg\uvm_mem.svh	/^           string hdl_path = {hdl_concat.slices[j].path, "[", idx, "]"};$/;"	v
hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^                                   string hdl_path = "");$/;"	v
hdl_path	$UVM_HOME\reg\uvm_reg.svh	/^                                  string hdl_path = "");$/;"	v
hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^                                  string hdl_path="");$/;"	v
hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^         string hdl_path = hdl_paths.get(i);$/;"	v
hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^                                        string hdl_path = "");$/;"	v
hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^         string hdl_path = hdl_paths.get(i);$/;"	v
head_id	$UVM_HOME\base\uvm_printer.svh	/^      string head_id, head_typ, head_sz;$/;"	v
header	$UVM_HOME\base\uvm_printer.svh	/^    string header;$/;"	v
header	$UVM_HOME\base\uvm_printer.svh	/^  bit header = 1;$/;"	v
hex_radix	$UVM_HOME\base\uvm_printer.svh	/^  string hex_radix = "'h";$/;"	v
highest_pri	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int highest_pri;$/;"	v
highest_sequences	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  integer highest_sequences[$];$/;"	v
i	$UVM_HOME\base\uvm_component.svh	/^  int i , len;$/;"	v
i	$UVM_HOME\base\uvm_component.svh	/^  int unsigned i;$/;"	v
i	$UVM_HOME\base\uvm_misc.svh	/^  int i;$/;"	v
i	$UVM_HOME\base\uvm_packer.svh	/^  int i; i=0;$/;"	v
i	$UVM_HOME\base\uvm_phase.svh	/^    int i;$/;"	v
i	$UVM_HOME\base\uvm_resource.svh	/^    int unsigned i;$/;"	v
i	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^    int i;$/;"	v
i	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int           i;$/;"	v
i	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int i, temp;$/;"	v
i	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int i;$/;"	v
i	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^    int i;$/;"	v
id	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  string id;$/;"	v
id	$UVM_HOME\base\uvm_component.svh	/^                                                                 string id,$/;"	v
id	$UVM_HOME\base\uvm_component.svh	/^                                                                string id,$/;"	v
id	$UVM_HOME\base\uvm_component.svh	/^                                                          string id,$/;"	v
id	$UVM_HOME\base\uvm_component.svh	/^                                                        string id,$/;"	v
id	$UVM_HOME\base\uvm_component.svh	/^    string id;$/;"	v
id	$UVM_HOME\base\uvm_factory.svh	/^  int id;$/;"	v
id	$UVM_HOME\base\uvm_globals.svh	/^                          string id,$/;"	v
id	$UVM_HOME\base\uvm_report_catcher.svh	/^  string  id ;$/;"	v
id	$UVM_HOME\base\uvm_report_handler.svh	/^                                         string id,$/;"	v
id	$UVM_HOME\base\uvm_report_handler.svh	/^                                       string id,$/;"	v
id	$UVM_HOME\base\uvm_report_handler.svh	/^                                     string id, UVM_FILE file);$/;"	v
id	$UVM_HOME\base\uvm_report_handler.svh	/^                                 string id,$/;"	v
id	$UVM_HOME\base\uvm_report_handler.svh	/^      string id,$/;"	v
id	$UVM_HOME\base\uvm_report_object.svh	/^                                                string id, $/;"	v
id	$UVM_HOME\base\uvm_report_object.svh	/^                                               string id, int verbosity);$/;"	v
id	$UVM_HOME\base\uvm_report_object.svh	/^                                               string id, uvm_action action);$/;"	v
id	$UVM_HOME\base\uvm_report_object.svh	/^                                    string id,$/;"	v
id	$UVM_HOME\base\uvm_report_object.svh	/^           string id, string message, int verbosity, string filename, int line);$/;"	v
id	$UVM_HOME\base\uvm_report_server.svh	/^      string id,$/;"	v
id	$UVM_HOME\base\uvm_report_server.svh	/^    string id;$/;"	v
id	$UVM_HOME\base\uvm_root.svh	/^                               string id,$/;"	v
id	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                    string id,$/;"	v
id_specified	$UVM_HOME\base\uvm_report_catcher.svh	/^  bit id_specified ;$/;"	v
identifier	$UVM_HOME\base\uvm_printer.svh	/^  bit identifier = 1;$/;"	v
identifier	$UVM_HOME\base\uvm_recorder.svh	/^  bit identifier = 1;$/;"	v
idx	$UVM_HOME\base\uvm_objection.svh	/^    int  idx;$/;"	v
idx	$UVM_HOME\base\uvm_objection.svh	/^    int idx;$/;"	v
idx	$UVM_HOME\base\uvm_report_handler.svh	/^    string idx;$/;"	v
idx	$UVM_HOME\reg\uvm_mem.svh	/^     string idx;$/;"	v
idx	$UVM_HOME\reg\uvm_reg.svh	/^   int idx;$/;"	v
idx	$UVM_HOME\reg\uvm_reg_indirect.svh	/^                int idx,$/;"	v
idx	$UVM_HOME\reg\uvm_reg_indirect.svh	/^         int unsigned idx = m_idx.get();$/;"	v
idx	$UVM_HOME\reg\uvm_reg_indirect.svh	/^      int unsigned idx = m_idx.get_mirrored_value();$/;"	v
idx	$UVM_HOME\reg\uvm_reg_map.svh	/^      int idx;$/;"	v
idx	$UVM_HOME\reg\uvm_vreg.svh	/^                           longint unsigned       idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg.svh	/^                          longint unsigned       idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg.svh	/^                          longint unsigned     idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg.svh	/^                         longint unsigned     idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg.svh	/^   int idx;$/;"	v
idx	$UVM_HOME\reg\uvm_vreg_field.svh	/^                           longint unsigned      idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg_field.svh	/^                          longint unsigned       idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg_field.svh	/^                          longint unsigned     idx,$/;"	v
idx	$UVM_HOME\reg\uvm_vreg_field.svh	/^                         longint unsigned      idx,$/;"	v
idx__	$UVM_HOME\macros\uvm_object_defines.svh	/^    string idx__; \\$/;"	v
image	$UVM_HOME\reg\uvm_reg_block.svh	/^   string image;$/;"	v
image	$UVM_HOME\reg\uvm_reg_model.svh	/^   string image = "{";$/;"	v
img	$UVM_HOME\reg\uvm_reg_block.svh	/^         string img;$/;"	v
implement	$UVM_HOME\reg\uvm_vreg.svh	/^function bit uvm_vreg::implement(longint unsigned n,$/;"	f
in_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^    static bit in_catcher;$/;"	v
in_top_thread	$UVM_HOME\base\uvm_objection.svh	/^                             int in_top_thread);$/;"	v
in_top_thread	$UVM_HOME\base\uvm_objection.svh	/^                        int in_top_thread=0);$/;"	v
in_top_thread	$UVM_HOME\base\uvm_objection.svh	/^                       int in_top_thread=0);$/;"	v
include_coverage	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::include_coverage(string scope,$/;"	f
incr	$UVM_HOME\reg\uvm_vreg.svh	/^                                         int unsigned      incr   = 0);$/;"	v
incr	$UVM_HOME\reg\uvm_vreg.svh	/^                                      int unsigned       incr = 0);$/;"	v
incr	$UVM_HOME\reg\uvm_vreg.svh	/^                                     int unsigned     incr = 0);$/;"	v
incr	$UVM_HOME\reg\uvm_vreg.svh	/^                                  int unsigned      incr   = 0);$/;"	v
incr	$UVM_HOME\reg\uvm_vreg.svh	/^   local int unsigned     incr;    \/\/ From start to start of next$/;"	v
incr	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function void incr(real t, time scaled, real secs = 1.0e-9);$/;"	f
incr_id_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void incr_id_count(string id);$/;"	f
incr_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void incr_quit_count();$/;"	f
incr_severity_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void incr_severity_count(uvm_severity severity);$/;"	f
indent	$UVM_HOME\base\uvm_port_base.svh	/^    static string indent, save;$/;"	v
indent	$UVM_HOME\base\uvm_printer.svh	/^  int indent = 2;$/;"	v
indent_str	$UVM_HOME\base\uvm_printer.svh	/^          string indent_str;$/;"	v
indent_str	$UVM_HOME\base\uvm_printer.svh	/^      string indent_str;$/;"	v
index	$UVM_HOME\base\uvm_packer.svh	/^  int index;$/;"	v
index__	$UVM_HOME\macros\uvm_object_defines.svh	/^            int index__; \\$/;"	v
index_error	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::index_error(int index, string id, int sz);$/;"	f
index_string	$UVM_HOME\base\uvm_printer.svh	/^function string uvm_printer::index_string(int index, string name="");$/;"	f
individually_accessible	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       bit            individually_accessible); $/;"	v
individually_accessible	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  bit            individually_accessible); $/;"	v
init	$UVM_HOME\base\uvm_comparer.svh	/^  static function uvm_comparer init();$/;"	f
init_access_record	$UVM_HOME\base\uvm_resource.svh	/^  function void init_access_record (inout uvm_resource_types::access_t access_record);$/;"	f
init_e	$UVM_HOME\reg\uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	e
init_sequence_library	$UVM_HOME\macros\uvm_sequence_defines.svh	/^   function void init_sequence_library(); \\$/;"	f
init_sequence_library	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::init_sequence_library();$/;"	f
initialize	$UVM_HOME\base\uvm_report_handler.svh	/^  function void initialize();$/;"	f
insert	$UVM_HOME\base\uvm_queue.svh	/^  virtual function void insert (int index, T item);$/;"	f
inst_name	$UVM_HOME\base\uvm_config_db.svh	/^                           string inst_name,$/;"	v
inst_name	$UVM_HOME\base\uvm_config_db.svh	/^                          string inst_name,$/;"	v
inst_name	$UVM_HOME\base\uvm_config_db.svh	/^  string inst_name;$/;"	v
inst_path	$UVM_HOME\base\uvm_factory.svh	/^  string inst_path;$/;"	v
inst_path	$UVM_HOME\base\uvm_registry.svh	/^                                         string inst_path,$/;"	v
inst_q	$UVM_HOME\base\uvm_callback.svh	/^    string inst_q[$];$/;"	v
int_size	$UVM_HOME\base\uvm_packer.svh	/^  int int_size;$/;"	v
intv	$UVM_HOME\base\uvm_misc.svh	/^  int          intv;$/;"	v
is	$UVM_HOME\base\uvm_phase.svh	/^function bit uvm_phase::is(uvm_phase phase);$/;"	f
is	$UVM_HOME\reg\uvm_reg.svh	/^   \/\/ if reg is not associated with any map, return null$/;"	v
is_R	$UVM_HOME\reg\uvm_reg.svh	/^   bit is_R;$/;"	v
is_W	$UVM_HOME\reg\uvm_reg.svh	/^   bit is_W;$/;"	v
is_active	$UVM_HOME\base\uvm_transaction.svh	/^function bit uvm_transaction::is_active();$/;"	f
is_after	$UVM_HOME\base\uvm_phase.svh	/^function bit uvm_phase::is_after(uvm_phase phase);$/;"	f
is_auditing	$UVM_HOME\base\uvm_resource.svh	/^  static function bit is_auditing();$/;"	f
is_auto_updated	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^function bit uvm_reg_backdoor::is_auto_updated(uvm_reg_field field);$/;"	f
is_before	$UVM_HOME\base\uvm_phase.svh	/^function bit uvm_phase::is_before(uvm_phase phase);$/;"	f
is_blocked	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function bit is_blocked();$/;"	f
is_blocked	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_blocked(uvm_sequence_base sequence_ptr);$/;"	f
is_busy	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::is_busy();$/;"	f
is_child	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_child (uvm_sequence_base parent,$/;"	f
is_dmi_allowed	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^ virtual function bit is_dmi_allowed();$/;"	f
is_domain	$UVM_HOME\base\uvm_phase.svh	/^  function bit is_domain();$/;"	f
is_empty	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit is_empty();$/;"	f
is_empty	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit is_empty();$/;"	f
is_enabled	$UVM_HOME\base\uvm_callback.svh	/^  function bit is_enabled();$/;"	f
is_export	$UVM_HOME\base\uvm_port_base.svh	/^  function bit is_export ();$/;"	f
is_full	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit is_full();$/;"	f
is_full	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit is_full();$/;"	f
is_grabbed	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_grabbed();$/;"	f
is_hdl_path_root	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit  uvm_reg_block::is_hdl_path_root (string kind = "");$/;"	f
is_imp	$UVM_HOME\base\uvm_port_base.svh	/^  function bit is_imp ();$/;"	f
is_in_map	$UVM_HOME\reg\uvm_mem.svh	/^function bit uvm_mem::is_in_map(uvm_reg_map map);$/;"	f
is_in_map	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::is_in_map(uvm_reg_map map);$/;"	f
is_in_map	$UVM_HOME\reg\uvm_vreg.svh	/^function bit uvm_vreg::is_in_map(uvm_reg_map map);$/;"	f
is_indv_accessible	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::is_indv_accessible(uvm_path_e  path,$/;"	f
is_initialized	$UVM_HOME\reg\uvm_reg_map.svh	/^   bit                    is_initialized;$/;"	v
is_item	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function bit is_item();$/;"	f
is_item	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function bit is_item();$/;"	f
is_known_access	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::is_known_access(uvm_reg_map map = null);$/;"	f
is_locked	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit uvm_reg_block::is_locked();$/;"	f
is_non_null	$UVM_HOME\base\uvm_packer.svh	/^  byte is_non_null; is_non_null = 1;$/;"	v
is_null	$UVM_HOME\base\uvm_packer.svh	/^function bit uvm_packer::is_null();$/;"	f
is_null_term	$UVM_HOME\base\uvm_packer.svh	/^  bit  is_null_term; \/\/ Assumes a null terminated string$/;"	v
is_off	$UVM_HOME\base\uvm_event.svh	/^  virtual function bit is_off ();$/;"	f
is_on	$UVM_HOME\base\uvm_event.svh	/^  virtual function bit is_on ();$/;"	f
is_on	$UVM_HOME\base\uvm_report_catcher.svh	/^  bit is_on ;$/;"	v
is_port	$UVM_HOME\base\uvm_port_base.svh	/^  function bit is_port ();$/;"	f
is_quit_count_reached	$UVM_HOME\base\uvm_report_server.svh	/^  function bit is_quit_count_reached();$/;"	f
is_raise	$UVM_HOME\base\uvm_objection.svh	/^                                bit is_raise,$/;"	v
is_rand	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       bit            is_rand,$/;"	v
is_rand	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  bit            is_rand,$/;"	v
is_read	$UVM_HOME\reg\uvm_mem.svh	/^                                           bit            is_read,$/;"	v
is_read	$UVM_HOME\reg\uvm_mem.svh	/^                                    bit            is_read,$/;"	v
is_read	$UVM_HOME\reg\uvm_reg.svh	/^                                          bit             is_read,$/;"	v
is_read	$UVM_HOME\reg\uvm_reg.svh	/^                                    bit             is_read,$/;"	v
is_read	$UVM_HOME\reg\uvm_reg_block.svh	/^                                           bit            is_read,$/;"	v
is_read	$UVM_HOME\reg\uvm_reg_block.svh	/^                                      bit            is_read,$/;"	v
is_read	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function bit is_read();$/;"	f
is_read_only	$UVM_HOME\base\uvm_resource.svh	/^  function bit is_read_only();$/;"	f
is_recording_enabled	$UVM_HOME\base\uvm_transaction.svh	/^function bit uvm_transaction::is_recording_enabled ();$/;"	f
is_registered_with_sequencer	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^  static bit is_registered_with_sequencer = SEQUENCER``::add_typewide_sequence(`"TYPE_NAME`");$/;"	v
is_rel_default	$UVM_HOME\seq\uvm_sequence_base.svh	/^  local bit is_rel_default;$/;"	v
is_relevant	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function bit is_relevant(); $/;"	f
is_relevant_entries	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int is_relevant_entries[$];$/;"	v
is_response_error	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function bit is_response_error();$/;"	f
is_response_ok	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function bit is_response_ok();$/;"	f
is_static	$UVM_HOME\reg\uvm_vreg.svh	/^   local bit              is_static;$/;"	v
is_tracing	$UVM_HOME\base\uvm_config_db.svh	/^  static function bit is_tracing();$/;"	f
is_tracing	$UVM_HOME\base\uvm_resource_db.svh	/^  static function bit is_tracing();$/;"	f
is_unbounded	$UVM_HOME\base\uvm_port_base.svh	/^  function bit is_unbounded ();$/;"	f
is_volatile	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::is_volatile();$/;"	f
is_write	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function bit is_write();$/;"	f
issue	$UVM_HOME\base\uvm_report_catcher.svh	/^  protected function void issue();$/;"	f
issued1	$UVM_HOME\seq\uvm_sequence_item.svh	/^  static     bit issued1,issued2;$/;"	v
istop	$UVM_HOME\base\uvm_printer.svh	/^function bit uvm_printer::istop ();$/;"	f
item	$UVM_HOME\base\uvm_pool.svh	/^    string item;$/;"	v
item_done	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function void item_done(input RSP rsp_arg = null); imp.item_done(rsp_arg); endfunction \\$/;"	f
item_done	$UVM_HOME\seq\uvm_sequencer.svh	/^function void uvm_sequencer::item_done(RSP item = null);$/;"	f
item_done	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual function void item_done(input T2 t = null);$/;"	f
item_done_get_trigger_data	$UVM_HOME\seq\uvm_sequencer.svh	/^  function RSP                 item_done_get_trigger_data();$/;"	f
item_done_trigger	$UVM_HOME\seq\uvm_sequencer.svh	/^function void uvm_sequencer::item_done_trigger(RSP item = null);$/;"	f
item_priority	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                        int item_priority = -1,$/;"	v
item_priority	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                     int item_priority = -1,$/;"	v
item_priority	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int        item_priority;$/;"	v
iter	$UVM_HOME\base\uvm_report_catcher.svh	/^    int iter;$/;"	v
ival	$UVM_HOME\base\uvm_recorder.svh	/^    bit[63:0] ival = $realtobits(value);$/;"	v
ival	$UVM_HOME\macros\uvm_object_defines.svh	/^  bit[63:0] ival = $realtobits(VALUE); \\$/;"	v
j	$UVM_HOME\base\uvm_component.svh	/^  int unsigned j;$/;"	v
j	$UVM_HOME\reg\uvm_reg.svh	/^         int j = i;$/;"	v
j	$UVM_HOME\reg\uvm_vreg.svh	/^         int j = i;$/;"	v
jump	$UVM_HOME\base\uvm_domain.svh	/^  function void jump(uvm_phase phase);$/;"	f
jump	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::jump(uvm_phase phase);$/;"	f
jump_all	$UVM_HOME\base\uvm_domain.svh	/^  static function void jump_all(uvm_phase phase);$/;"	f
jump_all	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::jump_all(uvm_phase phase);$/;"	f
k	$UVM_HOME\base\uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	v
k	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^                     int             k,$/;"	v
k	$UVM_HOME\reg\uvm_mem.svh	/^              int k = hdl_concat.slices[j].offset;$/;"	v
k	$UVM_HOME\reg\uvm_reg.svh	/^           int k = hdl_concat.slices[j].offset;$/;"	v
keep_active	$UVM_HOME\base\uvm_component.svh	/^                                              bit    keep_active=0);$/;"	v
keep_active	$UVM_HOME\base\uvm_component.svh	/^                                           bit    keep_active=0);$/;"	v
key	$UVM_HOME\base\uvm_factory.svh	/^  string key;$/;"	v
key	$UVM_HOME\base\uvm_misc.svh	/^  string       key;$/;"	v
key	$UVM_HOME\base\uvm_pool.svh	/^    string key;$/;"	v
key	$UVM_HOME\base\uvm_spell_chkr.svh	/^    string key;$/;"	v
key	$UVM_HOME\macros\uvm_printer_defines.svh	/^    int key; \\$/;"	v
key__	$UVM_HOME\macros\uvm_object_defines.svh	/^    int key__; \\$/;"	v
kill	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::kill();$/;"	f
kill	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::kill();$/;"	f
kill	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void kill();$/;"	f
kill_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::kill_sequence(uvm_sequence_base sequence_ptr);$/;"	f
kill_successors	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::kill_successors();$/;"	f
kill_update_thread	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::kill_update_thread(uvm_object element);$/;"	f
kind	$UVM_HOME\base\uvm_component.svh	/^  string kind;$/;"	v
kind	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^                                              string kind);$/;"	v
kind	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^                                             string        kind);$/;"	v
kind	$UVM_HOME\reg\uvm_mem.svh	/^                                           string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_mem.svh	/^                                          string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_mem.svh	/^                                      string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_mem.svh	/^  string kind;$/;"	v
kind	$UVM_HOME\reg\uvm_reg.svh	/^                                           string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_reg.svh	/^                                          string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_reg.svh	/^                                      string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_reg.svh	/^                                    string kind = "RTL");$/;"	v
kind	$UVM_HOME\reg\uvm_reg.svh	/^                                 string         kind = "HARD");$/;"	v
kind	$UVM_HOME\reg\uvm_reg.svh	/^  string kind;$/;"	v
kind	$UVM_HOME\reg\uvm_reg_field.svh	/^                                          string kind = "HARD");$/;"	v
kind	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       string kind = "HARD");$/;"	v
l_exhaustive_seq_kind	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^  local int unsigned l_exhaustive_seq_kind;$/;"	v
label	$UVM_HOME\base\uvm_component.svh	/^                                              string label="error_tr",$/;"	v
label	$UVM_HOME\base\uvm_component.svh	/^                                              string label="event_tr",$/;"	v
label	$UVM_HOME\base\uvm_component.svh	/^                                           string label="error_tr",$/;"	v
label	$UVM_HOME\base\uvm_component.svh	/^                                           string label="event_tr",$/;"	v
label	$UVM_HOME\base\uvm_component.svh	/^                                          string label="",$/;"	v
label	$UVM_HOME\base\uvm_component.svh	/^                                    string label="",$/;"	v
label	$UVM_HOME\base\uvm_recorder.svh	/^                                     string label="",$/;"	v
last	$UVM_HOME\base\uvm_callback.svh	/^   function CB last();$/;"	f
last	$UVM_HOME\base\uvm_pool.svh	/^  virtual function int last (ref KEY key);$/;"	f
last_req	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^  function REQ last_req(int unsigned n = 0);$/;"	f
last_rsp	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^  function RSP last_rsp(int unsigned n = 0);$/;"	f
last_time	$UVM_HOME\base\uvm_component.svh	/^      time last_time = 0;$/;"	v
last_trigger	$UVM_HOME\base\uvm_heartbeat.svh	/^    time last_trigger=0;$/;"	v
last_trigger	$UVM_HOME\base\uvm_heartbeat.svh	/^  time last_trigger [uvm_object];$/;"	v
lastdot	$UVM_HOME\base\uvm_transaction.svh	/^  int lastdot;$/;"	v
leaf	$UVM_HOME\base\uvm_component.svh	/^  string leaf , remainder;$/;"	v
len	$UVM_HOME\base\uvm_cmdline_processor.svh	/^    int len = match.len();$/;"	v
len	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                 int unsigned len,$/;"	v
len	$UVM_HOME\reg\uvm_mem_mam.svh	/^                             int unsigned len,$/;"	v
len	$UVM_HOME\reg\uvm_mem_mam.svh	/^   int unsigned len;$/;"	v
len	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local int unsigned len;$/;"	v
level	$UVM_HOME\base\uvm_phase.svh	/^  static int level;$/;"	v
level	$UVM_HOME\base\uvm_printer.svh	/^  int    level;$/;"	v
lhs	$UVM_HOME\base\uvm_comparer.svh	/^                                          logic[63:0] lhs, $/;"	v
lhs	$UVM_HOME\base\uvm_comparer.svh	/^                                          real lhs, $/;"	v
lhs	$UVM_HOME\base\uvm_comparer.svh	/^                                       string lhs,$/;"	v
line	$UVM_HOME\base\uvm_globals.svh	/^				 int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_globals.svh	/^			       int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_globals.svh	/^			      int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_globals.svh	/^                          int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_report_handler.svh	/^                                 int line);$/;"	v
line	$UVM_HOME\base\uvm_report_handler.svh	/^      int line=0,$/;"	v
line	$UVM_HOME\base\uvm_report_object.svh	/^                                            int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_report_object.svh	/^                                          int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_report_object.svh	/^                                         int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_report_object.svh	/^                                    int line = 0);$/;"	v
line	$UVM_HOME\base\uvm_report_server.svh	/^      int    line$/;"	v
line	$UVM_HOME\base\uvm_report_server.svh	/^      int line,$/;"	v
line	$UVM_HOME\base\uvm_root.svh	/^                               int line=0,$/;"	v
line	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                            int line = 0);$/;"	v
line	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                          int line = 0);$/;"	v
line	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                         int line = 0);$/;"	v
line	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                    int line = 0);$/;"	v
line_str	$UVM_HOME\base\uvm_report_server.svh	/^    string line_str;$/;"	v
linefeed	$UVM_HOME\base\uvm_printer.svh	/^  string linefeed = newline == "" || newline == " " ? newline : {newline, knobs.prefix};$/;"	v
linefeed	$UVM_HOME\base\uvm_printer.svh	/^  string linefeed = {"\\n", knobs.prefix};$/;"	v
lineno	$UVM_HOME\reg\uvm_mem.svh	/^                                      int lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem.svh	/^                                     int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem.svh	/^                                    int lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                 int            lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                 int          lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                int          lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local int          lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local int lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                               int     lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                        int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                      int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                      int     lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                     int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                     int             lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                                    int              lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                               int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg.svh	/^                           int             lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   int lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_block.svh	/^                                          int                  lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_block.svh	/^                                      int lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int            lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^                                              int    lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^                                            int     lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^                                     int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^                                    int             lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^                                 int             lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^                                int               lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_fifo.svh	/^                              int             lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_indirect.svh	/^                                        int     lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_indirect.svh	/^                              int             lineno = 0);$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_item.svh	/^  int lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   int lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_vreg.svh	/^   int    lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_vreg.svh	/^   local int lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_vreg_field.svh	/^   int    lineno;$/;"	v
lineno	$UVM_HOME\reg\uvm_vreg_field.svh	/^   local int lineno;$/;"	v
link_tr	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void link_tr(integer h1,$/;"	f
link_tr_h	$UVM_HOME\base\uvm_component.svh	/^  integer link_tr_h;$/;"	v
locality_e	$UVM_HOME\reg\uvm_mem_mam.svh	/^   typedef enum {BROAD, NEARBY}   locality_e;$/;"	e
lock	$UVM_HOME\seq\uvm_sequence_base.svh	/^  task lock(uvm_sequencer_base sequencer = null);$/;"	t
lock	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::lock(uvm_sequence_base sequence_ptr);$/;"	t
lock_arb_size	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int lock_arb_size;$/;"	v
lock_model	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::lock_model();$/;"	f
lock_request	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                        bit lock_request = 0);$/;"	v
lock_request	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                     bit lock_request = 0);$/;"	v
locked	$UVM_HOME\reg\uvm_reg_block.svh	/^   local bit            locked;$/;"	v
locked	$UVM_HOME\reg\uvm_vreg.svh	/^   local bit locked;$/;"	v
logic	$UVM_HOME\base\uvm_globals.svh	/^function logic[UVM_LARGE_STRING:0] uvm_string_to_bits(string str);$/;"	f
logic	$UVM_HOME\base\uvm_packer.svh	/^function logic[63:0] uvm_packer::unpack_field_int(int size);$/;"	f
lookup	$UVM_HOME\base\uvm_component.svh	/^function uvm_component uvm_component::lookup( string name );$/;"	f
lookup	$UVM_HOME\base\uvm_config_db.svh	/^    string lookup;$/;"	v
lsb	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^            int lsb, w, dc;$/;"	v
lsb	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^            int lsb, w;$/;"	v
lsb	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^         int lsb, w;$/;"	v
lsb	$UVM_HOME\reg\uvm_reg.svh	/^               int lsb = m_fields[i].get_lsb_pos();$/;"	v
lsb	$UVM_HOME\reg\uvm_reg.svh	/^      int lsb;$/;"	v
lsb	$UVM_HOME\reg\uvm_reg_map.svh	/^  int                lsb;$/;"	v
lsb	$UVM_HOME\reg\uvm_vreg.svh	/^   int lsb;$/;"	v
lsb	$UVM_HOME\reg\uvm_vreg_field.svh	/^   local int unsigned lsb;$/;"	v
lsb_pos	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       int unsigned   lsb_pos,$/;"	v
lsb_pos	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  int unsigned   lsb_pos,$/;"	v
lsb_pos	$UVM_HOME\reg\uvm_vreg_field.svh	/^                                   int unsigned  lsb_pos);$/;"	v
lsb_pos	$UVM_HOME\reg\uvm_vreg_field.svh	/^                                  int unsigned lsb_pos);$/;"	v
m	$UVM_HOME\base\uvm_printer.svh	/^      int m;$/;"	v
m	$UVM_HOME\base\uvm_report_catcher.svh	/^        string m;$/;"	v
m	$UVM_HOME\base\uvm_report_catcher.svh	/^     string m;$/;"	v
m	$UVM_HOME\base\uvm_report_server.svh	/^    string m;$/;"	v
m_aa2string	$UVM_HOME\base\uvm_phase.svh	/^  local function string m_aa2string(bit aa[uvm_phase]); \/\/ TBD tidy$/;"	f
m_abort	$UVM_HOME\seq\uvm_sequence_library.svh	/^   bit m_abort;$/;"	v
m_access	$UVM_HOME\reg\uvm_mem.svh	/^   local string            m_access;$/;"	v
m_access	$UVM_HOME\reg\uvm_reg_field.svh	/^   local string          m_access;$/;"	v
m_add_builtin_seqs	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_add_builtin_seqs(bit add_simple=1);$/;"	f
m_add_child	$UVM_HOME\base\uvm_component.svh	/^function bit uvm_component::m_add_child(uvm_component child);$/;"	f
m_add_child	$UVM_HOME\base\uvm_root.svh	/^function bit uvm_root::m_add_child (uvm_component child);$/;"	f
m_add_list	$UVM_HOME\base\uvm_port_base.svh	/^  local function void m_add_list           (this_type provider);$/;"	f
m_add_tw_cbs	$UVM_HOME\base\uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	f
m_add_typewide_sequence	$UVM_HOME\macros\uvm_sequence_defines.svh	/^   static function bit m_add_typewide_sequence(uvm_object_wrapper seq_type); \\$/;"	f
m_add_typewide_sequence	$UVM_HOME\seq\uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_add_typewide_sequence(uvm_object_wrapper seq_type);$/;"	f
m_address	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   rand bit [63:0]             m_address;$/;"	v
m_am_i_a	$UVM_HOME\base\uvm_callback.svh	/^  virtual function bit m_am_i_a(uvm_object obj);$/;"	f
m_apply_verbosity_settings	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_apply_verbosity_settings(uvm_phase phase);$/;"	f
m_arg	$UVM_HOME\base\uvm_misc.svh	/^  local string m_arg;$/;"	v
m_auto_predict	$UVM_HOME\reg\uvm_reg_map.svh	/^   local bit                m_auto_predict;$/;"	v
m_begin_tr	$UVM_HOME\base\uvm_component.svh	/^function integer uvm_component::m_begin_tr (uvm_transaction tr,$/;"	f
m_begin_tr	$UVM_HOME\base\uvm_transaction.svh	/^function integer uvm_transaction::m_begin_tr (time begin_time=0, $/;"	f
m_byte_addressing	$UVM_HOME\reg\uvm_reg_map.svh	/^   local bit                m_byte_addressing;$/;"	v
m_byte_enable_length	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   rand int unsigned m_byte_enable_length;$/;"	v
m_cb_find	$UVM_HOME\base\uvm_callback.svh	/^  static function int m_cb_find(uvm_queue#(uvm_callback) q, uvm_callback cb);$/;"	f
m_cb_find_name	$UVM_HOME\base\uvm_callback.svh	/^  static function int m_cb_find_name(uvm_queue#(uvm_callback) q, string name, string where);$/;"	f
m_cb_typename	$UVM_HOME\base\uvm_callback.svh	/^  static string m_cb_typename;$/;"	v
m_check	$UVM_HOME\seq\uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_check(uvm_object_wrapper seq_type, this_type lib);$/;"	f
m_check_on_read	$UVM_HOME\reg\uvm_reg_map.svh	/^   local bit                m_check_on_read;$/;"	v
m_check_relationship	$UVM_HOME\base\uvm_port_base.svh	/^  local function bit  m_check_relationship (this_type provider);  $/;"	f
m_check_verbosity	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_check_verbosity();$/;"	f
m_choose_next_request	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_choose_next_request();$/;"	f
m_config_set	$UVM_HOME\base\uvm_component.svh	/^  static bit m_config_set = 1;$/;"	v
m_convert_verb	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function bit m_convert_verb(string verb_str, output uvm_verbosity verb_enum);$/;"	f
m_cover_on	$UVM_HOME\reg\uvm_mem.svh	/^   local int               m_cover_on;$/;"	v
m_cover_on	$UVM_HOME\reg\uvm_reg.svh	/^   local int               m_cover_on;$/;"	v
m_cover_on	$UVM_HOME\reg\uvm_reg_field.svh	/^   local int             m_cover_on;$/;"	v
m_debug_create	$UVM_HOME\base\uvm_factory.svh	/^      function void  m_debug_create (string requested_type_name,$/;"	f
m_debug_create	$UVM_HOME\base\uvm_factory.svh	/^function void  uvm_factory::m_debug_create (string requested_type_name,$/;"	f
m_debug_display	$UVM_HOME\base\uvm_factory.svh	/^      function void  m_debug_display(string requested_type_name,$/;"	f
m_debug_display	$UVM_HOME\base\uvm_factory.svh	/^function void  uvm_factory::m_debug_display (string requested_type_name,$/;"	f
m_delete_tw_cbs	$UVM_HOME\base\uvm_callback.svh	/^  virtual function bit m_delete_tw_cbs(uvm_callback cb);$/;"	f
m_disable_cb	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void m_disable_cb;$/;"	f
m_display_objections	$UVM_HOME\base\uvm_objection.svh	/^  protected function string m_display_objections(uvm_object obj=null, bit show_header=1);$/;"	f
m_dmi	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   bit m_dmi;$/;"	v
m_do_config_settings	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_do_config_settings();$/;"	f
m_do_cycle_check	$UVM_HOME\base\uvm_misc.svh	/^  function bit m_do_cycle_check(uvm_object scope);$/;"	f
m_do_dump_args	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_do_dump_args();$/;"	f
m_do_factory_settings	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_do_factory_settings();$/;"	f
m_do_max_quit_settings	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_do_max_quit_settings();$/;"	f
m_do_pre_abort	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_do_pre_abort;$/;"	f
m_do_stop_all	$UVM_HOME\base\uvm_objection.svh	/^  task m_do_stop_all(uvm_component comp);$/;"	t
m_do_timeout_settings	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_do_timeout_settings();$/;"	f
m_do_verbosity_settings	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_do_verbosity_settings();$/;"	f
m_drop	$UVM_HOME\base\uvm_objection.svh	/^  function void m_drop (uvm_object obj,$/;"	f
m_dyn_check	$UVM_HOME\seq\uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_dyn_check(uvm_object_wrapper seq_type);$/;"	f
m_enable_cb	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void m_enable_cb;$/;"	f
m_event	$UVM_HOME\base\uvm_event.svh	/^  local event      m_event;$/;"	v
m_execute_scheduled_forks	$UVM_HOME\base\uvm_objection.svh	/^  static task m_execute_scheduled_forks();$/;"	t
m_executing_stop_processes	$UVM_HOME\base\uvm_objection.svh	/^  local  bit m_executing_stop_processes;$/;"	v
m_exhaustive_count	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int m_exhaustive_count;$/;"	v
m_extract_name	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_extract_name(input string name ,$/;"	f
m_find_all_recurse	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_find_all_recurse(string comp_match, ref uvm_component comps[$],$/;"	f
m_find_number_driver_connections	$UVM_HOME\seq\uvm_sequencer.svh	/^function int uvm_sequencer::m_find_number_driver_connections();$/;"	f
m_find_number_driver_connections	$UVM_HOME\seq\uvm_sequencer_base.svh	/^           virtual function int    m_find_number_driver_connections();$/;"	f
m_find_number_driver_connections	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function int  uvm_sequencer_base::m_find_number_driver_connections();$/;"	f
m_find_predecessor	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor(uvm_phase phase, bit stay_in_scope=1, uvm_phase orig_phase=null);$/;"	f
m_find_predecessor_by_name	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor_by_name(string name, bit stay_in_scope=1, uvm_phase orig_phase=null);$/;"	f
m_find_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::m_find_sequence(int sequence_id);$/;"	f
m_find_successor	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor(uvm_phase phase, bit stay_in_scope=1, uvm_phase orig_phase=null);$/;"	f
m_find_successor_by_name	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor_by_name(string name, bit stay_in_scope=1, uvm_phase orig_phase=null);$/;"	f
m_fname	$UVM_HOME\reg\uvm_mem.svh	/^   local string            m_fname;$/;"	v
m_fname	$UVM_HOME\reg\uvm_reg.svh	/^   local string            m_fname;$/;"	v
m_fname	$UVM_HOME\reg\uvm_reg_field.svh	/^   local string          m_fname;$/;"	v
m_forked_drain	$UVM_HOME\base\uvm_objection.svh	/^  task m_forked_drain (uvm_object obj,$/;"	t
m_get_client_info	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function string m_get_client_info (output uvm_report_object client);$/;"	f
m_get_config	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::m_get_config();$/;"	f
m_get_if_mask	$UVM_HOME\base\uvm_port_base.svh	/^  function int m_get_if_mask();$/;"	f
m_get_parent	$UVM_HOME\base\uvm_objection.svh	/^  function uvm_object m_get_parent(uvm_object obj);$/;"	f
m_get_q	$UVM_HOME\base\uvm_callback.svh	/^  static function void m_get_q (ref uvm_queue #(uvm_callback) q, input T obj);$/;"	f
m_get_report_object	$UVM_HOME\base\uvm_object.svh	/^function uvm_report_object uvm_object::m_get_report_object();$/;"	f
m_get_seq_item_priority	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_get_seq_item_priority(uvm_sequence_request seq_q_entry);$/;"	f
m_get_sqr_sequence_id	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function int m_get_sqr_sequence_id(int sequencer_id, bit update_sequence_id);$/;"	f
m_get_transitive_children	$UVM_HOME\base\uvm_phase.svh	/^  virtual function void m_get_transitive_children(ref uvm_phase phases[$]);$/;"	f
m_handles	$UVM_HOME\base\uvm_recorder.svh	/^  static bit m_handles[int];$/;"	v
m_has_cover	$UVM_HOME\reg\uvm_mem.svh	/^   local int               m_has_cover;$/;"	v
m_has_cover	$UVM_HOME\reg\uvm_reg.svh	/^   local int               m_has_cover;$/;"	v
m_has_wildcard	$UVM_HOME\base\uvm_factory.svh	/^function bit uvm_factory::m_has_wildcard(string nm);$/;"	f
m_has_wildcard_names	$UVM_HOME\base\uvm_resource.svh	/^  static bit m_has_wildcard_names;$/;"	v
m_hb_process	$UVM_HOME\base\uvm_heartbeat.svh	/^  task m_hb_process;$/;"	t
m_i	$UVM_HOME\base\uvm_callback.svh	/^   local int m_i;$/;"	v
m_idx	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   local int     m_idx;$/;"	v
m_individually_accessible	$UVM_HOME\reg\uvm_reg_field.svh	/^   local bit             m_individually_accessible;$/;"	v
m_init_objections	$UVM_HOME\base\uvm_objection.svh	/^  static function void m_init_objections();$/;"	f
m_initialize	$UVM_HOME\base\uvm_callback.svh	/^  static function this_type m_initialize();$/;"	f
m_inst_id	$UVM_HOME\base\uvm_object.svh	/^  local int m_inst_id;$/;"	v
m_is_for_me	$UVM_HOME\base\uvm_callback.svh	/^  virtual function bit m_is_for_me(uvm_callback cb);$/;"	f
m_is_powered_down	$UVM_HOME\reg\uvm_mem.svh	/^   local bit               m_is_powered_down;$/;"	v
m_is_regex_name	$UVM_HOME\base\uvm_resource.svh	/^  local bit m_is_regex_name;$/;"	v
m_is_registered	$UVM_HOME\base\uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	f
m_is_relevant_completed	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int m_is_relevant_completed;$/;"	v
m_jump_bkwd	$UVM_HOME\base\uvm_phase.svh	/^  local bit                m_jump_bkwd;$/;"	v
m_jump_fwd	$UVM_HOME\base\uvm_phase.svh	/^  local bit                m_jump_fwd;$/;"	v
m_kill	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void m_kill();$/;"	f
m_last_req_push_front	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::m_last_req_push_front(REQ item);$/;"	f
m_last_rsp_push_front	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::m_last_rsp_push_front(RSP item);$/;"	f
m_leaf_name	$UVM_HOME\base\uvm_object.svh	/^  local string m_leaf_name;$/;"	v
m_length	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   rand int unsigned           m_length;$/;"	v
m_lineno	$UVM_HOME\reg\uvm_mem.svh	/^   local int               m_lineno;$/;"	v
m_lineno	$UVM_HOME\reg\uvm_reg.svh	/^   local int               m_lineno;$/;"	v
m_lineno	$UVM_HOME\reg\uvm_reg_field.svh	/^   local int             m_lineno;$/;"	v
m_lock_req	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_lock_req(uvm_sequence_base sequence_ptr, bit lock);$/;"	t
m_locked	$UVM_HOME\reg\uvm_mem.svh	/^   local bit               m_locked;$/;"	v
m_locked	$UVM_HOME\reg\uvm_reg.svh	/^   local bit               m_locked;$/;"	v
m_lsb	$UVM_HOME\reg\uvm_reg_field.svh	/^   local int unsigned    m_lsb;$/;"	v
m_maps	$UVM_HOME\reg\uvm_mem.svh	/^   local bit               m_maps[uvm_reg_map];$/;"	v
m_matches	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  int m_matches, m_mismatches;$/;"	v
m_max_quit_overridable	$UVM_HOME\base\uvm_report_server.svh	/^  local bit m_max_quit_overridable = 1;$/;"	v
m_max_size	$UVM_HOME\base\uvm_port_base.svh	/^  local int               m_max_size;$/;"	v
m_max_verbosity_level	$UVM_HOME\base\uvm_report_handler.svh	/^  int m_max_verbosity_level;$/;"	v
m_min_size	$UVM_HOME\base\uvm_port_base.svh	/^  local int               m_min_size;$/;"	v
m_n_bits	$UVM_HOME\reg\uvm_mem.svh	/^   local int unsigned      m_n_bits;$/;"	v
m_n_bits	$UVM_HOME\reg\uvm_reg.svh	/^   local int unsigned      m_n_bits;$/;"	v
m_n_bytes	$UVM_HOME\reg\uvm_reg_map.svh	/^   local int unsigned       m_n_bytes;$/;"	v
m_n_stop_threads	$UVM_HOME\base\uvm_objection.svh	/^  local  int m_n_stop_threads;$/;"	v
m_n_used_bits	$UVM_HOME\reg\uvm_reg.svh	/^   local int unsigned      m_n_used_bits;$/;"	v
m_name	$UVM_HOME\base\uvm_component.svh	/^  string m_name;$/;"	v
m_name	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^   local string m_name;$/;"	v
m_name	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   local string m_name;$/;"	v
m_next_transaction_id	$UVM_HOME\seq\uvm_sequence_base.svh	/^            int                m_next_transaction_id = 1;$/;"	v
m_num_procs_not_yet_returned	$UVM_HOME\base\uvm_phase.svh	/^  int                      m_num_procs_not_yet_returned;$/;"	v
m_pack	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::m_pack (inout uvm_packer packer);$/;"	f
m_packed_size	$UVM_HOME\base\uvm_packer.svh	/^  int m_packed_size;$/;"	v
m_phase_all_done	$UVM_HOME\base\uvm_root.svh	/^  bit m_phase_all_done;$/;"	v
m_predefine_policies	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::m_predefine_policies();$/;"	f
m_print_successors	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::m_print_successors();$/;"	f
m_print_termination_state	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::m_print_termination_state();$/;"	f
m_priority	$UVM_HOME\seq\uvm_sequence_base.svh	/^  local     int                m_priority = -1;$/;"	v
m_process_config	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_process_config(string cfg, bit is_int);$/;"	f
m_process_inst_override	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_process_inst_override(string ovr);$/;"	f
m_process_type_override	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::m_process_type_override(string ovr);$/;"	f
m_propagate	$UVM_HOME\base\uvm_objection.svh	/^  function void m_propagate (uvm_object obj,$/;"	f
m_raise	$UVM_HOME\base\uvm_objection.svh	/^  function void m_raise (uvm_object obj,$/;"	f
m_random_count	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int m_random_count;$/;"	v
m_read_in_progress	$UVM_HOME\reg\uvm_mem.svh	/^   local bit               m_read_in_progress;$/;"	v
m_read_in_progress	$UVM_HOME\reg\uvm_reg.svh	/^   local bit               m_read_in_progress;$/;"	v
m_read_in_progress	$UVM_HOME\reg\uvm_reg_field.svh	/^   local bit             m_read_in_progress;$/;"	v
m_ready_to_end_count	$UVM_HOME\base\uvm_phase.svh	/^  local int unsigned m_ready_to_end_count;$/;"	v
m_register_pair	$UVM_HOME\base\uvm_callback.svh	/^  static function bit m_register_pair(string tname="", cbname="");$/;"	f
m_register_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_register_sequence(uvm_sequence_base sequence_ptr);$/;"	f
m_registered	$UVM_HOME\base\uvm_callback.svh	/^  bit m_registered;$/;"	v
m_report	$UVM_HOME\base\uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, string action);$/;"	f
m_res	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   local real m_res;$/;"	v
m_resolved	$UVM_HOME\base\uvm_port_base.svh	/^  local bit               m_resolved;$/;"	v
m_run_count	$UVM_HOME\base\uvm_phase.svh	/^  local int                m_run_count; \/\/ num times this phase has executed$/;"	v
m_run_phases	$UVM_HOME\base\uvm_phase.svh	/^task uvm_phase::m_run_phases();$/;"	t
m_select_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_select_sequence();$/;"	t
m_seq_type	$UVM_HOME\seq\uvm_sequence_base.svh	/^    string m_seq_type;$/;"	v
m_seq_type	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  string m_seq_type;$/;"	v
m_sequence_exiting	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_sequence_exiting(uvm_sequence_base sequence_ptr);$/;"	f
m_sequence_id	$UVM_HOME\seq\uvm_sequence_item.svh	/^  local      int                m_sequence_id = -1;$/;"	v
m_set_arbitration_completed	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_set_arbitration_completed(int request_id);$/;"	f
m_set_attribute	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void m_set_attribute (integer txh,$/;"	f
m_set_cl_action	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_set_cl_action;$/;"	f
m_set_cl_msg_args	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_set_cl_msg_args;$/;"	f
m_set_cl_sev	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_set_cl_sev;$/;"	f
m_set_cl_verb	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_set_cl_verb;$/;"	f
m_set_cnt	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    local int m_set_cnt;$/;"	v
m_set_converter	$UVM_HOME\base\uvm_resource.svh	/^  static function void m_set_converter(m_uvm_resource_converter#(T) r2s);$/;"	f
m_set_full_name	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::m_set_full_name();$/;"	f
m_set_hier_mode	$UVM_HOME\base\uvm_objection.svh	/^  function void m_set_hier_mode (uvm_object obj);$/;"	f
m_set_item	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  virtual function void m_set_item(uvm_reg_item item);$/;"	f
m_set_mem_offset	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::m_set_mem_offset(uvm_mem mem, $/;"	f
m_set_p_sequencer	$UVM_HOME\macros\uvm_sequence_defines.svh	/^  virtual function void m_set_p_sequencer();\\$/;"	f
m_set_p_sequencer	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void m_set_p_sequencer();$/;"	f
m_set_reg_offset	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::m_set_reg_offset(uvm_reg rg, $/;"	f
m_set_sqr_sequence_id	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void m_set_sqr_sequence_id(int sequencer_id, int sequence_id);$/;"	f
m_simple_count	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int m_simple_count;$/;"	v
m_size	$UVM_HOME\reg\uvm_mem.svh	/^   local longint unsigned  m_size;$/;"	v
m_size	$UVM_HOME\reg\uvm_reg_field.svh	/^   local int unsigned    m_size;$/;"	v
m_size	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    local int unsigned m_size;$/;"	v
m_size	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  local int m_size;$/;"	v
m_stack	$UVM_HOME\base\uvm_misc.svh	/^  local string m_stack[$];$/;"	v
m_start_hb_process	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void m_start_hb_process();$/;"	f
m_static_check	$UVM_HOME\seq\uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_static_check(uvm_object_wrapper seq_type);$/;"	f
m_stop	$UVM_HOME\comps\uvm_random_stimulus.svh	/^  local bit m_stop;$/;"	v
m_stop_request	$UVM_HOME\base\uvm_objection.svh	/^  task m_stop_request();$/;"	t
m_stream_handle	$UVM_HOME\base\uvm_component.svh	/^  local integer m_stream_handle[string];$/;"	v
m_streaming_width	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   rand int unsigned m_streaming_width;$/;"	v
m_string	$UVM_HOME\base\uvm_printer.svh	/^  string m_string;$/;"	v
m_submap_rights	$UVM_HOME\reg\uvm_reg_map.svh	/^   local string             m_submap_rights[uvm_reg_map]; \/\/ value=rights of submap at this level$/;"	v
m_system_n_bytes	$UVM_HOME\reg\uvm_reg_map.svh	/^   local int unsigned       m_system_n_bytes;$/;"	v
m_terminate_phase	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::m_terminate_phase();$/;"	f
m_time	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   local time m_time;  \/\/ Number of 'm_res' time units,$/;"	v
m_tr_h	$UVM_HOME\base\uvm_component.svh	/^  local integer m_tr_h[uvm_transaction];$/;"	v
m_tr_handle	$UVM_HOME\seq\uvm_sequence_base.svh	/^            int                m_tr_handle;$/;"	v
m_transaction_id	$UVM_HOME\base\uvm_transaction.svh	/^  local integer m_transaction_id = -1;$/;"	v
m_traverse	$UVM_HOME\base\uvm_task_phase.svh	/^  function void m_traverse(uvm_component comp,$/;"	f
m_trigger	$UVM_HOME\base\uvm_barrier.svh	/^  local task m_trigger();$/;"	t
m_typename	$UVM_HOME\base\uvm_callback.svh	/^  static string m_typename;$/;"	v
m_unlock_req	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_unlock_req(uvm_sequence_base sequence_ptr);$/;"	f
m_unpack_post	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::m_unpack_post (uvm_packer packer);$/;"	f
m_unpack_pre	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::m_unpack_pre (inout uvm_packer packer);$/;"	f
m_unregister_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^           virtual function void   m_unregister_sequence(int sequence_id);$/;"	f
m_unregister_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_unregister_sequence(int sequence_id);$/;"	f
m_update_lists	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_update_lists();$/;"	f
m_use_response_handler	$UVM_HOME\seq\uvm_sequence_base.svh	/^  local bit m_use_response_handler;$/;"	v
m_uvm_resource_convert2string_converter	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^class m_uvm_resource_convert2string_converter#(type T=int) extends m_uvm_resource_converter#(T);$/;"	c
m_uvm_resource_converter	$UVM_HOME\base\uvm_resource.svh	/^  static function m_uvm_resource_converter#(T) m_get_converter();$/;"	f
m_uvm_resource_converter	$UVM_HOME\base\uvm_resource.svh	/^typedef class m_uvm_resource_converter;$/;"	e
m_uvm_resource_converter	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^class m_uvm_resource_converter #(type T=int);$/;"	c
m_uvm_resource_default_converter	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^class m_uvm_resource_default_converter#(type T=int) extends m_uvm_resource_converter#(T);$/;"	c
m_uvm_resource_default_converters	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^class m_uvm_resource_default_converters;$/;"	c
m_uvm_resource_sprint_converter	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^class m_uvm_resource_sprint_converter#(type T=int) extends m_uvm_resource_converter#(T);$/;"	c
m_uvm_test_done_objection_base	$UVM_HOME\base\uvm_objection.svh	/^  typedef uvm_callbacks_objection m_uvm_test_done_objection_base;$/;"	e
m_uvm_test_done_objection_base	$UVM_HOME\base\uvm_objection.svh	/^  typedef uvm_objection m_uvm_test_done_objection_base;$/;"	e
m_uvm_timeout_overridable	$UVM_HOME\base\uvm_root.svh	/^  static bit m_uvm_timeout_overridable = 1;$/;"	v
m_uvm_waiter	$UVM_HOME\base\uvm_config_db.svh	/^class m_uvm_waiter;$/;"	c
m_verbosity_setting	$UVM_HOME\base\uvm_component.svh	/^  } m_verbosity_setting;$/;"	e
m_volatile	$UVM_HOME\reg\uvm_reg_field.svh	/^   local bit             m_volatile;$/;"	v
m_vregs	$UVM_HOME\reg\uvm_mem.svh	/^   local bit               m_vregs[uvm_vreg];$/;"	v
m_wait_arb_not_equal	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_arb_not_equal();$/;"	t
m_wait_for_arbitration_completed	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_for_arbitration_completed(int request_id);$/;"	t
m_wait_for_available_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_for_available_sequence();$/;"	t
m_wait_for_grant_semaphore	$UVM_HOME\seq\uvm_sequence_base.svh	/^            int                m_wait_for_grant_semaphore;$/;"	v
m_wait_for_pred	$UVM_HOME\base\uvm_phase.svh	/^task uvm_phase::m_wait_for_pred();$/;"	t
m_write_in_progress	$UVM_HOME\reg\uvm_mem.svh	/^   local bit               m_write_in_progress;$/;"	v
m_write_in_progress	$UVM_HOME\reg\uvm_reg.svh	/^   local bit               m_write_in_progress; $/;"	v
m_write_in_progress	$UVM_HOME\reg\uvm_reg_field.svh	/^   local bit             m_write_in_progress;$/;"	v
m_written	$UVM_HOME\reg\uvm_reg_field.svh	/^   local bit             m_written;$/;"	v
main_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::main_phase(uvm_phase phase);           return; endtask$/;"	t
maps	$UVM_HOME\reg\uvm_reg_block.svh	/^   local bit            maps[uvm_reg_map];$/;"	v
maps	$UVM_HOME\reg\uvm_reg_block.svh	/^   string maps[];$/;"	v
mask	$UVM_HOME\base\uvm_comparer.svh	/^    logic [63:0] mask;$/;"	v
massage_scope	$UVM_HOME\base\uvm_component.svh	/^function string uvm_component::massage_scope(string scope);$/;"	f
match_scope	$UVM_HOME\base\uvm_resource.svh	/^  function bit match_scope(string s);$/;"	f
matched	$UVM_HOME\macros\uvm_object_defines.svh	/^          bit matched; \\$/;"	v
max	$UVM_HOME\base\uvm_objection.svh	/^      int max = sname.len() > nm.len() ? nm.len() : sname.len();$/;"	v
max	$UVM_HOME\seq\uvm_sequence_library.svh	/^               int unsigned max=10);$/;"	v
max1	$UVM_HOME\base\uvm_factory.svh	/^    int max1,max2,max3;$/;"	v
max1	$UVM_HOME\base\uvm_factory.svh	/^  int    max1,max2,max3;$/;"	v
max_addr	$UVM_HOME\reg\uvm_reg_map.svh	/^  int unsigned max_addr;$/;"	v
max_cb_name	$UVM_HOME\base\uvm_callback.svh	/^    int max_cb_name=0, max_inst_name=0;$/;"	v
max_kind	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^  local int unsigned max_kind;$/;"	v
max_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^   bit [63:0] max_offset;$/;"	v
max_quit	$UVM_HOME\base\uvm_root.svh	/^  string max_quit;$/;"	v
max_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  local int max_quit_count; $/;"	v
max_quit_count	$UVM_HOME\base\uvm_root.svh	/^  int max_quit_count;$/;"	v
max_quit_int	$UVM_HOME\base\uvm_root.svh	/^  int max_quit_int;$/;"	v
max_quit_list	$UVM_HOME\base\uvm_root.svh	/^      string max_quit_list;$/;"	v
max_quit_settings	$UVM_HOME\base\uvm_root.svh	/^  string max_quit_settings[$];$/;"	v
max_random_count	$UVM_HOME\seq\uvm_sequence_library.svh	/^   int unsigned max_random_count=10;$/;"	v
max_random_count	$UVM_HOME\seq\uvm_sequence_library.svh	/^  int unsigned max_random_count;$/;"	v
max_random_count	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int unsigned max_random_count = 10;$/;"	v
max_random_depth	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int unsigned max_random_depth = 4;$/;"	v
max_ready_to_end_iter	$UVM_HOME\base\uvm_phase.svh	/^  int unsigned max_ready_to_end_iter = 20;$/;"	v
max_size	$UVM_HOME\base\uvm_port_base.svh	/^                int max_size=1);$/;"	v
max_size	$UVM_HOME\base\uvm_port_base.svh	/^  function int max_size ();$/;"	f
max_size	$UVM_HOME\reg\uvm_reg_block.svh	/^      int max_size = uvm_reg::get_max_size();$/;"	v
max_width	$UVM_HOME\base\uvm_printer.svh	/^  int max_width = 999;$/;"	v
mcd	$UVM_HOME\base\uvm_printer.svh	/^  int mcd = UVM_STDOUT; $/;"	v
mems	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int unsigned   mems[uvm_mem];$/;"	v
message	$UVM_HOME\base\uvm_globals.svh	/^			      string message,$/;"	v
message	$UVM_HOME\base\uvm_globals.svh	/^	                       string message,$/;"	v
message	$UVM_HOME\base\uvm_globals.svh	/^                                 string message,$/;"	v
message	$UVM_HOME\base\uvm_globals.svh	/^                               string message,$/;"	v
message	$UVM_HOME\base\uvm_globals.svh	/^                          string message,$/;"	v
message	$UVM_HOME\base\uvm_report_handler.svh	/^                                 string message,$/;"	v
message	$UVM_HOME\base\uvm_report_handler.svh	/^      string message,$/;"	v
message	$UVM_HOME\base\uvm_report_object.svh	/^                                            string message,$/;"	v
message	$UVM_HOME\base\uvm_report_object.svh	/^                                          string message,$/;"	v
message	$UVM_HOME\base\uvm_report_object.svh	/^                                         string message,$/;"	v
message	$UVM_HOME\base\uvm_report_object.svh	/^                                    string message,$/;"	v
message	$UVM_HOME\base\uvm_report_server.svh	/^      string message,$/;"	v
message	$UVM_HOME\base\uvm_root.svh	/^                               string message,$/;"	v
message	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                            string message,$/;"	v
message	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                          string message,$/;"	v
message	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                         string message,$/;"	v
message	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                    string message,$/;"	v
mid_do	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void mid_do(uvm_sequence_item this_item);$/;"	f
mid_do	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void mid_do(uvm_sequence_item this_item);$/;"	f
min	$UVM_HOME\base\uvm_spell_chkr.svh	/^    int min = a;$/;"	v
min	$UVM_HOME\base\uvm_spell_chkr.svh	/^    int unsigned min;$/;"	v
min	$UVM_HOME\seq\uvm_sequence_library.svh	/^               int unsigned min=1,$/;"	v
min_incr	$UVM_HOME\reg\uvm_vreg.svh	/^      int min_incr = (this.get_n_bytes()-1) \/ mem.get_n_bytes() + 1;$/;"	v
min_key	$UVM_HOME\base\uvm_spell_chkr.svh	/^    string min_key[$];$/;"	v
min_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^   bit [63:0] min_offset;$/;"	v
min_random_count	$UVM_HOME\seq\uvm_sequence_library.svh	/^   int unsigned min_random_count=10;$/;"	v
min_random_count	$UVM_HOME\seq\uvm_sequence_library.svh	/^  int unsigned min_random_count;$/;"	v
min_size	$UVM_HOME\base\uvm_port_base.svh	/^                int min_size=0,$/;"	v
min_size	$UVM_HOME\base\uvm_port_base.svh	/^  function int min_size ();$/;"	f
min_size	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^                int min_size=0, int max_size=1); \\$/;"	v
min_size	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^                int min_size=1, int max_size=1); \\$/;"	v
min_size	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^                int min_size=1, int max_size=1);$/;"	v
mirror	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::mirror(output uvm_status_e       status,$/;"	t
mirror	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::mirror(output uvm_status_e       status,$/;"	t
mirror	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::mirror(output uvm_status_e      status,$/;"	t
mirror	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task mirror(output uvm_status_e      status,$/;"	t
mirror_reg	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task mirror_reg(input  uvm_reg       rg,$/;"	t
miscompares	$UVM_HOME\base\uvm_comparer.svh	/^  string miscompares = "";$/;"	v
mode	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^      string mode;$/;"	v
mode	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^                     string          mode,$/;"	v
mode	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^      string mode[`UVM_REG_DATA_WIDTH];$/;"	v
mode	$UVM_HOME\reg\uvm_reg_field.svh	/^         string mode;$/;"	v
mode_q	$UVM_HOME\base\uvm_callback.svh	/^    string mode_q[$];$/;"	v
msb	$UVM_HOME\base\uvm_misc.svh	/^  bit          msb;$/;"	v
msg	$UVM_HOME\base\uvm_comparer.svh	/^    string msg;$/;"	v
msg	$UVM_HOME\base\uvm_factory.svh	/^      string msg;$/;"	v
msg	$UVM_HOME\base\uvm_phase.svh	/^      string msg;$/;"	v
msg	$UVM_HOME\base\uvm_registry.svh	/^      string msg;$/;"	v
msg	$UVM_HOME\base\uvm_report_catcher.svh	/^    string msg;$/;"	v
msg	$UVM_HOME\base\uvm_resource.svh	/^    string msg;$/;"	v
msg	$UVM_HOME\base\uvm_resource_db.svh	/^          string msg=`uvm_typename(foo);$/;"	v
msg	$UVM_HOME\base\uvm_root.svh	/^  string msg;$/;"	v
msg	$UVM_HOME\macros\uvm_callback_defines.svh	/^    string msg; \\$/;"	v
msg	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^      string msg = $sformatf("GP miscompare between '%s' and '%s':\\nlhs = %s\\nrhs = %s",$/;"	v
msg	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^    string msg;$/;"	v
multiplier	$UVM_HOME\reg\uvm_reg_map.svh	/^   int multiplier = m_byte_addressing ? bus_width : 1;$/;"	v
my_seq_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int my_seq_id;$/;"	v
n	$UVM_HOME\reg\uvm_reg_block.svh	/^         int n;$/;"	v
n	$UVM_HOME\reg\uvm_reg_map.svh	/^         int n = addr.size();$/;"	v
n	$UVM_HOME\reg\uvm_reg_map.svh	/^      int n;$/;"	v
n_access_extra	$UVM_HOME\reg\uvm_reg_map.svh	/^  int                n_access_extra, n_access;$/;"	v
n_access_extra	$UVM_HOME\reg\uvm_reg_map.svh	/^  int n_access_extra, n_access;$/;"	v
n_bits	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^      int n_bits;$/;"	v
n_bits	$UVM_HOME\reg\sequences\uvm_mem_walk_seq.svh	/^      int n_bits;$/;"	v
n_bits	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^      int n_bits;$/;"	v
n_bits	$UVM_HOME\reg\uvm_mem.svh	/^                        int unsigned     n_bits,$/;"	v
n_bits	$UVM_HOME\reg\uvm_mem.svh	/^                       int unsigned     n_bits,$/;"	v
n_bits	$UVM_HOME\reg\uvm_reg.svh	/^                        int unsigned n_bits,$/;"	v
n_bits	$UVM_HOME\reg\uvm_reg_fifo.svh	/^                 int unsigned n_bits,$/;"	v
n_bits	$UVM_HOME\reg\uvm_reg_indirect.svh	/^                int unsigned n_bits,$/;"	v
n_bits	$UVM_HOME\reg\uvm_reg_item.svh	/^  int n_bits;$/;"	v
n_bits	$UVM_HOME\reg\uvm_reg_map.svh	/^  int                n_bits;$/;"	v
n_bits	$UVM_HOME\reg\uvm_vreg.svh	/^                           int unsigned n_bits);$/;"	v
n_bits	$UVM_HOME\reg\uvm_vreg.svh	/^                       int unsigned n_bits);$/;"	v
n_bits	$UVM_HOME\reg\uvm_vreg.svh	/^   local int unsigned  n_bits;$/;"	v
n_bits_init	$UVM_HOME\reg\uvm_reg_map.svh	/^  int               n_bits_init;$/;"	v
n_bytes	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                 int unsigned n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                                int unsigned n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_mem_mam.svh	/^                                 int unsigned n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_mem_mam.svh	/^                             int unsigned n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_mem_mam.svh	/^   local int unsigned n_bytes;$/;"	v
n_bytes	$UVM_HOME\reg\uvm_mem_mam.svh	/^   rand int unsigned n_bytes;$/;"	v
n_bytes	$UVM_HOME\reg\uvm_reg_block.svh	/^                                                  int unsigned n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_reg_block.svh	/^                                               int unsigned n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_reg_map.svh	/^                                                      int unsigned          n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_reg_map.svh	/^                                                 int unsigned       n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_reg_map.svh	/^                                     int unsigned     n_bytes,$/;"	v
n_bytes	$UVM_HOME\reg\uvm_reg_map.svh	/^                                  int unsigned      n_bytes,$/;"	v
n_used_bits	$UVM_HOME\reg\uvm_vreg.svh	/^   local int unsigned  n_used_bits;$/;"	v
name	$UVM_HOME\base\uvm_bottomup_phase.svh	/^    string name;$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^                                                        string name);$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^                                                   string name="");$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^                                                  string name);$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^                                                  string name="");$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^                                            string name="");$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^                                           string name="");$/;"	v
name	$UVM_HOME\base\uvm_component.svh	/^  string name;$/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                                              string name, $/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                                            string name, $/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                                        string name=""); $/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                                  string name="");$/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                              string name, $/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                              string name=""); $/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                            string name);$/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                     string name);$/;"	v
name	$UVM_HOME\base\uvm_factory.svh	/^                                 string name="");$/;"	v
name	$UVM_HOME\base\uvm_objection.svh	/^    string name;$/;"	v
name	$UVM_HOME\base\uvm_printer.svh	/^        string name;$/;"	v
name	$UVM_HOME\base\uvm_printer.svh	/^  string name;$/;"	v
name	$UVM_HOME\base\uvm_report_handler.svh	/^      string name,$/;"	v
name	$UVM_HOME\base\uvm_report_server.svh	/^      string name,$/;"	v
name	$UVM_HOME\base\uvm_report_server.svh	/^    string name;$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^                                                           string name,$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^                                                    string name,$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^                                         string name,$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^                                        string name,$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^    string name = rsrc.get_name();$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^    string name;$/;"	v
name	$UVM_HOME\base\uvm_resource.svh	/^  string name;$/;"	v
name	$UVM_HOME\base\uvm_resource_db.svh	/^                                     string name,$/;"	v
name	$UVM_HOME\base\uvm_root.svh	/^                               string name,$/;"	v
name	$UVM_HOME\base\uvm_root.svh	/^  string name;$/;"	v
name	$UVM_HOME\base\uvm_task_phase.svh	/^    string name;$/;"	v
name	$UVM_HOME\base\uvm_topdown_phase.svh	/^    string name;$/;"	v
name	$UVM_HOME\reg\uvm_reg_cbs.svh	/^      string name = rw.element.get_full_name();$/;"	v
name	$UVM_HOME\seq\uvm_sequence_library.svh	/^  string name;$/;"	v
name	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^    string name;$/;"	v
name_len	$UVM_HOME\base\uvm_printer.svh	/^      int name_len;$/;"	v
name_width	$UVM_HOME\base\uvm_printer.svh	/^  int name_width = -1;$/;"	v
nb_transport	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit nb_transport( input REQ req_arg, output RSP rsp_arg); \\$/;"	f
nb_transport	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit nb_transport(input T1 req, output T2 rsp);$/;"	f
nb_transport	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit nb_transport (REQ req_arg, output RSP rsp_arg); \\$/;"	f
nb_transport	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  function bit nb_transport (REQ req, output RSP rsp );$/;"	f
nb_transport_bw	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);$/;"	f
nb_transport_bw	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^  function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);  \\$/;"	f
nb_transport_fw	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time delay);$/;"	f
nb_transport_fw	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^  function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time delay);  \\$/;"	f
nba	$UVM_HOME\base\uvm_globals.svh	/^  int nba;$/;"	v
nbytes	$UVM_HOME\reg\uvm_reg_adapter.svh	/^     int nbytes = (rw.n_bits-1)\/8+1;$/;"	v
nbytes	$UVM_HOME\reg\uvm_reg_adapter.svh	/^    int nbytes;$/;"	v
need_to_check_all	$UVM_HOME\base\uvm_phase.svh	/^  bit need_to_check_all = 1 ;$/;"	v
needs_update	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::needs_update();$/;"	f
needs_update	$UVM_HOME\reg\uvm_reg_block.svh	/^function bit uvm_reg_block::needs_update();$/;"	f
needs_update	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::needs_update();$/;"	f
needs_update	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function bit needs_update();$/;"	f
new	$UVM_HOME\base\uvm_barrier.svh	/^  function new (string name="", int threshold=0);$/;"	f
new	$UVM_HOME\base\uvm_bottomup_phase.svh	/^  function new(string name);$/;"	f
new	$UVM_HOME\base\uvm_callback.svh	/^   function new(T obj);$/;"	f
new	$UVM_HOME\base\uvm_callback.svh	/^  function new(string name="uvm_callback");$/;"	f
new	$UVM_HOME\base\uvm_cmdline_processor.svh	/^  function new(string name = "");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="build");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="check");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="connect");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="end_of_elaboration");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="extract");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="final");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="report");$/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="run"); $/;"	f
new	$UVM_HOME\base\uvm_common_phases.svh	/^   protected function new(string name="start_of_simulation");$/;"	f
new	$UVM_HOME\base\uvm_component.svh	/^function uvm_component::new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\base\uvm_config_db.svh	/^  function new (string inst_name, string field_name);$/;"	f
new	$UVM_HOME\base\uvm_domain.svh	/^  function new(string name);$/;"	f
new	$UVM_HOME\base\uvm_event.svh	/^  function new (string name="");$/;"	f
new	$UVM_HOME\base\uvm_event_callback.svh	/^  function new (string name=""); $/;"	f
new	$UVM_HOME\base\uvm_factory.svh	/^  function new (string full_inst_path="",$/;"	f
new	$UVM_HOME\base\uvm_factory.svh	/^function uvm_factory::new ();$/;"	f
new	$UVM_HOME\base\uvm_heartbeat.svh	/^  function new(string name, uvm_component cntxt, uvm_callbacks_objection objection=null);$/;"	f
new	$UVM_HOME\base\uvm_heartbeat.svh	/^  function new(string name, uvm_object target);$/;"	f
new	$UVM_HOME\base\uvm_misc.svh	/^   function new(process p_);$/;"	f
new	$UVM_HOME\base\uvm_object.svh	/^function uvm_object::new (string name="");$/;"	f
new	$UVM_HOME\base\uvm_objection.svh	/^  function new(string name);$/;"	f
new	$UVM_HOME\base\uvm_objection.svh	/^  function new(string name="");$/;"	f
new	$UVM_HOME\base\uvm_objection.svh	/^  function new(string name="uvm_test_done");$/;"	f
new	$UVM_HOME\base\uvm_phase.svh	/^function uvm_phase::new(string name="uvm_phase",$/;"	f
new	$UVM_HOME\base\uvm_pool.svh	/^  function new (string name="");$/;"	f
new	$UVM_HOME\base\uvm_port_base.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\base\uvm_port_base.svh	/^  function new (string name, uvm_component parent, PORT port);$/;"	f
new	$UVM_HOME\base\uvm_port_base.svh	/^  function new (string name,$/;"	f
new	$UVM_HOME\base\uvm_printer.svh	/^  function new(); $/;"	f
new	$UVM_HOME\base\uvm_printer.svh	/^function uvm_table_printer::new(); $/;"	f
new	$UVM_HOME\base\uvm_printer.svh	/^function uvm_tree_printer::new();$/;"	f
new	$UVM_HOME\base\uvm_queue.svh	/^  function new (string name="");$/;"	f
new	$UVM_HOME\base\uvm_recorder.svh	/^  function new(string name = "uvm_recorder");$/;"	f
new	$UVM_HOME\base\uvm_report_catcher.svh	/^  function new(string name = "uvm_report_catcher");$/;"	f
new	$UVM_HOME\base\uvm_report_handler.svh	/^  function new();$/;"	f
new	$UVM_HOME\base\uvm_report_object.svh	/^  function new(string name = "");$/;"	f
new	$UVM_HOME\base\uvm_report_server.svh	/^  function new();$/;"	f
new	$UVM_HOME\base\uvm_resource.svh	/^  function new(string name = "", string s = "*");$/;"	f
new	$UVM_HOME\base\uvm_resource.svh	/^  function new(string name="", scope="");$/;"	f
new	$UVM_HOME\base\uvm_resource.svh	/^  local function new();$/;"	f
new	$UVM_HOME\base\uvm_resource_db.svh	/^  protected function new();$/;"	f
new	$UVM_HOME\base\uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	f
new	$UVM_HOME\base\uvm_root.svh	/^function uvm_root::new();$/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="configure"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="main"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="post_configure"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="post_main"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="post_reset"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="post_shutdown"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="pre_configure"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="pre_main"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="pre_reset"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="pre_shutdown"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="reset"); $/;"	f
new	$UVM_HOME\base\uvm_runtime_phases.svh	/^   protected function new(string name="shutdown"); $/;"	f
new	$UVM_HOME\base\uvm_task_phase.svh	/^  function new(string name);$/;"	f
new	$UVM_HOME\base\uvm_topdown_phase.svh	/^  function new(string name);$/;"	f
new	$UVM_HOME\base\uvm_transaction.svh	/^function uvm_transaction::new (string name="", $/;"	f
new	$UVM_HOME\comps\uvm_agent.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_algorithmic_comparator.svh	/^ function new(string name, uvm_component parent=null, TRANSFORMER transformer=null);$/;"	f
new	$UVM_HOME\comps\uvm_driver.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_env.svh	/^  function new (string name="env", uvm_component parent=null);$/;"	f
new	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  function new( string name  , uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_monitor.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_pair.svh	/^  function new (string name="");$/;"	f
new	$UVM_HOME\comps\uvm_pair.svh	/^  function new (string name="", T1 f=null, T2 s=null);$/;"	f
new	$UVM_HOME\comps\uvm_push_driver.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_random_stimulus.svh	/^  function new(string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_scoreboard.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_subscriber.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\comps\uvm_test.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^   local function new();$/;"	f
new	$UVM_HOME\macros\uvm_object_defines.svh	/^  function new (string name, uvm_component parent); \\$/;"	f
new	$UVM_HOME\macros\uvm_phase_defines.svh	/^          protected function new(string name=`"PHASE`"); \\$/;"	f
new	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^   function new(string name="uam_mem_single_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^   function new(string name="uvm_mem_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_mem_walk_seq.svh	/^   function new(string name="uvm_mem_walk_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_mem_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_single_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^   function new(string name="uvm_reg_bit_bash_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^   function new(string name="uvm_reg_single_bit_bash_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_hw_reset_seq.svh	/^   function new(string name="uvm_reg_hw_reset_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_mem_built_in_seq.svh	/^   function new(string name="uvm_reg_mem_built_in_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^    function new(string name="uvm_reg_mem_hdl_paths_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_mem_shared_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_reg_mem_shared_access_seq");$/;"	f
new	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_reg_shared_access_seq");$/;"	f
new	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_mem::new (string           name,$/;"	f
new	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem_mam::new(string      name,$/;"	f
new	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem_region::new(bit [63:0] start_offset,$/;"	f
new	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg::new(string name="", int unsigned n_bits, int has_coverage);$/;"	f
new	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  function new(string name = "uvm_reg_tlm_adapter");$/;"	f
new	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  function new(string name="");$/;"	f
new	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   function new(string name = "");$/;"	f
new	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_block::new(string name="", int has_coverage=UVM_NO_COVERAGE);$/;"	f
new	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_cbs");$/;"	f
new	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_read_only_cbs");$/;"	f
new	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_write_only_cbs");$/;"	f
new	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg_field::new(string name = "uvm_reg_field");$/;"	f
new	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    function new(string name = "reg_fifo",$/;"	f
new	$UVM_HOME\reg\uvm_reg_file.svh	/^function uvm_reg_file::new(string name="");$/;"	f
new	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   function new(string name = "uvm_reg_indirect",$/;"	f
new	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   function new(uvm_reg addr_reg,$/;"	f
new	$UVM_HOME\reg\uvm_reg_item.svh	/^  function new(string name="");$/;"	f
new	$UVM_HOME\reg\uvm_reg_map.svh	/^function uvm_reg_map::new(string name = "uvm_reg_map");$/;"	f
new	$UVM_HOME\reg\uvm_reg_predictor.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   function new(string name="");$/;"	f
new	$UVM_HOME\reg\uvm_reg_sequence.svh	/^  function new (string name="uvm_reg_sequence_inst");$/;"	f
new	$UVM_HOME\reg\uvm_vreg.svh	/^   function new(string name = "uvm_reg_cbs");$/;"	f
new	$UVM_HOME\reg\uvm_vreg.svh	/^function uvm_vreg::new(string       name,$/;"	f
new	$UVM_HOME\reg\uvm_vreg_field.svh	/^   function new(string name = "uvm_vreg_field_cbs");$/;"	f
new	$UVM_HOME\reg\uvm_vreg_field.svh	/^function uvm_vreg_field::new(string name="uvm_vreg_field");$/;"	f
new	$UVM_HOME\seq\uvm_push_sequencer.svh	/^  function new (string name, uvm_component parent=null);$/;"	f
new	$UVM_HOME\seq\uvm_sequence.svh	/^  function new (string name = "uvm_sequence");$/;"	f
new	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function new (string name = "uvm_sequence");$/;"	f
new	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^  function new (string name="uvm_simple_sequence");$/;"	f
new	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function new(string name="uvm_exhaustive_sequence");$/;"	f
new	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function new(string name="uvm_random_sequence");$/;"	f
new	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function new (string name = "uvm_sequence_item");$/;"	f
new	$UVM_HOME\seq\uvm_sequence_library.svh	/^  function new(string name="",$/;"	f
new	$UVM_HOME\seq\uvm_sequence_library.svh	/^function uvm_sequence_library::new(string name="");$/;"	f
new	$UVM_HOME\seq\uvm_sequencer.svh	/^function uvm_sequencer::new (string name, uvm_component parent=null);$/;"	f
new	$UVM_HOME\seq\uvm_sequencer_analysis_fifo.svh	/^  function new (string name, uvm_component parent = null);$/;"	f
new	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function uvm_sequencer_base::new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function uvm_sequencer_param_base::new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^  function new (string name, uvm_component parent = null);$/;"	f
new	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  function new(string name, uvm_component parent = null);$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  function new(string name ,  uvm_component parent = null);$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  function new(string name, uvm_component parent = null, int size = 1);$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function new (string name, IMP imp); \\$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function new (string name, this_imp_type imp, \\$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function new (string name, uvm_component parent, \\$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null);$/;"	f
new	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null, $/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   function new(string name="");$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function new(string name = "");$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function new(string name="");$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent, IMP imp = null);$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	f
new	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function new(string name = "uvm_tlm_time", real res = 0);$/;"	f
newline	$UVM_HOME\base\uvm_printer.svh	/^  string newline = "\\n";$/;"	v
next	$UVM_HOME\base\uvm_callback.svh	/^   function CB next();$/;"	f
next	$UVM_HOME\base\uvm_pool.svh	/^  virtual function int next (ref KEY key);$/;"	f
next_lsb	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^         int next_lsb;$/;"	v
next_nba	$UVM_HOME\base\uvm_globals.svh	/^  int next_nba;$/;"	v
nm	$UVM_HOME\base\uvm_callback.svh	/^      string nm;$/;"	v
nm	$UVM_HOME\base\uvm_callback.svh	/^    string nm,tnm; $/;"	v
nm	$UVM_HOME\base\uvm_objection.svh	/^    string nm = is_raise ? "raise_objection" : "drop_objection";$/;"	v
nm	$UVM_HOME\base\uvm_phase.svh	/^    string nm = after_phase.get_name();$/;"	v
nm	$UVM_HOME\base\uvm_phase.svh	/^    string nm = before_phase.get_name();$/;"	v
nm	$UVM_HOME\base\uvm_phase.svh	/^    string nm = with_phase.get_name();$/;"	v
nm	$UVM_HOME\base\uvm_port_base.svh	/^    string nm;$/;"	v
nm	$UVM_HOME\base\uvm_recorder.svh	/^                                     string nm,$/;"	v
nm	$UVM_HOME\base\uvm_recorder.svh	/^                                 string nm,$/;"	v
nm	$UVM_HOME\base\uvm_recorder.svh	/^                               string nm,$/;"	v
nopack	$UVM_HOME\base\uvm_packer.svh	/^  bit   nopack;             \/\/only count packable bits$/;"	v
num	$UVM_HOME\base\uvm_pool.svh	/^  virtual function int num ();$/;"	f
num	$UVM_HOME\base\uvm_port_base.svh	/^    int num,curr_num;$/;"	v
num_sequences	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function int num_sequences();$/;"	f
num_sequences	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function int uvm_sequencer_base::num_sequences();$/;"	f
num_waiters	$UVM_HOME\base\uvm_barrier.svh	/^  local  int       num_waiters;$/;"	v
num_waiters	$UVM_HOME\base\uvm_event.svh	/^  local int        num_waiters;$/;"	v
numbits	$UVM_HOME\base\uvm_recorder.svh	/^                               integer numbits=1024);$/;"	v
objects_triggered	$UVM_HOME\base\uvm_heartbeat.svh	/^  function int objects_triggered;$/;"	f
oct_radix	$UVM_HOME\base\uvm_printer.svh	/^  string oct_radix = "'o";$/;"	v
offset	$UVM_HOME\base\uvm_component.svh	/^    time   offset;$/;"	v
offset	$UVM_HOME\reg\uvm_mem.svh	/^                                           int offset,$/;"	v
offset	$UVM_HOME\reg\uvm_mem.svh	/^                                          int offset,$/;"	v
offset	$UVM_HOME\reg\uvm_mem.svh	/^     int unsigned offset;$/;"	v
offset	$UVM_HOME\reg\uvm_reg.svh	/^                                           int offset,$/;"	v
offset	$UVM_HOME\reg\uvm_reg.svh	/^                                          int offset,$/;"	v
offset	$UVM_HOME\reg\uvm_reg.svh	/^     int unsigned offset;$/;"	v
offset	$UVM_HOME\reg\uvm_reg.svh	/^   int offset;$/;"	v
offset	$UVM_HOME\reg\uvm_reg_model.svh	/^                          int unsigned offset = -1,$/;"	v
offset	$UVM_HOME\reg\uvm_reg_model.svh	/^   int offset;$/;"	v
offset	$UVM_HOME\reg\uvm_vreg.svh	/^   int offset;$/;"	v
ok	$UVM_HOME\base\uvm_report_handler.svh	/^    bit ok;$/;"	v
ok	$UVM_HOME\reg\uvm_mem.svh	/^  bit ok=1;$/;"	v
ok	$UVM_HOME\reg\uvm_reg.svh	/^  bit ok=1;$/;"	v
ok_to_get	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function uvm_tlm_event ok_to_get();$/;"	f
ok_to_peek	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function uvm_tlm_event ok_to_peek();$/;"	f
ok_to_put	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function uvm_tlm_event ok_to_put();$/;"	f
on	$UVM_HOME\base\uvm_event.svh	/^  local bit        on;$/;"	v
open_file	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function bit open_file();$/;"	f
orig_type_name	$UVM_HOME\base\uvm_factory.svh	/^                string orig_type_name="",$/;"	v
orig_type_name	$UVM_HOME\base\uvm_factory.svh	/^  string orig_type_name;$/;"	v
original_type_name	$UVM_HOME\base\uvm_component.svh	/^                                                 string original_type_name,$/;"	v
original_type_name	$UVM_HOME\base\uvm_component.svh	/^                                         string original_type_name,$/;"	v
out_string	$UVM_HOME\base\uvm_root.svh	/^  string out_string;$/;"	v
output_str	$UVM_HOME\base\uvm_report_server.svh	/^    string output_str;$/;"	v
override_e	$UVM_HOME\base\uvm_resource.svh	/^                            NAME_OVERRIDE = 2'b10 } override_e;$/;"	e
override_spec	$UVM_HOME\base\uvm_root.svh	/^  string override_spec;$/;"	v
override_t	$UVM_HOME\base\uvm_resource.svh	/^  typedef bit[1:0] override_t;$/;"	e
override_type_name	$UVM_HOME\base\uvm_component.svh	/^                                                 string override_type_name);$/;"	v
override_type_name	$UVM_HOME\base\uvm_component.svh	/^                                                string override_type_name,$/;"	v
override_type_name	$UVM_HOME\base\uvm_component.svh	/^                                         string override_type_name);$/;"	v
override_type_name	$UVM_HOME\base\uvm_factory.svh	/^                                                      string override_type_name,$/;"	v
override_type_name	$UVM_HOME\base\uvm_factory.svh	/^                                      string override_type_name,$/;"	v
ovrd_type_name	$UVM_HOME\base\uvm_factory.svh	/^  string ovrd_type_name;$/;"	v
p	$UVM_HOME\base\uvm_config_db.svh	/^    int unsigned p;$/;"	v
p	$UVM_HOME\base\uvm_object.svh	/^  bit p;$/;"	v
p_	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^                string p_ = path.slices[j].path;$/;"	v
p_rand	$UVM_HOME\base\uvm_component.svh	/^        string p_rand = p.get_randstate();$/;"	v
pack	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::pack (ref bit bitstream [],$/;"	f
pack_bytes	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::pack_bytes (ref byte unsigned bytestream [],$/;"	f
pack_field	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_field(uvm_bitstream_t value, int size);$/;"	f
pack_field_int	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_field_int(logic [63:0] value, int size);$/;"	f
pack_ints	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::pack_ints (ref int unsigned intstream [],$/;"	f
pack_object	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_object(uvm_object value);$/;"	f
pack_real	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_real(real value);$/;"	f
pack_string	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_string(string value);$/;"	f
pack_time	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_time(time value);$/;"	f
parent_handle	$UVM_HOME\base\uvm_component.svh	/^                                          integer parent_handle=0);$/;"	v
parent_handle	$UVM_HOME\base\uvm_component.svh	/^                                          integer parent_handle=0,$/;"	v
parent_handle	$UVM_HOME\base\uvm_component.svh	/^                                    integer parent_handle=0);$/;"	v
parent_handle	$UVM_HOME\base\uvm_component.svh	/^              integer parent_handle=0, bit has_parent=0,$/;"	v
parent_handle	$UVM_HOME\base\uvm_transaction.svh	/^                                                  integer parent_handle=0); $/;"	v
parent_handle	$UVM_HOME\base\uvm_transaction.svh	/^                                                integer parent_handle=0,$/;"	v
parent_handle	$UVM_HOME\base\uvm_transaction.svh	/^                                              integer parent_handle=0, $/;"	v
parent_handle	$UVM_HOME\base\uvm_transaction.svh	/^                                          integer parent_handle=0);$/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                              string parent_inst_path="",  $/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                            string parent_inst_path="",  $/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                        string parent_inst_path="",  $/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                                  string parent_inst_path="",$/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                              string parent_inst_path="",$/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                            string parent_inst_path,$/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                     string parent_inst_path,$/;"	v
parent_inst_path	$UVM_HOME\base\uvm_factory.svh	/^                                 string parent_inst_path="",$/;"	v
parent_paths	$UVM_HOME\reg\uvm_mem.svh	/^      string parent_paths[$];$/;"	v
parent_paths	$UVM_HOME\reg\uvm_reg.svh	/^      string parent_paths[$];$/;"	v
parent_paths	$UVM_HOME\reg\uvm_reg_block.svh	/^      string parent_paths[$];$/;"	v
parent_paths	$UVM_HOME\reg\uvm_reg_file.svh	/^      string parent_paths[$];$/;"	v
path	$UVM_HOME\reg\uvm_reg_model.svh	/^   string path;$/;"	v
path_s	$UVM_HOME\reg\uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	v
path_s	$UVM_HOME\reg\uvm_reg.svh	/^     string path_s,value_s;$/;"	v
peek	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task peek( output TYPE arg);imp.peek``SFX( arg); endtask$/;"	t
peek	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task peek(output REQ req_arg); imp.peek(req_arg); endtask \\$/;"	t
peek	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::peek(output uvm_status_e      status,$/;"	t
peek	$UVM_HOME\reg\uvm_mem_mam.svh	/^task uvm_mem_region::peek(output uvm_status_e       status,$/;"	t
peek	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::peek(output uvm_status_e      status,$/;"	t
peek	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::peek(output uvm_status_e      status,$/;"	t
peek	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task peek(output uvm_status_e      status,$/;"	t
peek	$UVM_HOME\reg\uvm_vreg.svh	/^task uvm_vreg::peek(input longint unsigned   idx,$/;"	t
peek	$UVM_HOME\reg\uvm_vreg_field.svh	/^task uvm_vreg_field::peek(input  longint unsigned  idx,$/;"	t
peek	$UVM_HOME\seq\uvm_sequencer.svh	/^task uvm_sequencer::peek(output REQ t);$/;"	t
peek	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual task peek(output T1 t);$/;"	t
peek	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual task peek(output T t);$/;"	t
peek	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual task peek( output T t );$/;"	t
peek	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual task peek( output T2 t );$/;"	t
peek	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  task peek (output TYPE arg); \\$/;"	t
peek_mem	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task peek_mem(input  uvm_mem           mem,$/;"	t
peek_reg	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task peek_reg(input  uvm_reg           rg,$/;"	t
phase	$UVM_HOME\base\uvm_component.svh	/^    string phase;$/;"	v
phase_ended	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::phase_ended(uvm_phase phase);$/;"	f
phase_name	$UVM_HOME\seq\uvm_sequence_library.svh	/^  string phase_name;$/;"	v
phase_ready_to_end	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::phase_ready_to_end (uvm_phase phase);$/;"	f
phase_started	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::phase_started(uvm_phase phase);$/;"	f
phase_started	$UVM_HOME\base\uvm_root.svh	/^  function void phase_started(uvm_phase phase);$/;"	f
phase_timeout	$UVM_HOME\base\uvm_root.svh	/^  time phase_timeout = `UVM_DEFAULT_TIMEOUT;$/;"	v
physical	$UVM_HOME\base\uvm_comparer.svh	/^  bit physical = 1;$/;"	v
physical	$UVM_HOME\base\uvm_packer.svh	/^  bit physical = 1;$/;"	v
physical	$UVM_HOME\base\uvm_recorder.svh	/^  bit physical = 1;$/;"	v
plusarg	$UVM_HOME\base\uvm_root.svh	/^  int plusarg;$/;"	v
poke	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::poke(output uvm_status_e      status,$/;"	t
poke	$UVM_HOME\reg\uvm_mem_mam.svh	/^task uvm_mem_region::poke(output uvm_status_e       status,$/;"	t
poke	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::poke(output uvm_status_e      status,$/;"	t
poke	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::poke(output uvm_status_e      status,$/;"	t
poke	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task poke(output uvm_status_e      status,$/;"	t
poke	$UVM_HOME\reg\uvm_vreg.svh	/^task uvm_vreg::poke(input longint unsigned   idx,$/;"	t
poke	$UVM_HOME\reg\uvm_vreg_field.svh	/^task uvm_vreg_field::poke(input  longint unsigned  idx,$/;"	t
poke_mem	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task poke_mem(input  uvm_mem           mem,$/;"	t
poke_reg	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task poke_reg(input  uvm_reg           rg,$/;"	t
pop_back	$UVM_HOME\base\uvm_queue.svh	/^  virtual function T pop_back();$/;"	f
pop_front	$UVM_HOME\base\uvm_queue.svh	/^  virtual function T pop_front();$/;"	f
pos	$UVM_HOME\base\uvm_callback.svh	/^    int pos = m_cb_find(m_t_inst.m_tw_cb_q,cb);$/;"	v
pos	$UVM_HOME\base\uvm_callback.svh	/^    int pos;$/;"	v
pos	$UVM_HOME\base\uvm_misc.svh	/^  int  pos;$/;"	v
pos	$UVM_HOME\base\uvm_misc.svh	/^  int pos;$/;"	v
post_body	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task post_body();$/;"	t
post_configure_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::post_configure_phase(uvm_phase phase); return; endtask$/;"	t
post_do	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void post_do(uvm_sequence_item this_item);$/;"	f
post_do	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void post_do(uvm_sequence_item this_item);$/;"	f
post_main_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::post_main_phase(uvm_phase phase);      return; endtask$/;"	t
post_predict	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual function void post_predict(input uvm_reg_field  fld,$/;"	f
post_randomize	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::post_randomize();$/;"	f
post_randomize	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    function void post_randomize();$/;"	f
post_randomize	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void post_randomize();$/;"	f
post_read	$UVM_HOME\reg\uvm_mem.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t
post_read	$UVM_HOME\reg\uvm_reg.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t
post_read	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t
post_read	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t
post_read	$UVM_HOME\reg\uvm_reg_field.svh	/^   virtual task post_read  (uvm_reg_item rw); endtask$/;"	t
post_read	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task post_read(longint unsigned       idx,$/;"	t
post_read	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task post_read(uvm_vreg           rg,$/;"	t
post_read	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task post_read(longint unsigned       idx,$/;"	t
post_read	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task post_read(uvm_vreg_field         field,$/;"	t
post_reset_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::post_reset_phase(uvm_phase phase);     return; endtask$/;"	t
post_shutdown_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::post_shutdown_phase(uvm_phase phase);  return; endtask$/;"	t
post_start	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task post_start();  $/;"	t
post_trigger	$UVM_HOME\base\uvm_event_callback.svh	/^  virtual function void post_trigger (uvm_event e, uvm_object data=null);$/;"	f
post_write	$UVM_HOME\reg\uvm_mem.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t
post_write	$UVM_HOME\reg\uvm_reg.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t
post_write	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t
post_write	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t
post_write	$UVM_HOME\reg\uvm_reg_field.svh	/^   virtual task post_write (uvm_reg_item rw); endtask$/;"	t
post_write	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task post_write(longint unsigned       idx,$/;"	t
post_write	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task post_write(uvm_vreg           rg,$/;"	t
post_write	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task post_write(longint unsigned       idx,$/;"	t
post_write	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task post_write(uvm_vreg_field        field,$/;"	t
pre_abort	$UVM_HOME\base\uvm_component.svh	/^  virtual function void pre_abort;$/;"	f
pre_body	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task pre_body();  $/;"	t
pre_configure_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::pre_configure_phase(uvm_phase phase);  return; endtask$/;"	t
pre_do	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task pre_do(bit is_item);$/;"	t
pre_do	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual task pre_do(bit is_item);$/;"	t
pre_main_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::pre_main_phase(uvm_phase phase);       return; endtask$/;"	t
pre_predict	$UVM_HOME\reg\uvm_reg_predictor.svh	/^  virtual function void pre_predict(uvm_reg_item rw);$/;"	f
pre_randomize	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::pre_randomize();$/;"	f
pre_randomize	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::pre_randomize();$/;"	f
pre_randomize	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function void pre_randomize();$/;"	f
pre_read	$UVM_HOME\reg\uvm_mem.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t
pre_read	$UVM_HOME\reg\uvm_reg.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t
pre_read	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t
pre_read	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t
pre_read	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual task pre_read(uvm_reg_item rw);$/;"	t
pre_read	$UVM_HOME\reg\uvm_reg_field.svh	/^   virtual task pre_read (uvm_reg_item rw); endtask$/;"	t
pre_read	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual task pre_read(uvm_reg_item rw);$/;"	t
pre_read	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task pre_read(longint unsigned     idx,$/;"	t
pre_read	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task pre_read(uvm_vreg         rg,$/;"	t
pre_read	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task pre_read(longint unsigned      idx,$/;"	t
pre_read	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task pre_read(uvm_vreg_field        field,$/;"	t
pre_reset_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::pre_reset_phase(uvm_phase phase);      return; endtask$/;"	t
pre_shutdown_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::pre_shutdown_phase(uvm_phase phase);   return; endtask$/;"	t
pre_start	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task pre_start();  $/;"	t
pre_trigger	$UVM_HOME\base\uvm_event_callback.svh	/^  virtual function bit pre_trigger (uvm_event e, uvm_object data=null);$/;"	f
pre_write	$UVM_HOME\reg\uvm_mem.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t
pre_write	$UVM_HOME\reg\uvm_reg.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t
pre_write	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t
pre_write	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t
pre_write	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   virtual task pre_write(uvm_reg_item rw);$/;"	t
pre_write	$UVM_HOME\reg\uvm_reg_field.svh	/^   virtual task pre_write  (uvm_reg_item rw); endtask$/;"	t
pre_write	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual task pre_write(uvm_reg_item rw);$/;"	t
pre_write	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task pre_write(longint unsigned     idx,$/;"	t
pre_write	$UVM_HOME\reg\uvm_vreg.svh	/^   virtual task pre_write(uvm_vreg         rg,$/;"	t
pre_write	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task pre_write(longint unsigned     idx,$/;"	t
pre_write	$UVM_HOME\reg\uvm_vreg_field.svh	/^   virtual task pre_write(uvm_vreg_field       field,$/;"	t
prec	$UVM_HOME\base\uvm_resource.svh	/^    int unsigned prec;$/;"	v
precedence	$UVM_HOME\base\uvm_resource.svh	/^  int unsigned precedence;$/;"	v
pred_of_succ	$UVM_HOME\base\uvm_phase.svh	/^    bit pred_of_succ[uvm_phase];$/;"	v
predict	$UVM_HOME\reg\uvm_reg.svh	/^function bit uvm_reg::predict (uvm_reg_data_t    value,$/;"	f
predict	$UVM_HOME\reg\uvm_reg_field.svh	/^function bit uvm_reg_field::predict (uvm_reg_data_t    value,$/;"	f
prefix	$UVM_HOME\base\uvm_printer.svh	/^  string prefix = ""; $/;"	v
prefix	$UVM_HOME\reg\uvm_mem.svh	/^   string prefix;$/;"	v
prefix	$UVM_HOME\reg\uvm_reg.svh	/^   string prefix;$/;"	v
prefix	$UVM_HOME\reg\uvm_reg_block.svh	/^   string prefix = "  ";$/;"	v
prefix	$UVM_HOME\reg\uvm_reg_field.svh	/^   string prefix;$/;"	v
prefix	$UVM_HOME\reg\uvm_reg_map.svh	/^   string prefix;$/;"	v
prev	$UVM_HOME\base\uvm_callback.svh	/^   function CB prev();$/;"	f
prev	$UVM_HOME\base\uvm_pool.svh	/^  virtual function int prev (ref KEY key);$/;"	f
prev_lsb	$UVM_HOME\reg\uvm_reg_field.svh	/^        int prev_lsb,this_lsb,next_lsb; $/;"	v
prev_sz	$UVM_HOME\reg\uvm_reg_field.svh	/^        int prev_sz,this_sz,next_sz; $/;"	v
print	$UVM_HOME\base\uvm_factory.svh	/^function void uvm_factory::print (int all_types=1);$/;"	f
print	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::print(uvm_printer printer=null);$/;"	f
print_accessors	$UVM_HOME\base\uvm_resource.svh	/^  virtual function void print_accessors();$/;"	f
print_array_footer	$UVM_HOME\base\uvm_printer.svh	/^function void  uvm_printer::print_array_footer (int size=0);$/;"	f
print_array_header	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_array_header (string name,$/;"	f
print_array_range	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_array_range(int min, int max);$/;"	f
print_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^  static function void print_catcher(UVM_FILE file=0);$/;"	f
print_config	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::print_config(bit recurse = 0, audit = 0);$/;"	f
print_config_matches	$UVM_HOME\base\uvm_component.svh	/^  static bit print_config_matches;$/;"	v
print_config_settings	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::print_config_settings (string field="",$/;"	f
print_config_with_audit	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::print_config_with_audit(bit recurse = 0);$/;"	f
print_enabled	$UVM_HOME\base\uvm_component.svh	/^  bit print_enabled = 1;$/;"	v
print_enabled	$UVM_HOME\tlm1\uvm_sqr_connections.svh	/^  bit print_enabled;$/;"	v
print_field	$UVM_HOME\base\uvm_printer.svh	/^  virtual function void print_field (string          name, $/;"	f
print_generic	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_generic (string name,$/;"	f
print_int	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_int (string name,$/;"	f
print_matches	$UVM_HOME\base\uvm_misc.svh	/^  static bit print_matches;$/;"	v
print_msg	$UVM_HOME\base\uvm_comparer.svh	/^  function void print_msg (string msg);$/;"	f
print_msg_object	$UVM_HOME\base\uvm_comparer.svh	/^  function void print_msg_object(uvm_object lhs, uvm_object rhs);$/;"	f
print_object	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_object (string name, uvm_object value,$/;"	f
print_object_header	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_object_header (string name,$/;"	f
print_override_info	$UVM_HOME\base\uvm_component.svh	/^function void  uvm_component::print_override_info (string requested_type_name, $/;"	f
print_real	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_real (string name,$/;"	f
print_resources	$UVM_HOME\base\uvm_resource.svh	/^  function void print_resources(uvm_resource_types::rsrc_q_t rq, bit audit = 0);$/;"	f
print_rollup	$UVM_HOME\base\uvm_comparer.svh	/^  function void print_rollup(uvm_object rhs, uvm_object lhs);$/;"	f
print_sequence_info	$UVM_HOME\seq\uvm_sequence_item.svh	/^  bit        print_sequence_info;$/;"	v
print_string	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_string (string name,$/;"	f
print_time	$UVM_HOME\base\uvm_printer.svh	/^function void uvm_printer::print_time (string name,$/;"	f
print_topology	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::print_topology(uvm_printer printer=null);$/;"	f
prior	$UVM_HOME\reg\uvm_reg_item.svh	/^  int prior = -1;$/;"	v
priority_e	$UVM_HOME\base\uvm_resource.svh	/^  typedef enum { PRI_HIGH, PRI_LOW } priority_e;$/;"	e
process_all_report_catchers	$UVM_HOME\base\uvm_report_catcher.svh	/^  static function int process_all_report_catchers( $/;"	f
process_container_c	$UVM_HOME\base\uvm_misc.svh	/^class process_container_c;$/;"	c
process_report	$UVM_HOME\base\uvm_report_server.svh	/^  virtual function void process_report($/;"	f
process_report_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^  local function int process_report_catcher();$/;"	f
provided_size	$UVM_HOME\base\uvm_object.svh	/^  int provided_size; $/;"	v
provides_responses	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  bit provides_responses; $/;"	v
push_back	$UVM_HOME\base\uvm_queue.svh	/^  virtual function void push_back(T item);$/;"	f
push_front	$UVM_HOME\base\uvm_queue.svh	/^  virtual function void push_front(T item);$/;"	f
push_get_record	$UVM_HOME\base\uvm_resource.svh	/^  function void push_get_record(string name, string scope,$/;"	f
put	$UVM_HOME\comps\uvm_push_driver.svh	/^  virtual task put(REQ item);$/;"	t
put	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task put( input TYPE arg); imp.put``SFX( arg); endtask$/;"	t
put	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task put(input RSP rsp_arg); imp.put(rsp_arg); endtask$/;"	t
put	$UVM_HOME\seq\uvm_sequencer.svh	/^task uvm_sequencer::put (RSP t);$/;"	t
put	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual task put(input T2 t);$/;"	t
put	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual task put(T t);$/;"	t
put	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual task put( input T t );$/;"	t
put	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual task put( input T1 t );$/;"	t
put	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  task put (TYPE arg); \\$/;"	t
put_base_response	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void put_base_response(input uvm_sequence_item response);$/;"	f
put_bits	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::put_bits (ref bit bitstream []);$/;"	f
put_bytes	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::put_bytes (ref byte unsigned bytestream []);$/;"	f
put_ints	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::put_ints (ref int unsigned intstream []);$/;"	f
put_response	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function void put_response(input RSP rsp_arg); imp.put_response(rsp_arg); endfunction \\$/;"	f
put_response	$UVM_HOME\reg\uvm_reg_sequence.svh	/^  virtual function void put_response(uvm_sequence_item response_item);$/;"	f
put_response	$UVM_HOME\seq\uvm_sequence.svh	/^  virtual function void put_response(uvm_sequence_item response_item);$/;"	f
put_response	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void put_response (uvm_sequence_item response_item);$/;"	f
put_response	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::put_response (RSP t);$/;"	f
put_response	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual function void put_response(input T2 t);$/;"	f
q	$UVM_HOME\base\uvm_printer.svh	/^      int q[5];$/;"	v
qq	$UVM_HOME\base\uvm_printer.svh	/^      int qq[$];$/;"	v
qualify	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void qualify(uvm_object obj=null,$/;"	f
queue_size	$UVM_HOME\seq\uvm_sequence_base.svh	/^    int queue_size, i;$/;"	v
quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  local int quit_count;$/;"	v
r	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^    bit r;$/;"	v
radix_str	$UVM_HOME\base\uvm_misc.svh	/^                                      string radix_str="");$/;"	v
raise	$UVM_HOME\base\uvm_objection.svh	/^                             bit raise,$/;"	v
raise_objection	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void raise_objection (uvm_object obj=null, $/;"	f
raise_objection	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void raise_objection (uvm_object obj=null,$/;"	f
raise_objection	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::raise_objection (uvm_object obj, $/;"	f
raised	$UVM_HOME\base\uvm_component.svh	/^  virtual function void raised (uvm_objection objection, uvm_object source_obj, $/;"	f
raised	$UVM_HOME\base\uvm_heartbeat.svh	/^  virtual function void raised (uvm_objection objection,$/;"	f
raised	$UVM_HOME\base\uvm_objection.svh	/^  event raised;$/;"	v
raised	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void raised (uvm_object obj, uvm_object source_obj, $/;"	f
raised	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void raised (uvm_object obj,$/;"	f
raised	$UVM_HOME\base\uvm_objection.svh	/^  virtual function void raised (uvm_objection objection, uvm_object obj, $/;"	f
read	$UVM_HOME\base\uvm_resource.svh	/^  function T read(uvm_object accessor = null);$/;"	f
read	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::read(output uvm_status_e       status,$/;"	t
read	$UVM_HOME\reg\uvm_mem_mam.svh	/^task uvm_mem_region::read(output uvm_status_e       status,$/;"	t
read	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::read(output uvm_status_e      status,$/;"	t
read	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::read(uvm_reg_item rw);$/;"	t
read	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::read(output uvm_status_e       status,$/;"	t
read	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task read(output uvm_status_e      status,$/;"	t
read	$UVM_HOME\reg\uvm_reg_map.svh	/^                                                     bit            read = 1);$/;"	v
read	$UVM_HOME\reg\uvm_reg_map.svh	/^                                                bit            read = 1);$/;"	v
read	$UVM_HOME\reg\uvm_vreg.svh	/^task uvm_vreg::read(input  longint unsigned   idx,$/;"	t
read	$UVM_HOME\reg\uvm_vreg_field.svh	/^task uvm_vreg_field::read(input longint unsigned     idx,$/;"	t
read_by_name	$UVM_HOME\base\uvm_resource_db.svh	/^  static function bit read_by_name(input string scope,$/;"	f
read_by_type	$UVM_HOME\base\uvm_resource_db.svh	/^  static function bit read_by_type(input string scope,$/;"	f
read_count	$UVM_HOME\base\uvm_resource.svh	/^    int unsigned read_count;$/;"	v
read_from	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^      int read_from;$/;"	v
read_func	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::read_func(uvm_reg_item rw);$/;"	f
read_in_progress	$UVM_HOME\reg\uvm_vreg.svh	/^   local bit read_in_progress;$/;"	v
read_in_progress	$UVM_HOME\reg\uvm_vreg_field.svh	/^   local bit read_in_progress;$/;"	v
read_mem	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task read_mem(input  uvm_mem           mem,$/;"	t
read_mem_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::read_mem_by_name(output uvm_status_e  status,$/;"	t
read_reg	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task read_reg(input  uvm_reg           rg,$/;"	t
read_reg_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::read_reg_by_name(output uvm_status_e  status,$/;"	t
read_time	$UVM_HOME\base\uvm_resource.svh	/^    time read_time;$/;"	v
readmemh	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::readmemh(string filename);$/;"	t
reads	$UVM_HOME\base\uvm_resource.svh	/^    int reads;$/;"	v
real_bits64__	$UVM_HOME\macros\uvm_object_defines.svh	/^   longint unsigned real_bits64__; \\$/;"	v
reconfigure	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem_mam_cfg uvm_mem_mam::reconfigure(uvm_mem_mam_cfg cfg = null);$/;"	f
record	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::record (uvm_recorder recorder=null);$/;"	f
record_enable	$UVM_HOME\base\uvm_transaction.svh	/^  local bit           record_enable;$/;"	v
record_error_tr	$UVM_HOME\base\uvm_component.svh	/^function integer uvm_component::record_error_tr (string stream_name="main",$/;"	f
record_event_tr	$UVM_HOME\base\uvm_component.svh	/^function integer uvm_component::record_event_tr (string stream_name="main",$/;"	f
record_field	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void record_field (string name, $/;"	f
record_field_real	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void record_field_real (string name, $/;"	f
record_generic	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void record_generic (string name, string value);$/;"	f
record_object	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void record_object (string name, uvm_object value);$/;"	f
record_read_access	$UVM_HOME\base\uvm_resource.svh	/^  function void record_read_access(uvm_object accessor = null);$/;"	f
record_string	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void record_string (string name, string value);$/;"	f
record_time	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void record_time (string name, time value); $/;"	f
record_write_access	$UVM_HOME\base\uvm_resource.svh	/^  function void record_write_access(uvm_object accessor = null);$/;"	f
recording_depth	$UVM_HOME\base\uvm_recorder.svh	/^  int recording_depth;$/;"	v
recording_detail	$UVM_HOME\base\uvm_component.svh	/^  int unsigned recording_detail = UVM_NONE;$/;"	v
recurse	$UVM_HOME\base\uvm_component.svh	/^                                                       bit recurse=1);$/;"	v
recurse	$UVM_HOME\base\uvm_component.svh	/^                                                    bit recurse=0);$/;"	v
recurse	$UVM_HOME\base\uvm_component.svh	/^                                              bit recurse=0);$/;"	v
recurse	$UVM_HOME\base\uvm_component.svh	/^                             bit recurse=1);$/;"	v
recurse	$UVM_HOME\base\uvm_object.svh	/^                                                  bit         recurse=1);$/;"	v
recurse	$UVM_HOME\base\uvm_object.svh	/^                                                  bit    recurse=1);$/;"	v
recurse	$UVM_HOME\base\uvm_object.svh	/^                                             bit        recurse=1);$/;"	v
recurse	$UVM_HOME\base\uvm_object.svh	/^                                             bit    recurse=1);$/;"	v
recurse	$UVM_HOME\base\uvm_object.svh	/^                                          bit         recurse=1);$/;"	v
refcmp	$UVM_HOME\macros\uvm_object_defines.svh	/^                    bit refcmp; \\$/;"	v
refcmp	$UVM_HOME\macros\uvm_object_defines.svh	/^                  bit refcmp; \\$/;"	v
reference	$UVM_HOME\base\uvm_printer.svh	/^  bit reference = 1;$/;"	v
reg2bus	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  virtual function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);$/;"	f
register	$UVM_HOME\base\uvm_factory.svh	/^function void uvm_factory::register (uvm_object_wrapper obj);$/;"	f
register	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^   static function bit register();$/;"	f
register	$UVM_HOME\deprecated\uvm_resource_converter.svh	/^   static function bit register(string typename = "");$/;"	f
register_super_type	$UVM_HOME\base\uvm_callback.svh	/^  static function bit register_super_type(string tname="", sname="");$/;"	f
regs	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int unsigned   regs[uvm_reg];$/;"	v
relation	$UVM_HOME\base\uvm_recorder.svh	/^                                 string relation="");$/;"	v
release_all_regions	$UVM_HOME\reg\uvm_mem_mam.svh	/^function void uvm_mem_mam::release_all_regions();$/;"	f
release_region	$UVM_HOME\reg\uvm_mem_mam.svh	/^function void uvm_mem_mam::release_region(uvm_mem_region region);$/;"	f
release_region	$UVM_HOME\reg\uvm_mem_mam.svh	/^function void uvm_mem_region::release_region();$/;"	f
release_region	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::release_region();$/;"	f
remove	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void remove (uvm_component comp);$/;"	f
remove	$UVM_HOME\reg\uvm_reg_cbs.svh	/^   static function void remove(uvm_reg rg);$/;"	f
remove_sequence	$UVM_HOME\seq\uvm_sequence_library.svh	/^function void uvm_sequence_library::remove_sequence(uvm_object_wrapper seq_type);$/;"	f
remove_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::remove_sequence(string type_name);$/;"	f
remove_sequence_from_queues	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::remove_sequence_from_queues($/;"	f
remove_typewide_sequence	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^  static function bit remove_typewide_sequence(string type_name); \\$/;"	f
replace	$UVM_HOME\base\uvm_component.svh	/^                                                        bit    replace=1);$/;"	v
replace	$UVM_HOME\base\uvm_component.svh	/^                                                bit    replace=1);$/;"	v
replace	$UVM_HOME\base\uvm_component.svh	/^                                              bit replace=1);$/;"	v
replace	$UVM_HOME\base\uvm_factory.svh	/^                                                      bit replace=1);$/;"	v
replace	$UVM_HOME\base\uvm_factory.svh	/^                                      bit replace=1);$/;"	v
replace	$UVM_HOME\base\uvm_registry.svh	/^                                          bit replace=1);$/;"	v
replace	$UVM_HOME\base\uvm_root.svh	/^  int replace=1;$/;"	v
replaced	$UVM_HOME\base\uvm_factory.svh	/^  bit replaced;$/;"	v
report	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::report();              return; endfunction$/;"	f
report	$UVM_HOME\base\uvm_report_handler.svh	/^  virtual function void report($/;"	f
report	$UVM_HOME\base\uvm_report_server.svh	/^  virtual function void report($/;"	f
report	$UVM_HOME\base\uvm_root.svh	/^  virtual function void report(uvm_severity severity,$/;"	f
report_error_hook	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function bit report_error_hook($/;"	f
report_fatal_hook	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function bit report_fatal_hook($/;"	f
report_header	$UVM_HOME\base\uvm_report_handler.svh	/^  function void report_header(UVM_FILE file = 0);$/;"	f
report_header	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void report_header(UVM_FILE file = 0);$/;"	f
report_hook	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function bit report_hook($/;"	f
report_info_hook	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function bit report_info_hook($/;"	f
report_ok	$UVM_HOME\base\uvm_report_server.svh	/^    bit report_ok;$/;"	v
report_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::report_phase(uvm_phase phase);$/;"	f
report_relnotes_banner	$UVM_HOME\base\uvm_report_handler.svh	/^  function void report_relnotes_banner(UVM_FILE file = 0);$/;"	f
report_summarize	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void report_summarize(UVM_FILE file = 0);$/;"	f
report_warning_hook	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function bit report_warning_hook($/;"	f
req_type	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^  typedef REQ req_type;$/;"	e
request_fifo_size	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^                int request_fifo_size=1,$/;"	v
request_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int        request_id;$/;"	v
request_region	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::request_region(int unsigned      n_bytes,$/;"	f
rerandomize	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                               bit rerandomize = 0);$/;"	v
rerandomize	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                            bit rerandomize = 0);$/;"	v
rerandomize	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^                                                     bit rerandomize = 0);$/;"	v
rerandomize	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^                                            bit rerandomize = 0);$/;"	v
res_str	$UVM_HOME\reg\uvm_mem.svh	/^   string res_str;$/;"	v
res_str	$UVM_HOME\reg\uvm_reg.svh	/^   string res_str;$/;"	v
res_str	$UVM_HOME\reg\uvm_reg_field.svh	/^   string res_str;$/;"	v
res_str	$UVM_HOME\reg\uvm_vreg.svh	/^   string res_str;$/;"	v
res_str	$UVM_HOME\reg\uvm_vreg_field.svh	/^   string res_str;$/;"	v
reseed	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::reseed ();$/;"	f
reserve_region	$UVM_HOME\reg\uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::reserve_region(bit [63:0]   start_offset,$/;"	f
reset	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function void reset (bit wakeup=1);$/;"	f
reset	$UVM_HOME\base\uvm_event.svh	/^  virtual function void reset (bit wakeup=0);$/;"	f
reset	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::reset();$/;"	f
reset	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::reset(string kind = "HARD");$/;"	f
reset	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::reset(string kind = "HARD");$/;"	f
reset	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::reset(string kind = "HARD");$/;"	f
reset	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::reset(string kind = "SOFT");$/;"	f
reset	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::reset(string kind = "HARD");$/;"	f
reset	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function void reset();$/;"	f
reset_blk	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_blk	$UVM_HOME\reg\sequences\uvm_mem_walk_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_blk	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_blk	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_blk	$UVM_HOME\reg\sequences\uvm_reg_hw_reset_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_blk	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^    virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_blk	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t
reset_counts	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void reset_counts;$/;"	f
reset_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::reset_phase(uvm_phase phase);          return; endtask$/;"	t
reset_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void reset_quit_count();$/;"	f
reset_report_handler	$UVM_HOME\base\uvm_report_object.svh	/^  function void reset_report_handler;$/;"	f
reset_severity_counts	$UVM_HOME\base\uvm_report_server.svh	/^  function void reset_severity_counts();$/;"	f
resolve_bindings	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::resolve_bindings();$/;"	f
resolve_bindings	$UVM_HOME\base\uvm_port_base.svh	/^  virtual function void resolve_bindings();$/;"	f
response_fifo_size	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^                int response_fifo_size=1);$/;"	v
response_handler	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void response_handler(uvm_sequence_item response);$/;"	f
result	$UVM_HOME\base\uvm_comparer.svh	/^  int unsigned result = 0;$/;"	v
resume	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::resume();$/;"	t
reverse_order	$UVM_HOME\base\uvm_packer.svh	/^  bit   reverse_order;      \/\/flip the bit order around$/;"	v
rg2_acc	$UVM_HOME\reg\uvm_reg_map.svh	/^                  string rg2_acc = rg2.Xget_fields_accessX(this);$/;"	v
rg2_acc	$UVM_HOME\reg\uvm_reg_map.svh	/^            string rg2_acc = rg2.Xget_fields_accessX(this);$/;"	v
rg_acc	$UVM_HOME\reg\uvm_reg_map.svh	/^            string rg_acc = rg.Xget_fields_accessX(this);$/;"	v
rg_acc	$UVM_HOME\reg\uvm_reg_map.svh	/^        string rg_acc = rg.Xget_fields_accessX(this);$/;"	v
rhs	$UVM_HOME\base\uvm_comparer.svh	/^                                          logic[63:0] rhs, $/;"	v
rhs	$UVM_HOME\base\uvm_comparer.svh	/^                                          real rhs);$/;"	v
rhs	$UVM_HOME\base\uvm_comparer.svh	/^                                       string rhs);$/;"	v
right	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^            string right;$/;"	v
rights	$UVM_HOME\reg\uvm_reg_map.svh	/^                                         string            rights = "RW",$/;"	v
rights	$UVM_HOME\reg\uvm_reg_map.svh	/^                                         string         rights = "RW",$/;"	v
rights	$UVM_HOME\reg\uvm_reg_map.svh	/^                                   string rights = "RW",$/;"	v
rights	$UVM_HOME\reg\uvm_reg_map.svh	/^   string                 rights;$/;"	v
root_hdl_paths	$UVM_HOME\reg\uvm_reg_block.svh	/^   local string         root_hdl_paths[string];$/;"	v
row_str	$UVM_HOME\base\uvm_printer.svh	/^      string row_str;$/;"	v
rpterr	$UVM_HOME\base\uvm_resource.svh	/^                                                    bit rpterr = 1);$/;"	v
rpterr	$UVM_HOME\base\uvm_resource.svh	/^                                         bit rpterr = 1);$/;"	v
rpterr	$UVM_HOME\base\uvm_resource.svh	/^                                        bit rpterr = 1);$/;"	v
rpterr	$UVM_HOME\base\uvm_resource_db.svh	/^                                     bit rpterr=1);$/;"	v
rsp_type	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^  typedef RSP rsp_type;$/;"	e
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t find_unused_resources();$/;"	f
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_name(string scope = "",$/;"	f
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex(string re, scope);$/;"	f
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex_names(string scope,$/;"	f
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_scope(string scope);$/;"	f
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_type(string scope = "",$/;"	f
rsrc_q_t	$UVM_HOME\base\uvm_resource.svh	/^  typedef uvm_queue#(uvm_resource_base) rsrc_q_t;$/;"	e
rsrc_t	$UVM_HOME\base\uvm_resource_db.svh	/^  typedef uvm_resource #(T) rsrc_t;$/;"	e
rstate	$UVM_HOME\base\uvm_config_db.svh	/^    string rstate = p.get_randstate();$/;"	v
run	$UVM_HOME\base\uvm_component.svh	/^task          uvm_component::run();                 return; endtask$/;"	t
run_hooks	$UVM_HOME\base\uvm_report_handler.svh	/^  virtual function bit run_hooks(uvm_report_object client,$/;"	f
run_phase	$UVM_HOME\base\uvm_component.svh	/^task          uvm_component::run_phase(uvm_phase phase);$/;"	t
run_phase	$UVM_HOME\base\uvm_root.svh	/^task uvm_root::run_phase (uvm_phase phase);$/;"	t
run_phase	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  virtual task run_phase(uvm_phase phase);$/;"	t
run_phase	$UVM_HOME\seq\uvm_push_sequencer.svh	/^  task run_phase(uvm_phase phase);$/;"	t
run_phase	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::run_phase(uvm_phase phase);$/;"	t
run_test	$UVM_HOME\base\uvm_globals.svh	/^task run_test (string test_name="");$/;"	t
run_test	$UVM_HOME\base\uvm_root.svh	/^task uvm_root::run_test(string test_name="");$/;"	t
s	$UVM_HOME\base\uvm_cmdline_processor.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_globals.svh	/^  int s = 0, e = 0;$/;"	v
s	$UVM_HOME\base\uvm_globals.svh	/^  string s;$/;"	v
s	$UVM_HOME\base\uvm_heartbeat.svh	/^                    string s;$/;"	v
s	$UVM_HOME\base\uvm_misc.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_objection.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_phase.svh	/^        string s = "( ";$/;"	v
s	$UVM_HOME\base\uvm_phase.svh	/^        string s;$/;"	v
s	$UVM_HOME\base\uvm_phase.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_phase.svh	/^  string s;$/;"	v
s	$UVM_HOME\base\uvm_port_base.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_printer.svh	/^  string s = knobs.prefix;$/;"	v
s	$UVM_HOME\base\uvm_printer.svh	/^  string s;$/;"	v
s	$UVM_HOME\base\uvm_report_catcher.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_report_handler.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_report_server.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_resource_specializations.svh	/^    string s;$/;"	v
s	$UVM_HOME\base\uvm_root.svh	/^  string s;$/;"	v
s	$UVM_HOME\base\uvm_transaction.svh	/^  string s;$/;"	v
s	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^    string s;$/;"	v
s	$UVM_HOME\comps\uvm_pair.svh	/^    string s;$/;"	v
s	$UVM_HOME\macros\uvm_object_defines.svh	/^                  string s; \\$/;"	v
s	$UVM_HOME\macros\uvm_object_defines.svh	/^                string s; \\$/;"	v
s	$UVM_HOME\macros\uvm_object_defines.svh	/^              string s; \\$/;"	v
s	$UVM_HOME\macros\uvm_object_defines.svh	/^          string s; \\$/;"	v
s	$UVM_HOME\macros\uvm_object_defines.svh	/^      string s; \\$/;"	v
s	$UVM_HOME\reg\uvm_reg_item.svh	/^    string s,value_s;$/;"	v
s	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  string  s;$/;"	v
s	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  string s;$/;"	v
s	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^    string s;$/;"	v
s1__	$UVM_HOME\macros\uvm_object_defines.svh	/^                 int s1__, s2__; \\$/;"	v
s__	$UVM_HOME\macros\uvm_object_defines.svh	/^                string s__ = ARG[string_aa_key]; \\$/;"	v
s_sz	$UVM_HOME\base\uvm_port_base.svh	/^    string s_sz;$/;"	v
sample_values	$UVM_HOME\reg\uvm_reg.svh	/^   virtual function void sample_values();$/;"	f
sample_values	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::sample_values();$/;"	f
scope	$UVM_HOME\base\uvm_recorder.svh	/^                                          string scope);$/;"	v
scope	$UVM_HOME\base\uvm_resource.svh	/^  string scope;$/;"	v
scope	$UVM_HOME\base\uvm_transaction.svh	/^  string scope;$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                                    byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                                   byte   scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                                   byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                                byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                               byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                              byte    scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                             byte       scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                             byte   scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                           byte    scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                           byte   scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                          byte            scope_separator=".",$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                          byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                         byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                       byte scope_separator=".");$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                      byte scope_separator=".",$/;"	v
scope_separator	$UVM_HOME\base\uvm_printer.svh	/^                                     byte            scope_separator=".",$/;"	v
scratch1	$UVM_HOME\base\uvm_misc.svh	/^  string       scratch1;$/;"	v
scratch2	$UVM_HOME\base\uvm_misc.svh	/^  string       scratch2;$/;"	v
search_name	$UVM_HOME\base\uvm_component.svh	/^  string search_name;$/;"	v
seed_table	$UVM_HOME\base\uvm_misc.svh	/^  int unsigned seed_table [string];$/;"	v
segsiz	$UVM_HOME\reg\uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	v
select_rand	$UVM_HOME\seq\uvm_sequence_library.svh	/^   rand  int unsigned select_rand;$/;"	v
selected	$UVM_HOME\base\uvm_factory.svh	/^  bit selected;$/;"	v
selected_sequence	$UVM_HOME\seq\uvm_push_sequencer.svh	/^    int selected_sequence;$/;"	v
selected_sequence	$UVM_HOME\seq\uvm_sequencer.svh	/^  int selected_sequence;$/;"	v
selected_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^   int selected_sequence;$/;"	v
send_request	$UVM_HOME\seq\uvm_sequence.svh	/^  function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	f
send_request	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	f
send_request	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	f
send_request	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::send_request(uvm_sequence_base sequence_ptr,$/;"	f
send_request	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::send_request(uvm_sequence_base sequence_ptr,$/;"	f
sep	$UVM_HOME\base\uvm_root.svh	/^      string sep;$/;"	v
sep	$UVM_HOME\base\uvm_root.svh	/^    string sep;$/;"	v
separator	$UVM_HOME\base\uvm_printer.svh	/^  string separator = "{}";$/;"	v
separator	$UVM_HOME\reg\uvm_reg_block.svh	/^                                               string separator = ".");$/;"	v
separator	$UVM_HOME\reg\uvm_reg_block.svh	/^                                           string separator = ".");$/;"	v
seq_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int seq_id;$/;"	v
seq_kind	$UVM_HOME\seq\uvm_sequence_base.svh	/^  rand int unsigned seq_kind;$/;"	v
seq_parent_e	$UVM_HOME\reg\uvm_reg_sequence.svh	/^  typedef enum { LOCAL, UPSTREAM } seq_parent_e;$/;"	e
seq_path	$UVM_HOME\seq\uvm_sequence_item.svh	/^    string seq_path;$/;"	v
seq_req_t	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                SEQ_TYPE_GRAB} seq_req_t;$/;"	e
sequence_count	$UVM_HOME\seq\uvm_sequence_library.svh	/^   rand  int unsigned sequence_count = 10;$/;"	v
sequence_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int        sequence_id;$/;"	v
sequence_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int sequence_id;$/;"	v
sequence_item_requested	$UVM_HOME\seq\uvm_sequencer.svh	/^  bit sequence_item_requested;$/;"	v
sequencer_t	$UVM_HOME\seq\uvm_sequence.svh	/^  typedef uvm_sequencer_param_base #(REQ, RSP) sequencer_t;$/;"	e
sequences	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  string sequences[$];$/;"	v
set	$UVM_HOME\base\uvm_config_db.svh	/^  static function void set(uvm_component cntxt,$/;"	f
set	$UVM_HOME\base\uvm_misc.svh	/^  function void set (string s);$/;"	f
set	$UVM_HOME\base\uvm_misc.svh	/^  function void set(uvm_object key, uvm_object obj);$/;"	f
set	$UVM_HOME\base\uvm_resource.svh	/^  function void set (uvm_resource_base rsrc, $/;"	f
set	$UVM_HOME\base\uvm_resource.svh	/^  function void set();$/;"	f
set	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void set(input string scope, input string name,$/;"	f
set	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::set(uvm_reg_data_t  value,$/;"	f
set	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::set(uvm_reg_data_t  value,$/;"	f
set	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual function void set(uvm_reg_data_t  value,$/;"	f
set	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual function void set (uvm_reg_data_t  value,$/;"	f
set	$UVM_HOME\reg\uvm_reg_model.svh	/^   function void set(uvm_hdl_path_slice t[]);$/;"	f
set_abstime	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   function void set_abstime(real t, real secs);$/;"	f
set_access	$UVM_HOME\reg\uvm_reg_field.svh	/^function string uvm_reg_field::set_access(string mode);$/;"	f
set_action	$UVM_HOME\base\uvm_report_catcher.svh	/^  protected function void set_action(uvm_action action);$/;"	f
set_address	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_address(bit [63:0] addr);$/;"	f
set_anonymous	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void set_anonymous(input string scope,$/;"	f
set_arbitration	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::set_arbitration(SEQ_ARB_TYPE val);$/;"	f
set_arg	$UVM_HOME\base\uvm_misc.svh	/^  function void set_arg (string arg);$/;"	f
set_arg_element	$UVM_HOME\base\uvm_misc.svh	/^  function void set_arg_element (string arg, int ele);$/;"	f
set_attribute	$UVM_HOME\base\uvm_recorder.svh	/^  virtual function void set_attribute (integer txh,$/;"	f
set_auto_predict	$UVM_HOME\reg\uvm_reg_map.svh	/^   function void set_auto_predict(bit on=1); m_auto_predict = on; endfunction$/;"	f
set_auto_reset	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function void set_auto_reset (bit value=1);$/;"	f
set_backdoor	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::set_backdoor(uvm_reg_backdoor bkdr,$/;"	f
set_backdoor	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::set_backdoor(uvm_reg_backdoor bkdr,$/;"	f
set_backdoor	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::set_backdoor(uvm_reg_backdoor bkdr,$/;"	f
set_base_addr	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::set_base_addr(uvm_reg_addr_t offset);$/;"	f
set_byte_enable	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_byte_enable(ref byte unsigned p[]);$/;"	f
set_byte_enable_length	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^ virtual function void set_byte_enable_length(int unsigned length);$/;"	f
set_check_on_read	$UVM_HOME\reg\uvm_reg_map.svh	/^   function void set_check_on_read(bit on=1);$/;"	f
set_command	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_command(uvm_tlm_command_e command);$/;"	f
set_compare	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::set_compare(uvm_check_e check=UVM_CHECK);$/;"	f
set_compare	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    function void set_compare(uvm_check_e check=UVM_CHECK);$/;"	f
set_config_int	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_config_int(string inst_name,$/;"	f
set_config_int	$UVM_HOME\base\uvm_globals.svh	/^function void  set_config_int  (string inst_name,$/;"	f
set_config_object	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_config_object(string inst_name,$/;"	f
set_config_object	$UVM_HOME\base\uvm_globals.svh	/^function void set_config_object (string inst_name,$/;"	f
set_config_string	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_config_string(string inst_name,$/;"	f
set_config_string	$UVM_HOME\base\uvm_globals.svh	/^function void set_config_string (string inst_name,  $/;"	f
set_coverage	$UVM_HOME\reg\uvm_mem.svh	/^function uvm_reg_cvr_t uvm_mem::set_coverage(uvm_reg_cvr_t is_on);$/;"	f
set_coverage	$UVM_HOME\reg\uvm_reg.svh	/^function uvm_reg_cvr_t uvm_reg::set_coverage(uvm_reg_cvr_t is_on);$/;"	f
set_coverage	$UVM_HOME\reg\uvm_reg_block.svh	/^function uvm_reg_cvr_t uvm_reg_block::set_coverage(uvm_reg_cvr_t is_on);$/;"	f
set_data	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_data(ref byte unsigned p []);$/;"	f
set_data_length	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   virtual function void set_data_length(int unsigned length);$/;"	f
set_default	$UVM_HOME\base\uvm_resource_db.svh	/^  static function rsrc_t set_default(string scope, string name);$/;"	f
set_default_file	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_default_file (UVM_FILE file);$/;"	f
set_default_hdl_path	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::set_default_hdl_path(string kind);$/;"	f
set_default_hdl_path	$UVM_HOME\reg\uvm_reg_file.svh	/^function void uvm_reg_file::set_default_hdl_path(string kind);$/;"	f
set_default_index	$UVM_HOME\base\uvm_port_base.svh	/^  function void set_default_index (int index);$/;"	f
set_default_map	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::set_default_map(uvm_reg_map map);$/;"	f
set_defaults	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_defaults();$/;"	f
set_depth	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void set_depth(int value);$/;"	f
set_dmi_allowed	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_dmi_allowed(bit dmi);$/;"	f
set_domain	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_domain(uvm_domain domain, int hier=1);$/;"	f
set_drain_time	$UVM_HOME\base\uvm_objection.svh	/^  function void set_drain_time (uvm_object obj=null, time drain);$/;"	f
set_extension	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  function uvm_tlm_extension_base set_extension(uvm_tlm_extension_base ext);$/;"	f
set_frontdoor	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::set_frontdoor(uvm_reg_frontdoor ftdr,$/;"	f
set_frontdoor	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::set_frontdoor(uvm_reg_frontdoor ftdr,$/;"	f
set_global_stop_timeout	$UVM_HOME\base\uvm_globals.svh	/^function void set_global_stop_timeout(time timeout);$/;"	f
set_global_timeout	$UVM_HOME\base\uvm_globals.svh	/^function void set_global_timeout(time timeout, bit overridable = 1);$/;"	f
set_hdl_path_root	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::set_hdl_path_root (string path, string kind = "RTL");$/;"	f
set_heartbeat	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void set_heartbeat (uvm_event e, ref uvm_component comps[$]);$/;"	f
set_id	$UVM_HOME\base\uvm_report_catcher.svh	/^  protected function void set_id(string id);$/;"	f
set_id_action	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_id_action(input string id, input uvm_action action);$/;"	f
set_id_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void set_id_count(string id, int count);$/;"	f
set_id_file	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_id_file (string id, UVM_FILE file);$/;"	f
set_id_info	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void set_id_info(uvm_sequence_item item);$/;"	f
set_id_verbosity	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_id_verbosity(input string id, input int verbosity);$/;"	f
set_if	$UVM_HOME\base\uvm_port_base.svh	/^  function void set_if (int index=0);$/;"	f
set_initiator	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::set_initiator(uvm_component initiator);$/;"	f
set_inst_override	$UVM_HOME\base\uvm_component.svh	/^function void  uvm_component::set_inst_override (string relative_inst_path,  $/;"	f
set_inst_override	$UVM_HOME\base\uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	f
set_inst_override_by_name	$UVM_HOME\base\uvm_factory.svh	/^function void uvm_factory::set_inst_override_by_name (string original_type_name,$/;"	f
set_inst_override_by_type	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_inst_override_by_type (string relative_inst_path,  $/;"	f
set_inst_override_by_type	$UVM_HOME\base\uvm_factory.svh	/^function void uvm_factory::set_inst_override_by_type (uvm_object_wrapper original_type,$/;"	f
set_int_local	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_int_local (string field_name,$/;"	f
set_int_local	$UVM_HOME\base\uvm_object.svh	/^function void  uvm_object::set_int_local (string      field_name,$/;"	f
set_item_context	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void set_item_context(uvm_sequence_base  parent_seq,$/;"	f
set_max_quit_count	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_max_quit_count(int max_count);$/;"	f
set_max_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void set_max_quit_count(int count, bit overridable = 1);$/;"	f
set_message	$UVM_HOME\base\uvm_report_catcher.svh	/^  protected function void set_message(string message);$/;"	f
set_mode	$UVM_HOME\base\uvm_heartbeat.svh	/^  function uvm_heartbeat_modes set_mode (uvm_heartbeat_modes mode = UVM_NO_HB_MODE);$/;"	f
set_name	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_name (string name);$/;"	f
set_name	$UVM_HOME\base\uvm_object.svh	/^function void uvm_object::set_name (string name);$/;"	f
set_name_override	$UVM_HOME\base\uvm_resource.svh	/^  function void set_name_override(uvm_resource_base rsrc);$/;"	f
set_num_last_reqs	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::set_num_last_reqs(int unsigned max);$/;"	f
set_num_last_rsps	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::set_num_last_rsps(int unsigned max);$/;"	f
set_object_local	$UVM_HOME\base\uvm_object.svh	/^function void  uvm_object::set_object_local (string     field_name,$/;"	f
set_offset	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::set_offset (uvm_reg_map    map,$/;"	f
set_offset	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::set_offset (uvm_reg_map    map,$/;"	f
set_override	$UVM_HOME\base\uvm_resource.svh	/^  function void set_override(uvm_resource_base rsrc);$/;"	f
set_override	$UVM_HOME\base\uvm_resource.svh	/^  function void set_override(uvm_resource_types::override_t override = 2'b11);$/;"	f
set_override	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void set_override(input string scope, input string name,$/;"	f
set_override_name	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void set_override_name(input string scope, input string name,$/;"	f
set_override_type	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void set_override_type(input string scope, input string name,$/;"	f
set_packed_size	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::set_packed_size();$/;"	f
set_parent	$UVM_HOME\reg\uvm_mem.svh	/^function void uvm_mem::set_parent(uvm_reg_block parent);$/;"	f
set_parent	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::set_parent(uvm_reg_block blk_parent,$/;"	f
set_parent	$UVM_HOME\reg\uvm_reg_block.svh	/^function void uvm_reg_block::set_parent(uvm_reg_block parent);$/;"	f
set_parent	$UVM_HOME\reg\uvm_vreg.svh	/^function void uvm_vreg::set_parent(uvm_reg_block parent);$/;"	f
set_parent_sequence	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void set_parent_sequence(uvm_sequence_base parent);$/;"	f
set_phase_imp	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_phase_imp(uvm_phase phase, uvm_phase imp, int hier=1);$/;"	f
set_priority	$UVM_HOME\base\uvm_resource.svh	/^  function void set_priority (uvm_resource_base rsrc,$/;"	f
set_priority	$UVM_HOME\base\uvm_resource.svh	/^  function void set_priority (uvm_resource_types::priority_e pri);$/;"	f
set_priority	$UVM_HOME\seq\uvm_sequence_base.svh	/^                            int set_priority = -1);$/;"	v
set_priority	$UVM_HOME\seq\uvm_sequence_base.svh	/^                           int set_priority = -1,$/;"	v
set_priority	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void set_priority (int value);$/;"	f
set_priority_name	$UVM_HOME\base\uvm_resource.svh	/^  function void set_priority_name(uvm_resource_base rsrc,$/;"	f
set_priority_queue	$UVM_HOME\base\uvm_resource.svh	/^  local function void set_priority_queue(uvm_resource_base rsrc,$/;"	f
set_priority_type	$UVM_HOME\base\uvm_resource.svh	/^  function void set_priority_type(uvm_resource_base rsrc,$/;"	f
set_quit_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void set_quit_count(int quit_count);$/;"	f
set_read	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_read();$/;"	f
set_read_only	$UVM_HOME\base\uvm_resource.svh	/^  function void set_read_only();$/;"	f
set_read_write	$UVM_HOME\base\uvm_resource.svh	/^  function void set_read_write();$/;"	f
set_report_default_file	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_default_file ( UVM_FILE file);$/;"	f
set_report_default_file_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_default_file_hier( UVM_FILE file);$/;"	f
set_report_handler	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_handler(uvm_report_handler handler);$/;"	f
set_report_id_action	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_id_action (string id, uvm_action action);$/;"	f
set_report_id_action_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_id_action_hier( string id, uvm_action action);$/;"	f
set_report_id_file	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_id_file (string id, UVM_FILE file);$/;"	f
set_report_id_file_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);$/;"	f
set_report_id_verbosity	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_id_verbosity (string id, int verbosity);$/;"	f
set_report_id_verbosity_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);$/;"	f
set_report_max_quit_count	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_max_quit_count(int max_count);$/;"	f
set_report_severity_action	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_action (uvm_severity severity,$/;"	f
set_report_severity_action_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_severity_action_hier( uvm_severity severity, $/;"	f
set_report_severity_file	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_file (uvm_severity severity, UVM_FILE file);$/;"	f
set_report_severity_file_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_severity_file_hier( uvm_severity severity,$/;"	f
set_report_severity_id_action	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_id_action (uvm_severity severity,$/;"	f
set_report_severity_id_action_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_severity_id_action_hier( uvm_severity severity,$/;"	f
set_report_severity_id_file	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_id_file (uvm_severity severity, string id,$/;"	f
set_report_severity_id_file_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_severity_id_file_hier ( uvm_severity severity,$/;"	f
set_report_severity_id_override	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_id_override(uvm_severity cur_severity,$/;"	f
set_report_severity_id_verbosity	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_id_verbosity (uvm_severity severity,$/;"	f
set_report_severity_id_verbosity_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_severity_id_verbosity_hier( uvm_severity severity,$/;"	f
set_report_severity_override	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_severity_override(uvm_severity cur_severity,$/;"	f
set_report_verbosity_level	$UVM_HOME\base\uvm_report_object.svh	/^  function void set_report_verbosity_level (int verbosity_level);$/;"	f
set_report_verbosity_level_hier	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_report_verbosity_level_hier(int verbosity);$/;"	f
set_reset	$UVM_HOME\reg\uvm_reg.svh	/^function void uvm_reg::set_reset(uvm_reg_data_t value,$/;"	f
set_reset	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::set_reset(uvm_reg_data_t value,$/;"	f
set_response_queue_depth	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void set_response_queue_depth(int value);$/;"	f
set_response_queue_error_report_disabled	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void set_response_queue_error_report_disabled(bit value);$/;"	f
set_response_status	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_response_status(uvm_tlm_response_status_e status);$/;"	f
set_scope	$UVM_HOME\base\uvm_resource.svh	/^  function void set_scope(string s);$/;"	f
set_sequence_id	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void set_sequence_id(int id);$/;"	f
set_sequencer	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::set_sequencer(uvm_sequencer_base sequencer,$/;"	f
set_sequencer	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void set_sequencer(uvm_sequencer_base sequencer);$/;"	f
set_sequences_queue	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::set_sequences_queue($/;"	f
set_server	$UVM_HOME\base\uvm_report_server.svh	/^  function void set_server(uvm_report_server server);$/;"	f
set_server	$UVM_HOME\base\uvm_report_server.svh	/^  static function void set_server(uvm_report_server server);$/;"	f
set_severity	$UVM_HOME\base\uvm_report_catcher.svh	/^  protected function void set_severity(uvm_severity severity);$/;"	f
set_severity_action	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_action(input uvm_severity severity,$/;"	f
set_severity_count	$UVM_HOME\base\uvm_report_server.svh	/^  function void set_severity_count(uvm_severity severity, int count);$/;"	f
set_severity_file	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_file (uvm_severity severity, UVM_FILE file);$/;"	f
set_severity_id_action	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_id_action(uvm_severity severity,$/;"	f
set_severity_id_file	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_id_file(uvm_severity severity,$/;"	f
set_severity_id_override	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_id_override(uvm_severity cur_severity,$/;"	f
set_severity_id_verbosity	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_id_verbosity(uvm_severity severity,$/;"	f
set_severity_override	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_severity_override(uvm_severity cur_severity,$/;"	f
set_streaming_width	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_streaming_width(int unsigned width);$/;"	f
set_string_local	$UVM_HOME\base\uvm_object.svh	/^function void  uvm_object::set_string_local (string field_name,$/;"	f
set_submap_offset	$UVM_HOME\reg\uvm_reg_map.svh	/^function void uvm_reg_map::set_submap_offset(uvm_reg_map submap, uvm_reg_addr_t offset);$/;"	f
set_threshold	$UVM_HOME\base\uvm_barrier.svh	/^  virtual function void set_threshold (int threshold);$/;"	f
set_time_resolution	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   static function void set_time_resolution(real res);$/;"	f
set_timeout	$UVM_HOME\base\uvm_root.svh	/^function void uvm_root::set_timeout(time timeout, bit overridable=1);$/;"	f
set_transaction_id	$UVM_HOME\base\uvm_transaction.svh	/^function void uvm_transaction::set_transaction_id(integer id);$/;"	f
set_type_override	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_type_override (string original_type_name,$/;"	f
set_type_override	$UVM_HOME\base\uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	f
set_type_override	$UVM_HOME\base\uvm_resource.svh	/^  function void set_type_override(uvm_resource_base rsrc);$/;"	f
set_type_override_by_name	$UVM_HOME\base\uvm_factory.svh	/^function void uvm_factory::set_type_override_by_name (string original_type_name,$/;"	f
set_type_override_by_type	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::set_type_override_by_type (uvm_object_wrapper original_type,$/;"	f
set_type_override_by_type	$UVM_HOME\base\uvm_factory.svh	/^function void uvm_factory::set_type_override_by_type (uvm_object_wrapper original_type,$/;"	f
set_use_sequence_info	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function void set_use_sequence_info(bit value);$/;"	f
set_verbosity	$UVM_HOME\base\uvm_report_catcher.svh	/^  protected function void set_verbosity(int verbosity);$/;"	f
set_verbosity_level	$UVM_HOME\base\uvm_report_handler.svh	/^  function void set_verbosity_level(int verbosity_level);$/;"	f
set_verbosity_settings	$UVM_HOME\base\uvm_root.svh	/^  string set_verbosity_settings[$];$/;"	v
set_volatility	$UVM_HOME\reg\uvm_reg_field.svh	/^function void uvm_reg_field::set_volatility(bit volatile);$/;"	f
set_write	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function void set_write();$/;"	f
sev_id_struct	$UVM_HOME\base\uvm_report_catcher.svh	/^class sev_id_struct;$/;"	c
sev_specified	$UVM_HOME\base\uvm_report_catcher.svh	/^  bit sev_specified ;$/;"	v
severity_count	$UVM_HOME\base\uvm_report_server.svh	/^  local int severity_count[uvm_severity];$/;"	v
show_max	$UVM_HOME\base\uvm_comparer.svh	/^  int unsigned show_max = 1;$/;"	v
show_radix	$UVM_HOME\base\uvm_printer.svh	/^  bit show_radix = 1;$/;"	v
show_root	$UVM_HOME\base\uvm_printer.svh	/^  bit show_root = 0;$/;"	v
shutdown_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::shutdown_phase(uvm_phase phase);       return; endtask$/;"	t
siblings	$UVM_HOME\base\uvm_phase.svh	/^  bit siblings[uvm_phase];$/;"	v
signed	$UVM_HOME\base\uvm_object_globals.svh	/^typedef logic signed [UVM_STREAMBITS-1:0] uvm_bitstream_t;$/;"	v
single_map	$UVM_HOME\reg\uvm_reg_block.svh	/^   bit         single_map;$/;"	v
size	$UVM_HOME\base\uvm_comparer.svh	/^                                          int size,$/;"	v
size	$UVM_HOME\base\uvm_comparer.svh	/^                                      int size,$/;"	v
size	$UVM_HOME\base\uvm_port_base.svh	/^  function int size ();$/;"	f
size	$UVM_HOME\base\uvm_printer.svh	/^                                                   int    size,     $/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^                                               int size,$/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^                                              int     size, $/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^                                          int             size, $/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^                                          int size,$/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^                                      int size, $/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^                                     int             size, $/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^  bit size = 1;$/;"	v
size	$UVM_HOME\base\uvm_printer.svh	/^  string size;$/;"	v
size	$UVM_HOME\base\uvm_queue.svh	/^  virtual function int size ();$/;"	f
size	$UVM_HOME\base\uvm_recorder.svh	/^                                      int size, $/;"	v
size	$UVM_HOME\reg\uvm_mem.svh	/^                                           int size,$/;"	v
size	$UVM_HOME\reg\uvm_mem.svh	/^                                          int size,$/;"	v
size	$UVM_HOME\reg\uvm_mem.svh	/^                        longint unsigned size,$/;"	v
size	$UVM_HOME\reg\uvm_mem.svh	/^                       longint unsigned size,$/;"	v
size	$UVM_HOME\reg\uvm_reg.svh	/^                                           int size,$/;"	v
size	$UVM_HOME\reg\uvm_reg.svh	/^                                          int size,$/;"	v
size	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       int unsigned   size,$/;"	v
size	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  int unsigned   size,$/;"	v
size	$UVM_HOME\reg\uvm_reg_fifo.svh	/^                 int unsigned size,$/;"	v
size	$UVM_HOME\reg\uvm_reg_map.svh	/^  int                size, n_bits;$/;"	v
size	$UVM_HOME\reg\uvm_reg_model.svh	/^                          int unsigned size = -1);$/;"	v
size	$UVM_HOME\reg\uvm_reg_model.svh	/^   int size;$/;"	v
size	$UVM_HOME\reg\uvm_vreg.svh	/^                                      longint unsigned   size = 0,$/;"	v
size	$UVM_HOME\reg\uvm_vreg.svh	/^                                  longint unsigned  size   = 0,$/;"	v
size	$UVM_HOME\reg\uvm_vreg.svh	/^   local longint unsigned size;    \/\/number of vregs$/;"	v
size	$UVM_HOME\reg\uvm_vreg_field.svh	/^                                   int unsigned  size,$/;"	v
size	$UVM_HOME\reg\uvm_vreg_field.svh	/^                                  int unsigned size,$/;"	v
size	$UVM_HOME\reg\uvm_vreg_field.svh	/^   local int unsigned size;$/;"	v
size	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function int size();$/;"	f
size	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function int size();$/;"	f
size_width	$UVM_HOME\base\uvm_printer.svh	/^  int size_width = -1;$/;"	v
skip	$UVM_HOME\base\uvm_event.svh	/^    int skip;$/;"	v
skip	$UVM_HOME\reg\uvm_reg_map.svh	/^  int                skip;$/;"	v
sname	$UVM_HOME\base\uvm_objection.svh	/^      string sname = source_obj.get_full_name(), nm = obj.get_full_name();$/;"	v
sole_field	$UVM_HOME\reg\uvm_reg_field.svh	/^     bit sole_field;$/;"	v
sort_by_precedence	$UVM_HOME\base\uvm_resource.svh	/^  static function void sort_by_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	f
space	$UVM_HOME\base\uvm_factory.svh	/^    string space= "                                                                                                   ";$/;"	v
space	$UVM_HOME\base\uvm_factory.svh	/^  string space= "                                                                                                   ";$/;"	v
space	$UVM_HOME\base\uvm_printer.svh	/^  static string space; \/\/= "                                                                                                   ";$/;"	v
space	$UVM_HOME\base\uvm_printer.svh	/^  string space= "                                                                                                   ";$/;"	v
spaces	$UVM_HOME\base\uvm_phase.svh	/^  static string spaces = "                                                 ";$/;"	v
spell_check	$UVM_HOME\base\uvm_resource.svh	/^  function bit spell_check(string s);$/;"	f
split_max_quit	$UVM_HOME\base\uvm_root.svh	/^  string split_max_quit[$];$/;"	v
split_timeout	$UVM_HOME\base\uvm_root.svh	/^  string split_timeout[$];$/;"	v
split_val	$UVM_HOME\base\uvm_root.svh	/^  string split_val[$];$/;"	v
split_vals	$UVM_HOME\base\uvm_root.svh	/^  string split_vals[$];$/;"	v
sprint	$UVM_HOME\base\uvm_object.svh	/^function string uvm_object::sprint(uvm_printer printer=null);$/;"	f
sprint	$UVM_HOME\base\uvm_printer.svh	/^  bit sprint = 1;$/;"	v
start	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void start (uvm_event e=null);$/;"	f
start	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task start (uvm_sequencer_base sequencer,$/;"	t
start_default_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::start_default_sequence();$/;"	t
start_item	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task start_item (uvm_sequence_item item,$/;"	t
start_of_simulation	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::start_of_simulation(); return; endfunction$/;"	f
start_of_simulation_phase	$UVM_HOME\base\uvm_component.svh	/^function void uvm_component::start_of_simulation_phase(uvm_phase phase);$/;"	f
start_offset	$UVM_HOME\reg\uvm_mem_mam.svh	/^   rand bit [63:0] start_offset;$/;"	v
start_phase_sequence	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::start_phase_sequence(uvm_phase phase);$/;"	f
start_update_thread	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::start_update_thread(uvm_object element);$/;"	f
status	$UVM_HOME\base\uvm_component.svh	/^function string uvm_component::status();$/;"	f
status	$UVM_HOME\base\uvm_misc.svh	/^  bit          status;$/;"	v
stop	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::stop(string ph_name);$/;"	t
stop	$UVM_HOME\base\uvm_heartbeat.svh	/^  function void stop ();$/;"	f
stop_phase	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::stop_phase(uvm_phase phase);$/;"	t
stop_request	$UVM_HOME\base\uvm_objection.svh	/^  function void stop_request();$/;"	f
stop_request	$UVM_HOME\base\uvm_root.svh	/^  function void stop_request();$/;"	f
stop_sequences	$UVM_HOME\seq\uvm_sequencer.svh	/^function void uvm_sequencer::stop_sequences();$/;"	f
stop_sequences	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::stop_sequences();$/;"	f
stop_stimulus_generation	$UVM_HOME\comps\uvm_random_stimulus.svh	/^  virtual function void stop_stimulus_generation;$/;"	f
stop_timeout	$UVM_HOME\base\uvm_objection.svh	/^  time stop_timeout = 0;$/;"	v
str	$UVM_HOME\base\uvm_globals.svh	/^function string uvm_bits_to_string(logic [UVM_LARGE_STRING:0] str);$/;"	v
str	$UVM_HOME\base\uvm_recorder.svh	/^    string str; $/;"	v
str	$UVM_HOME\base\uvm_resource.svh	/^        string str;$/;"	v
str	$UVM_HOME\base\uvm_resource.svh	/^    string str;$/;"	v
str	$UVM_HOME\base\uvm_transaction.svh	/^  string str;$/;"	v
str	$UVM_HOME\seq\uvm_sequence_item.svh	/^      string str = m_get_client_info(client);$/;"	v
str	$UVM_HOME\seq\uvm_sequence_item.svh	/^    string str = m_get_client_info(client);$/;"	v
str__	$UVM_HOME\base\uvm_object.svh	/^                                                   string     str__);$/;"	v
str__	$UVM_HOME\base\uvm_object.svh	/^                                              string     str__ );$/;"	v
str__	$UVM_HOME\macros\uvm_object_defines.svh	/^                                     string str__); \\$/;"	v
stream	$UVM_HOME\base\uvm_recorder.svh	/^                                     integer stream,$/;"	v
stream_h	$UVM_HOME\base\uvm_component.svh	/^  integer stream_h;$/;"	v
stream_h	$UVM_HOME\base\uvm_component.svh	/^  integer stream_h=0;$/;"	v
stream_handle	$UVM_HOME\base\uvm_transaction.svh	/^  local integer       stream_handle=0;$/;"	v
stream_name	$UVM_HOME\base\uvm_component.svh	/^                                            string stream_name,$/;"	v
stream_name	$UVM_HOME\base\uvm_component.svh	/^                                          string stream_name ="main",$/;"	v
stream_name	$UVM_HOME\base\uvm_component.svh	/^                                          string stream_name,$/;"	v
stream_name	$UVM_HOME\base\uvm_component.svh	/^                                          string stream_name="main",$/;"	v
stream_name	$UVM_HOME\base\uvm_component.svh	/^                                    string stream_name="main",$/;"	v
stream_name	$UVM_HOME\base\uvm_component.svh	/^              string stream_name="main", string label="",$/;"	v
stride	$UVM_HOME\reg\uvm_reg_map.svh	/^            int unsigned stride;$/;"	v
stride	$UVM_HOME\reg\uvm_reg_map.svh	/^       int unsigned stride;$/;"	v
stride	$UVM_HOME\reg\uvm_reg_model.svh	/^  int unsigned stride;$/;"	v
string	$UVM_HOME\reg\uvm_reg_model.svh	/^function automatic string uvm_hdl_concat2string(uvm_hdl_path_concat concat);$/;"	f
string_aa_key	$UVM_HOME\macros\uvm_object_defines.svh	/^     string string_aa_key; \/* Used for associative array lookups *\/ \\$/;"	v
stringv	$UVM_HOME\base\uvm_misc.svh	/^  string       stringv;$/;"	v
style	$UVM_HOME\base\uvm_object.svh	/^  static int style;$/;"	v
sub	$UVM_HOME\base\uvm_cmdline_processor.svh	/^    string sub;$/;"	v
success	$UVM_HOME\base\uvm_resource.svh	/^    bit success;$/;"	v
successors	$UVM_HOME\base\uvm_phase.svh	/^    bit successors[uvm_phase];$/;"	v
sum_priority_val	$UVM_HOME\seq\uvm_sequencer_base.svh	/^  int sum_priority_val;$/;"	v
summarize	$UVM_HOME\base\uvm_report_handler.svh	/^  function void summarize(UVM_FILE file = 0);$/;"	f
summarize	$UVM_HOME\base\uvm_report_server.svh	/^  virtual function void summarize(UVM_FILE file=0);$/;"	f
summarize_report_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^  static function void summarize_report_catcher(UVM_FILE file);$/;"	f
super_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_callbacks_base      super_type;$/;"	e
super_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_typed_callbacks#(T) super_type;$/;"	e
supports_byte_enable	$UVM_HOME\reg\uvm_reg_adapter.svh	/^  bit supports_byte_enable;$/;"	v
suspend	$UVM_HOME\base\uvm_component.svh	/^task uvm_component::suspend();$/;"	t
sync	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::sync(uvm_domain target,$/;"	f
sz	$UVM_HOME\base\uvm_packer.svh	/^  int sz, v;$/;"	v
sz	$UVM_HOME\base\uvm_packer.svh	/^  int sz;$/;"	v
sz	$UVM_HOME\base\uvm_port_base.svh	/^    int sz, num, curr_num;$/;"	v
sz	$UVM_HOME\base\uvm_port_base.svh	/^    string sz;$/;"	v
sz	$UVM_HOME\macros\uvm_object_defines.svh	/^                  int sz = index__+1; \\$/;"	v
sz	$UVM_HOME\macros\uvm_object_defines.svh	/^                  int sz = index__; \\$/;"	v
sz	$UVM_HOME\macros\uvm_object_defines.svh	/^              int sz =  uvm_object::__m_uvm_status_container.bitstream; \\$/;"	v
sz	$UVM_HOME\macros\uvm_object_defines.svh	/^              int sz = local_data__.ARG.size(); \\$/;"	v
sz	$UVM_HOME\macros\uvm_object_defines.svh	/^          int sz = ARG.size(); \\$/;"	v
sz	$UVM_HOME\macros\uvm_object_defines.svh	/^          int sz; foreach(ARG[i]) sz=i; \\$/;"	v
sz	$UVM_HOME\reg\uvm_reg.svh	/^               int sz  = m_fields[i].get_n_bits();$/;"	v
sz__	$UVM_HOME\macros\uvm_object_defines.svh	/^      int sz__ = SZ; \\$/;"	v
sz__	$UVM_HOME\macros\uvm_object_defines.svh	/^    int sz__ = SZ; \\$/;"	v
sz__	$UVM_HOME\macros\uvm_object_defines.svh	/^    int sz__; \\$/;"	v
sz_str	$UVM_HOME\base\uvm_printer.svh	/^  string sz_str, val_str;$/;"	v
t	$UVM_HOME\base\uvm_object.svh	/^  bit t, dc;$/;"	v
t	$UVM_HOME\base\uvm_recorder.svh	/^                                          string t,$/;"	v
t	$UVM_HOME\base\uvm_resource.svh	/^  time t;$/;"	v
t_str	$UVM_HOME\reg\uvm_reg.svh	/^   string t_str;$/;"	v
t_str	$UVM_HOME\reg\uvm_reg_field.svh	/^   string t_str;$/;"	v
t_str	$UVM_HOME\reg\uvm_vreg.svh	/^   string t_str;$/;"	v
t_str	$UVM_HOME\reg\uvm_vreg_field.svh	/^   string t_str;$/;"	v
temp_be	$UVM_HOME\reg\uvm_reg_map.svh	/^      int temp_be;$/;"	v
temp_str0	$UVM_HOME\seq\uvm_sequence_item.svh	/^    string temp_str0, temp_str1;$/;"	v
test_list	$UVM_HOME\base\uvm_root.svh	/^    string test_list;$/;"	v
test_name_count	$UVM_HOME\base\uvm_root.svh	/^  int test_name_count;$/;"	v
test_names	$UVM_HOME\base\uvm_root.svh	/^  string test_names[$];$/;"	v
testname_plusarg	$UVM_HOME\base\uvm_root.svh	/^  bit testname_plusarg;$/;"	v
tests	$UVM_HOME\reg\sequences\uvm_reg_mem_built_in_seq.svh	/^   bit [63:0] tests = UVM_DO_ALL_REG_MEM_TESTS;$/;"	v
this_imp_type	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  typedef IMP     this_imp_type; \\$/;"	e
this_imp_type	$UVM_HOME\tlm1\uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	e
this_obj_name	$UVM_HOME\base\uvm_objection.svh	/^    string this_obj_name;$/;"	v
this_priority	$UVM_HOME\seq\uvm_sequence_base.svh	/^                      int this_priority = -1,$/;"	v
this_req_type	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  typedef REQ_IMP this_req_type; \\$/;"	e
this_req_type	$UVM_HOME\tlm1\uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	e
this_rsp_type	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  typedef RSP_IMP this_rsp_type; \\$/;"	e
this_rsp_type	$UVM_HOME\tlm1\uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	e
this_subtype	$UVM_HOME\base\uvm_resource_specializations.svh	/^  typedef uvm_bit_rsrc#(N) this_subtype;$/;"	e
this_subtype	$UVM_HOME\base\uvm_resource_specializations.svh	/^  typedef uvm_byte_rsrc#(N) this_subtype;$/;"	e
this_subtype	$UVM_HOME\base\uvm_resource_specializations.svh	/^  typedef uvm_int_rsrc this_subtype;$/;"	e
this_subtype	$UVM_HOME\base\uvm_resource_specializations.svh	/^  typedef uvm_obj_rsrc this_subtype;$/;"	e
this_subtype	$UVM_HOME\base\uvm_resource_specializations.svh	/^  typedef uvm_string_rsrc this_subtype;$/;"	e
this_super_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_callbacks#(ST)           this_super_type;$/;"	e
this_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_callbacks#(T,CB) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_callbacks_base this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_derived_callbacks#(T,ST,CB) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_typed_callbacks#(T) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_pool.svh	/^  typedef uvm_object_string_pool #(T) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_pool.svh	/^  typedef uvm_pool #(KEY,T) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_port_base.svh	/^  typedef uvm_port_base #(IF) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_queue.svh	/^  typedef uvm_queue #(T) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_registry.svh	/^  typedef uvm_component_registry #(T,Tname) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_registry.svh	/^  typedef uvm_object_registry #(T,Tname) this_type;$/;"	e
this_type	$UVM_HOME\base\uvm_resource.svh	/^  typedef uvm_resource#(T) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  typedef uvm_in_order_built_in_comparator #(T) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  typedef uvm_in_order_class_comparator #(T) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^  typedef uvm_in_order_comparator #(T,comp_type,convert,pair_type) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_pair.svh	/^  typedef uvm_built_in_pair #(T1,T2) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_pair.svh	/^  typedef uvm_class_pair #(T1, T2 ) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_random_stimulus.svh	/^  typedef uvm_random_stimulus #(T) this_type;$/;"	e
this_type	$UVM_HOME\comps\uvm_subscriber.svh	/^  typedef uvm_subscriber #(T) this_type;$/;"	e
this_type	$UVM_HOME\seq\uvm_push_sequencer.svh	/^  typedef uvm_push_sequencer #( REQ , RSP) this_type;$/;"	e
this_type	$UVM_HOME\seq\uvm_sequence_library.svh	/^   typedef uvm_sequence_library #(REQ,RSP) this_type;$/;"	e
this_type	$UVM_HOME\seq\uvm_sequencer.svh	/^  typedef uvm_sequencer #( REQ , RSP) this_type;$/;"	e
this_type	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^  typedef uvm_sequencer_param_base #( REQ , RSP) this_type;$/;"	e
this_type	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  typedef uvm_tlm_fifo_base #(T) this_type;$/;"	e
this_type	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  typedef uvm_tlm_req_rsp_channel #(REQ, RSP) this_type;$/;"	e
this_type	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  typedef uvm_tlm_transport_channel #(REQ, RSP) this_type;$/;"	e
this_type	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   typedef uvm_tlm_extension#(T) this_type;$/;"	e
this_user_type	$UVM_HOME\base\uvm_callback.svh	/^  typedef uvm_callbacks#(T)            this_user_type;$/;"	e
threshold	$UVM_HOME\base\uvm_barrier.svh	/^  local  int       threshold;$/;"	v
thrown	$UVM_HOME\base\uvm_report_catcher.svh	/^    int thrown = 1;$/;"	v
time_str	$UVM_HOME\base\uvm_report_server.svh	/^    string time_str;$/;"	v
timeout	$UVM_HOME\base\uvm_root.svh	/^  string timeout;$/;"	v
timeout_count	$UVM_HOME\base\uvm_root.svh	/^  int timeout_count;$/;"	v
timeout_int	$UVM_HOME\base\uvm_root.svh	/^  time timeout_int;$/;"	v
timeout_list	$UVM_HOME\base\uvm_root.svh	/^      string timeout_list;$/;"	v
timeout_settings	$UVM_HOME\base\uvm_root.svh	/^  string timeout_settings[$];$/;"	v
tmp	$UVM_HOME\base\uvm_factory.svh	/^  string tmp;$/;"	v
tmp	$UVM_HOME\base\uvm_packer.svh	/^      byte tmp; tmp = v;$/;"	v
tmp	$UVM_HOME\base\uvm_packer.svh	/^      int tmp; tmp = v;$/;"	v
tmp	$UVM_HOME\base\uvm_port_base.svh	/^    int tmp;$/;"	v
tmp	$UVM_HOME\dpi\uvm_regex.svh	/^  string tmp;$/;"	v
tmp__	$UVM_HOME\macros\uvm_object_defines.svh	/^                  int tmp__; \\$/;"	v
tmp__	$UVM_HOME\macros\uvm_object_defines.svh	/^                  string tmp__; \\$/;"	v
tmp__	$UVM_HOME\macros\uvm_object_defines.svh	/^     longint tmp__ = VAR; \\$/;"	v
tmp_value_str	$UVM_HOME\base\uvm_misc.svh	/^    string tmp_value_str;$/;"	v
tmpstr	$UVM_HOME\base\uvm_printer.svh	/^  string tmpstr;$/;"	v
tname	$UVM_HOME\base\uvm_callback.svh	/^    string tname, str;$/;"	v
to_m_res	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^   local function real to_m_res(real t, time scaled, real secs);$/;"	f
total	$UVM_HOME\base\uvm_objection.svh	/^    int total;$/;"	v
tr_h	$UVM_HOME\base\uvm_component.svh	/^  integer tr_h;$/;"	v
tr_handle	$UVM_HOME\base\uvm_component.svh	/^                                                    integer tr_handle);$/;"	v
tr_handle	$UVM_HOME\base\uvm_component.svh	/^                                            integer tr_handle);$/;"	v
tr_handle	$UVM_HOME\base\uvm_component.svh	/^                                          integer tr_handle);$/;"	v
tr_handle	$UVM_HOME\base\uvm_component.svh	/^                                        integer tr_handle);$/;"	v
tr_handle	$UVM_HOME\base\uvm_recorder.svh	/^  integer tr_handle = 0;$/;"	v
tr_handle	$UVM_HOME\base\uvm_transaction.svh	/^  local integer       tr_handle=0;$/;"	v
trace	$UVM_HOME\base\uvm_callback.svh	/^   function void trace(uvm_object obj = null);$/;"	f
trace_args	$UVM_HOME\base\uvm_config_db.svh	/^     string trace_args[$];$/;"	v
trace_args	$UVM_HOME\base\uvm_objection.svh	/^    string trace_args[$];$/;"	v
trace_args	$UVM_HOME\base\uvm_resource_db.svh	/^     string trace_args[$];$/;"	v
trace_mode	$UVM_HOME\base\uvm_objection.svh	/^   function bit trace_mode (int mode=-1);$/;"	f
transaction_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                            int transaction_id);$/;"	v
transaction_id	$UVM_HOME\seq\uvm_sequencer_base.svh	/^                                         int transaction_id);$/;"	v
transport	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task transport( input REQ req_arg, output RSP rsp_arg); \\$/;"	t
transport	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual task transport( input T1 req , output T2 rsp );$/;"	t
transport	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  task transport (REQ req_arg, output RSP rsp_arg); \\$/;"	t
transport	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^  task transport (REQ request, output RSP response );$/;"	t
traverse	$UVM_HOME\base\uvm_bottomup_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f
traverse	$UVM_HOME\base\uvm_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f
traverse	$UVM_HOME\base\uvm_task_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f
traverse	$UVM_HOME\base\uvm_topdown_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f
trigger	$UVM_HOME\base\uvm_config_db.svh	/^  event trigger;$/;"	v
trigger	$UVM_HOME\base\uvm_event.svh	/^  virtual function void trigger (uvm_object data=null);$/;"	f
trigger	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  event trigger;$/;"	v
trigger_time	$UVM_HOME\base\uvm_event.svh	/^  local time       trigger_time=0;$/;"	v
triggered	$UVM_HOME\base\uvm_heartbeat.svh	/^    bit  triggered;$/;"	v
truncation	$UVM_HOME\base\uvm_printer.svh	/^  string truncation = "+"; $/;"	v
try_get	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit try_get( output TYPE arg); \\$/;"	f
try_get	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit try_get(output T t);$/;"	f
try_get	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit try_get( output T t );$/;"	f
try_get	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit try_get( output T2 t );$/;"	f
try_get	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit try_get (output TYPE arg); \\$/;"	f
try_next_item	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task try_next_item(output REQ req_arg); imp.try_next_item(req_arg); endtask \\$/;"	t
try_next_item	$UVM_HOME\seq\uvm_sequencer.svh	/^task uvm_sequencer::try_next_item(output REQ t);$/;"	t
try_next_item	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual task try_next_item(output T1 t);$/;"	t
try_peek	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit try_peek( output TYPE arg); \\$/;"	f
try_peek	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit try_peek(output T t);$/;"	f
try_peek	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit try_peek( output T t );$/;"	f
try_peek	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit try_peek( output T2 t );$/;"	f
try_peek	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit try_peek (output TYPE arg); \\$/;"	f
try_put	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function bit try_put( input TYPE arg); \\$/;"	f
try_put	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function bit try_put(T t);$/;"	f
try_put	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function bit try_put( input T t );$/;"	f
try_put	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function bit try_put( input T1 t );$/;"	f
try_put	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit try_put (TYPE arg); \\$/;"	f
try_put	$UVM_HOME\tlm1\uvm_tlm_imps.svh	/^  function bit try_put(input TYPE arg); \\$/;"	f
turn_off_auditing	$UVM_HOME\base\uvm_resource.svh	/^  static function void turn_off_auditing();$/;"	f
turn_off_tracing	$UVM_HOME\base\uvm_config_db.svh	/^  static function void turn_off_tracing();$/;"	f
turn_off_tracing	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void turn_off_tracing();$/;"	f
turn_on_auditing	$UVM_HOME\base\uvm_resource.svh	/^  static function void turn_on_auditing();$/;"	f
turn_on_tracing	$UVM_HOME\base\uvm_config_db.svh	/^  static function void turn_on_tracing();$/;"	f
turn_on_tracing	$UVM_HOME\base\uvm_resource_db.svh	/^  static function void turn_on_tracing();$/;"	f
tv	$UVM_HOME\base\uvm_packer.svh	/^      int unsigned tv; tv = v;$/;"	v
typ	$UVM_HOME\seq\uvm_sequence_library.svh	/^  string typ;$/;"	v
type_id	$UVM_HOME\base\uvm_objection.svh	/^  typedef uvm_object_registry#(uvm_objection,"uvm_objection") type_id;$/;"	e
type_id	$UVM_HOME\base\uvm_objection.svh	/^  typedef uvm_object_registry#(uvm_test_done_objection,"uvm_test_done") type_id;$/;"	e
type_id	$UVM_HOME\macros\uvm_object_defines.svh	/^   typedef uvm_component_registry #(T) type_id; \\$/;"	e
type_id	$UVM_HOME\macros\uvm_object_defines.svh	/^   typedef uvm_component_registry #(T,S) type_id; \\$/;"	e
type_id	$UVM_HOME\macros\uvm_object_defines.svh	/^   typedef uvm_component_registry #(T,`"S`") type_id; \\$/;"	e
type_id	$UVM_HOME\macros\uvm_object_defines.svh	/^   typedef uvm_object_registry #(T) type_id; \\$/;"	e
type_id	$UVM_HOME\macros\uvm_object_defines.svh	/^   typedef uvm_object_registry#(T,S) type_id; \\$/;"	e
type_id	$UVM_HOME\macros\uvm_object_defines.svh	/^   typedef uvm_object_registry#(T,`"S`") type_id; \\$/;"	e
type_name	$UVM_HOME\base\uvm_callback.svh	/^  static string type_name = "uvm_callback";$/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^                                              string  type_name, $/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^                                          string          type_name="");$/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^                                          string type_name,        $/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^                                      string type_name="");$/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^                                     string          type_name="");$/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^  bit type_name = 1;$/;"	v
type_name	$UVM_HOME\base\uvm_printer.svh	/^  string type_name;$/;"	v
type_name	$UVM_HOME\reg\uvm_reg_predictor.svh	/^  static string type_name = "";$/;"	v
type_name	$UVM_HOME\seq\uvm_sequence_base.svh	/^  static string type_name = "uvm_sequence_base";$/;"	v
type_width	$UVM_HOME\base\uvm_printer.svh	/^  int type_width = -1;$/;"	v
typename	$UVM_HOME\base\uvm_callback.svh	/^  static string typename;$/;"	v
ungrab	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void  ungrab(uvm_sequencer_base sequencer = null);$/;"	f
ungrab	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void  uvm_sequencer_base::ungrab(uvm_sequence_base sequence_ptr);$/;"	f
unlock	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void  unlock(uvm_sequencer_base sequencer = null);$/;"	f
unlock	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function void uvm_sequencer_base::unlock(uvm_sequence_base sequence_ptr);$/;"	f
unmapped	$UVM_HOME\reg\uvm_mem.svh	/^                                            bit            unmapped = 0);$/;"	v
unmapped	$UVM_HOME\reg\uvm_mem.svh	/^                                   bit unmapped = 0);$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg.svh	/^                                            bit            unmapped = 0);$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg.svh	/^                                   bit unmapped = 0);$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg_map.svh	/^                                                           bit unmapped);$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg_map.svh	/^                                            bit unmapped);$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg_map.svh	/^                                         bit               unmapped=0,$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg_map.svh	/^                                         bit            unmapped=0,$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg_map.svh	/^                                   bit unmapped=0,$/;"	v
unmapped	$UVM_HOME\reg\uvm_reg_map.svh	/^   bit                    unmapped;$/;"	v
unpack	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::unpack (ref    bit        bitstream [],$/;"	f
unpack_bytes	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::unpack_bytes (ref    byte unsigned bytestream [],$/;"	f
unpack_field	$UVM_HOME\base\uvm_packer.svh	/^function uvm_bitstream_t uvm_packer::unpack_field(int size);$/;"	f
unpack_field_int	$UVM_HOME\base\uvm_packer.svh	/^  extern virtual function logic[63:0] unpack_field_int (int size);$/;"	v
unpack_ints	$UVM_HOME\base\uvm_object.svh	/^function int uvm_object::unpack_ints (ref    int unsigned intstream [],$/;"	f
unpack_object	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::unpack_object(uvm_object value);$/;"	f
unpack_object_ext	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::unpack_object_ext(inout uvm_object value);$/;"	f
unpack_real	$UVM_HOME\base\uvm_packer.svh	/^function real uvm_packer::unpack_real();$/;"	f
unpack_string	$UVM_HOME\base\uvm_packer.svh	/^function string uvm_packer::unpack_string(int num_chars=-1);$/;"	f
unpack_time	$UVM_HOME\base\uvm_packer.svh	/^function time uvm_packer::unpack_time();$/;"	f
unset_arg	$UVM_HOME\base\uvm_misc.svh	/^  function void unset_arg (string arg);$/;"	f
unsigned	$UVM_HOME\base\uvm_component.svh	/^function int unsigned uvm_component::get_depth();$/;"	f
unsigned	$UVM_HOME\base\uvm_misc.svh	/^function int unsigned uvm_create_random_seed ( string type_id, string inst_id="" );$/;"	f
unsigned	$UVM_HOME\base\uvm_misc.svh	/^function int unsigned uvm_oneway_hash ( string string_in, int unsigned seed=0 );$/;"	f
unsigned	$UVM_HOME\base\uvm_packer.svh	/^      byte unsigned tb; tb = b;$/;"	v
unsigned	$UVM_HOME\base\uvm_packer.svh	/^  byte unsigned b;$/;"	v
unsigned	$UVM_HOME\base\uvm_packer.svh	/^function bit unsigned uvm_packer::get_bit(int unsigned index);$/;"	f
unsigned	$UVM_HOME\base\uvm_packer.svh	/^function byte unsigned uvm_packer::get_byte(int unsigned index);$/;"	f
unsigned	$UVM_HOME\base\uvm_packer.svh	/^function int unsigned uvm_packer::get_int(int unsigned index);$/;"	f
unsigned	$UVM_HOME\base\uvm_phase.svh	/^  function int unsigned get_ready_to_end_count();$/;"	f
unsigned	$UVM_HOME\reg\uvm_mem.svh	/^function int unsigned uvm_mem::get_max_size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_mem.svh	/^function int unsigned uvm_mem::get_n_bits();$/;"	f
unsigned	$UVM_HOME\reg\uvm_mem.svh	/^function int unsigned uvm_mem::get_n_bytes();$/;"	f
unsigned	$UVM_HOME\reg\uvm_mem.svh	/^function longint unsigned uvm_mem::get_size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_mem_mam.svh	/^function int unsigned uvm_mem_region::get_len();$/;"	f
unsigned	$UVM_HOME\reg\uvm_mem_mam.svh	/^function int unsigned uvm_mem_region::get_n_bytes();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg.svh	/^function int unsigned uvm_reg::get_max_size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg.svh	/^function int unsigned uvm_reg::get_n_bits();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg.svh	/^function int unsigned uvm_reg::get_n_bytes();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_field.svh	/^function int unsigned uvm_reg_field::get_lsb_pos();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_field.svh	/^function int unsigned uvm_reg_field::get_max_size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_field.svh	/^function int unsigned uvm_reg_field::get_n_bits();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    function int unsigned capacity();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    function int unsigned size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_addr_unit_bytes();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_n_bytes(uvm_hier_e hier=UVM_HIER);$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  logic unsigned [`UVM_REG_ADDR_WIDTH-1:0]  uvm_reg_addr_logic_t ;$/;"	v
unsigned	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  logic unsigned [`UVM_REG_DATA_WIDTH-1:0]  uvm_reg_data_logic_t ;$/;"	v
unsigned	$UVM_HOME\reg\uvm_vreg.svh	/^function int unsigned uvm_vreg::get_incr();$/;"	f
unsigned	$UVM_HOME\reg\uvm_vreg.svh	/^function int unsigned uvm_vreg::get_n_bytes();$/;"	f
unsigned	$UVM_HOME\reg\uvm_vreg.svh	/^function int unsigned uvm_vreg::get_n_memlocs();$/;"	f
unsigned	$UVM_HOME\reg\uvm_vreg.svh	/^function int unsigned uvm_vreg::get_size();$/;"	f
unsigned	$UVM_HOME\reg\uvm_vreg_field.svh	/^function int unsigned uvm_vreg_field::get_lsb_pos_in_register();$/;"	f
unsigned	$UVM_HOME\reg\uvm_vreg_field.svh	/^function int unsigned uvm_vreg_field::get_n_bits();$/;"	f
unsigned	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^function int unsigned get_count();$/;"	f
unsigned	$UVM_HOME\seq\uvm_sequence_library.svh	/^function int unsigned uvm_sequence_library::select_sequence(int unsigned max);$/;"	f
unsigned	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function int unsigned uvm_sequencer_param_base::get_num_last_reqs();$/;"	f
unsigned	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^function int unsigned uvm_sequencer_param_base::get_num_last_rsps();$/;"	f
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^        byte unsigned lhs_be, rhs_be;$/;"	v
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^    byte unsigned be;$/;"	v
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   rand byte unsigned             m_data[];$/;"	v
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^   rand byte unsigned          m_byte_enable[];$/;"	v
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function int unsigned get_byte_enable_length();$/;"	f
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function int unsigned get_data_length();$/;"	f
unsigned	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^  virtual function int unsigned get_streaming_width();$/;"	f
unsigned_radix	$UVM_HOME\base\uvm_printer.svh	/^  string unsigned_radix = "'d";$/;"	v
unsync	$UVM_HOME\base\uvm_phase.svh	/^function void uvm_phase::unsync(uvm_domain target,$/;"	f
up	$UVM_HOME\base\uvm_misc.svh	/^  function void up (byte separator =".");$/;"	f
up_element	$UVM_HOME\base\uvm_misc.svh	/^  function void up_element ();$/;"	f
update	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::update(output uvm_status_e      status,$/;"	t
update	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::update(output uvm_status_e  status,$/;"	t
update	$UVM_HOME\reg\uvm_reg_fifo.svh	/^    virtual task update(output uvm_status_e      status,$/;"	t
update	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task update(output uvm_status_e      status,$/;"	t
update_reg	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task update_reg(input  uvm_reg           rg,$/;"	t
use_metadata	$UVM_HOME\base\uvm_packer.svh	/^  bit use_metadata;$/;"	v
use_response_handler	$UVM_HOME\seq\uvm_sequence_base.svh	/^  function void use_response_handler(bit enable);$/;"	f
use_uvm_seeding	$UVM_HOME\base\uvm_object.svh	/^  static bit use_uvm_seeding = 1;$/;"	v
used	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^  virtual function int used();$/;"	f
used	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  virtual function int used();$/;"	f
user_format	$UVM_HOME\base\uvm_printer.svh	/^  string user_format;$/;"	v
user_priority_arbitration	$UVM_HOME\seq\uvm_sequencer_base.svh	/^function integer uvm_sequencer_base::user_priority_arbitration(integer avail_sequences[$]);$/;"	f
user_selection	$UVM_HOME\seq\uvm_sequence_library.svh	/^          int user_selection;$/;"	v
uvm_aa_string_key	$UVM_HOME\base\uvm_object_globals.svh	/^string uvm_aa_string_key;$/;"	v
uvm_access_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_access_e;$/;"	e
uvm_action	$UVM_HOME\base\uvm_object_globals.svh	/^typedef int uvm_action;$/;"	e
uvm_action_type	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_action_type;$/;"	e
uvm_active_passive_enum	$UVM_HOME\base\uvm_object_globals.svh	/^typedef enum bit { UVM_PASSIVE=0, UVM_ACTIVE=1 } uvm_active_passive_enum;$/;"	e
uvm_agent	$UVM_HOME\comps\uvm_agent.svh	/^virtual class uvm_agent extends uvm_component;$/;"	c
uvm_algorithmic_comparator	$UVM_HOME\comps\uvm_algorithmic_comparator.svh	/^class uvm_algorithmic_comparator #( type BEFORE=int,$/;"	c
uvm_analysis_export	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^class uvm_analysis_export #(type T=int)$/;"	c
uvm_analysis_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_analysis_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_analysis_imp	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^class uvm_analysis_imp #(type T=int, type IMP=int)$/;"	c
uvm_analysis_port	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^class uvm_analysis_port # (type T = int)$/;"	c
uvm_apprepend	$UVM_HOME\base\uvm_misc.svh	/^typedef enum {UVM_APPEND, UVM_PREPEND} uvm_apprepend;$/;"	e
uvm_barrier	$UVM_HOME\base\uvm_barrier.svh	/^class uvm_barrier extends uvm_object;$/;"	c
uvm_barrier	$UVM_HOME\base\uvm_pool.svh	/^typedef class uvm_barrier;$/;"	e
uvm_barrier_pool	$UVM_HOME\base\uvm_pool.svh	/^typedef uvm_object_string_pool #(uvm_barrier) uvm_barrier_pool;$/;"	e
uvm_bit_rsrc	$UVM_HOME\base\uvm_resource_specializations.svh	/^class uvm_bit_rsrc #(int unsigned N=1) extends uvm_resource #(bit[N-1:0]);$/;"	c
uvm_bits_to_string	$UVM_HOME\base\uvm_globals.svh	/^function string uvm_bits_to_string(logic [UVM_LARGE_STRING:0] str);$/;"	f
uvm_bitstream_t	$UVM_HOME\base\uvm_object_globals.svh	/^typedef logic signed [UVM_STREAMBITS-1:0] uvm_bitstream_t;$/;"	e
uvm_blocking_get_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_get_export #(type T=int)$/;"	c
uvm_blocking_get_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_get_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_blocking_get_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_get_imp #(type T=int, type IMP=int)$/;"	c
uvm_blocking_get_peek_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_get_peek_export #(type T=int)$/;"	c
uvm_blocking_get_peek_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_get_peek_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_blocking_get_peek_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_get_peek_imp #(type T=int, type IMP=int)$/;"	c
uvm_blocking_get_peek_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_get_peek_port #(type T=int)$/;"	c
uvm_blocking_get_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_get_port #(type T=int)$/;"	c
uvm_blocking_master_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_master_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_blocking_master_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_master_imp``SFX #(type REQ=int, type RSP=int, type IMP=int, \\$/;"	c
uvm_blocking_master_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c
uvm_blocking_master_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_master_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_blocking_peek_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_peek_export #(type T=int)$/;"	c
uvm_blocking_peek_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_peek_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_blocking_peek_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_peek_imp #(type T=int, type IMP=int)$/;"	c
uvm_blocking_peek_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_peek_port #(type T=int)$/;"	c
uvm_blocking_put_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_put_export #(type T=int)$/;"	c
uvm_blocking_put_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_put_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_blocking_put_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_put_imp #(type T=int, type IMP=int)$/;"	c
uvm_blocking_put_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_put_port #(type T=int)$/;"	c
uvm_blocking_slave_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_blocking_slave_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_slave_imp``SFX #(type REQ=int, type RSP=int, type IMP=int, \\$/;"	c
uvm_blocking_slave_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c
uvm_blocking_slave_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_blocking_transport_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_blocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_blocking_transport_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_blocking_transport_imp``SFX #(type REQ=int, type RSP=int, type IMP=int) \\$/;"	c
uvm_blocking_transport_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_blocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c
uvm_blocking_transport_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_blocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_bogus_class	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^  class uvm_bogus_class extends uvm::uvm_sequence;\\$/;"	c
uvm_bottomup_phase	$UVM_HOME\base\uvm_bottomup_phase.svh	/^virtual class uvm_bottomup_phase extends uvm_phase;$/;"	c
uvm_build_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_build_phase extends uvm_topdown_phase;$/;"	c
uvm_build_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_build_phase;$/;"	e
uvm_built_in_clone	$UVM_HOME\comps\uvm_policies.svh	/^class uvm_built_in_clone #(type T=int);$/;"	c
uvm_built_in_comp	$UVM_HOME\comps\uvm_policies.svh	/^class uvm_built_in_comp #(type T=int);$/;"	c
uvm_built_in_converter	$UVM_HOME\comps\uvm_policies.svh	/^class uvm_built_in_converter #(type T=int);$/;"	c
uvm_built_in_pair	$UVM_HOME\comps\uvm_pair.svh	/^class uvm_built_in_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	c
uvm_byte_rsrc	$UVM_HOME\base\uvm_resource_specializations.svh	/^class uvm_byte_rsrc #(int unsigned N=1) extends uvm_resource #(bit[7:0][N-1:0]);$/;"	c
uvm_callback	$UVM_HOME\base\uvm_callback.svh	/^class uvm_callback extends uvm_object;$/;"	c
uvm_callback	$UVM_HOME\base\uvm_callback.svh	/^typedef class uvm_callback;$/;"	e
uvm_callback_iter	$UVM_HOME\base\uvm_callback.svh	/^class uvm_callback_iter#(type T = uvm_object, type CB = uvm_callback);$/;"	c
uvm_callbacks	$UVM_HOME\base\uvm_callback.svh	/^class uvm_callbacks #(type T=uvm_object, type CB=uvm_callback)$/;"	c
uvm_callbacks_base	$UVM_HOME\base\uvm_callback.svh	/^class uvm_callbacks_base extends uvm_object;$/;"	c
uvm_callbacks_base	$UVM_HOME\base\uvm_callback.svh	/^typedef class uvm_callbacks_base;$/;"	e
uvm_callbacks_objection	$UVM_HOME\base\uvm_objection.svh	/^class uvm_callbacks_objection extends uvm_objection;$/;"	c
uvm_callbacks_objection	$UVM_HOME\base\uvm_objection.svh	/^typedef class uvm_callbacks_objection;$/;"	e
uvm_cdn_copyright	$UVM_HOME\base\uvm_version.svh	/^parameter string uvm_cdn_copyright  = "(C) 2007-2013 Cadence Design Systems, Inc.";$/;"	a
uvm_check_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_check_e;$/;"	e
uvm_check_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_check_phase extends uvm_bottomup_phase;$/;"	c
uvm_check_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_check_phase;$/;"	e
uvm_class_clone	$UVM_HOME\comps\uvm_policies.svh	/^class uvm_class_clone #(type T=int);$/;"	c
uvm_class_comp	$UVM_HOME\comps\uvm_policies.svh	/^class uvm_class_comp #(type T=int);$/;"	c
uvm_class_converter	$UVM_HOME\comps\uvm_policies.svh	/^class uvm_class_converter #(type T=int);$/;"	c
uvm_class_pair	$UVM_HOME\comps\uvm_pair.svh	/^class uvm_class_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	c
uvm_cmd_line_verb	$UVM_HOME\base\uvm_cmdline_processor.svh	/^class uvm_cmd_line_verb;$/;"	c
uvm_cmdline_processor	$UVM_HOME\base\uvm_base.svh	/^  typedef class uvm_cmdline_processor;$/;"	e
uvm_cmdline_processor	$UVM_HOME\base\uvm_cmdline_processor.svh	/^class uvm_cmdline_processor extends uvm_report_object;$/;"	c
uvm_cmdline_processor	$UVM_HOME\base\uvm_component.svh	/^typedef class uvm_cmdline_processor;$/;"	e
uvm_cmdline_processor	$UVM_HOME\base\uvm_objection.svh	/^typedef class uvm_cmdline_processor;$/;"	e
uvm_cmdline_processor	$UVM_HOME\base\uvm_phase.svh	/^typedef class uvm_cmdline_processor;$/;"	e
uvm_cmdline_processor	$UVM_HOME\base\uvm_resource_db.svh	/^typedef class uvm_cmdline_processor;$/;"	e
uvm_cmdline_processor	$UVM_HOME\base\uvm_root.svh	/^typedef class uvm_cmdline_processor;$/;"	e
uvm_comparer	$UVM_HOME\base\uvm_comparer.svh	/^class uvm_comparer;$/;"	c
uvm_comparer	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_comparer;$/;"	e
uvm_component	$UVM_HOME\base\uvm_component.svh	/^virtual class uvm_component extends uvm_report_object;$/;"	c
uvm_component	$UVM_HOME\base\uvm_factory.svh	/^typedef class uvm_component;$/;"	e
uvm_component	$UVM_HOME\base\uvm_misc.svh	/^typedef class uvm_component;$/;"	e
uvm_component	$UVM_HOME\base\uvm_object.svh	/^typedef class uvm_component;$/;"	e
uvm_component	$UVM_HOME\base\uvm_report_object.svh	/^typedef class uvm_component;$/;"	e
uvm_component	$UVM_HOME\base\uvm_transaction.svh	/^typedef class uvm_component;$/;"	e
uvm_component_registry	$UVM_HOME\base\uvm_registry.svh	/^class uvm_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	c
uvm_config_db	$UVM_HOME\base\uvm_config_db.svh	/^class uvm_config_db#(type T=int) extends uvm_resource_db#(T);$/;"	c
uvm_config_db_options	$UVM_HOME\base\uvm_config_db.svh	/^class uvm_config_db_options;$/;"	c
uvm_config_db_options	$UVM_HOME\base\uvm_config_db.svh	/^typedef class uvm_config_db_options;$/;"	e
uvm_config_int	$UVM_HOME\base\uvm_component.svh	/^typedef uvm_config_db#(uvm_bitstream_t) uvm_config_int;$/;"	e
uvm_config_object	$UVM_HOME\base\uvm_component.svh	/^typedef uvm_config_db#(uvm_object) uvm_config_object;$/;"	e
uvm_config_object_wrapper	$UVM_HOME\base\uvm_component.svh	/^class uvm_config_object_wrapper;$/;"	c
uvm_config_seq	$UVM_HOME\seq\uvm_sequencer_base.svh	/^typedef uvm_config_db#(uvm_sequence_base) uvm_config_seq;$/;"	e
uvm_config_string	$UVM_HOME\base\uvm_component.svh	/^typedef uvm_config_db#(string) uvm_config_string;$/;"	e
uvm_config_wrapper	$UVM_HOME\base\uvm_config_db.svh	/^typedef uvm_config_db#(uvm_object_wrapper) uvm_config_wrapper;$/;"	e
uvm_configure_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_configure_phase;$/;"	e
uvm_configure_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_configure_phase extends uvm_task_phase; $/;"	c
uvm_connect_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_connect_phase extends uvm_bottomup_phase;$/;"	c
uvm_connect_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_connect_phase;$/;"	e
uvm_copy_map	$UVM_HOME\base\uvm_misc.svh	/^class uvm_copy_map;$/;"	c
uvm_coverage_model_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_coverage_model_e;$/;"	e
uvm_cy_copyright	$UVM_HOME\base\uvm_version.svh	/^parameter string uvm_cy_copyright   = "(C) 2011-2013 Cypress Semiconductor Corp.";$/;"	a
uvm_default_driver_type	$UVM_HOME\seq\uvm_seq.svh	/^typedef uvm_driver    #(uvm_sequence_item, uvm_sequence_item) uvm_default_driver_type;$/;"	e
uvm_default_sequence_type	$UVM_HOME\seq\uvm_seq.svh	/^typedef uvm_sequence  #(uvm_sequence_item, uvm_sequence_item) uvm_default_sequence_type;$/;"	e
uvm_default_sequencer_param_type	$UVM_HOME\seq\uvm_seq.svh	/^typedef uvm_sequencer_param_base #(uvm_sequence_item, uvm_sequence_item) uvm_default_sequencer_param_type;$/;"	e
uvm_default_sequencer_type	$UVM_HOME\seq\uvm_seq.svh	/^typedef uvm_sequencer #(uvm_sequence_item, uvm_sequence_item) uvm_default_sequencer_type;$/;"	e
uvm_derived_callbacks	$UVM_HOME\base\uvm_callback.svh	/^class uvm_derived_callbacks#(type T=uvm_object, type ST=uvm_object, type CB=uvm_callback)$/;"	c
uvm_domain	$UVM_HOME\base\uvm_domain.svh	/^class uvm_domain extends uvm_phase;$/;"	c
uvm_domain	$UVM_HOME\base\uvm_phase.svh	/^typedef class uvm_domain;$/;"	e
uvm_dpi_get_next_arg	$UVM_HOME\dpi\uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_next_arg();$/;"	f
uvm_dpi_get_tool_name	$UVM_HOME\dpi\uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_tool_name();$/;"	f
uvm_dpi_get_tool_version	$UVM_HOME\dpi\uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_tool_version();$/;"	f
uvm_driver	$UVM_HOME\comps\uvm_driver.svh	/^class uvm_driver #(type REQ=uvm_sequence_item,$/;"	c
uvm_dump_re_cache	$UVM_HOME\dpi\uvm_regex.svh	/^function void uvm_dump_re_cache();$/;"	f
uvm_elem_kind_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_elem_kind_e;$/;"	e
uvm_end_of_elaboration_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_end_of_elaboration_phase extends uvm_bottomup_phase;$/;"	c
uvm_end_of_elaboration_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_end_of_elaboration_phase;$/;"	e
uvm_endianness_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_endianness_e;$/;"	e
uvm_env	$UVM_HOME\base\uvm_report_object.svh	/^typedef class uvm_env;$/;"	e
uvm_env	$UVM_HOME\comps\uvm_env.svh	/^virtual class uvm_env extends uvm_component;$/;"	c
uvm_event	$UVM_HOME\base\uvm_event.svh	/^class uvm_event extends uvm_object;$/;"	c
uvm_event	$UVM_HOME\base\uvm_event_callback.svh	/^typedef class uvm_event;$/;"	e
uvm_event	$UVM_HOME\base\uvm_pool.svh	/^typedef class uvm_event;$/;"	e
uvm_event	$UVM_HOME\base\uvm_transaction.svh	/^typedef class uvm_event;$/;"	e
uvm_event_callback	$UVM_HOME\base\uvm_event_callback.svh	/^virtual class uvm_event_callback extends uvm_object;$/;"	c
uvm_event_pool	$UVM_HOME\base\uvm_pool.svh	/^typedef uvm_object_string_pool #(uvm_event) uvm_event_pool;$/;"	e
uvm_event_pool	$UVM_HOME\base\uvm_transaction.svh	/^typedef class uvm_event_pool;$/;"	e
uvm_exhaustive_sequence	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^class uvm_exhaustive_sequence extends uvm_sequence #(uvm_sequence_item);$/;"	c
uvm_extract_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_extract_phase extends uvm_bottomup_phase;$/;"	c
uvm_extract_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_extract_phase;$/;"	e
uvm_factory	$UVM_HOME\base\uvm_factory.svh	/^class uvm_factory;$/;"	c
uvm_factory_override	$UVM_HOME\base\uvm_factory.svh	/^class uvm_factory_override;$/;"	c
uvm_factory_override	$UVM_HOME\base\uvm_factory.svh	/^typedef class uvm_factory_override;$/;"	e
uvm_factory_queue_class	$UVM_HOME\base\uvm_factory.svh	/^class uvm_factory_queue_class;$/;"	c
uvm_final_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_final_phase extends uvm_topdown_phase;$/;"	c
uvm_final_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_final_phase;$/;"	e
uvm_get_array_index_int	$UVM_HOME\base\uvm_misc.svh	/^function int uvm_get_array_index_int(string arg, output bit is_wildcard);$/;"	f
uvm_get_array_index_string	$UVM_HOME\base\uvm_misc.svh	/^function string uvm_get_array_index_string(string arg, output bit is_wildcard);$/;"	f
uvm_get_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_get_export #(type T=int)$/;"	c
uvm_get_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_get_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_get_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_get_imp #(type T=int, type IMP=int)$/;"	c
uvm_get_max_verbosity	$UVM_HOME\base\uvm_report_object.svh	/^  function int uvm_get_max_verbosity();$/;"	f
uvm_get_peek_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_get_peek_export #(type T=int)$/;"	c
uvm_get_peek_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_get_peek_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_get_peek_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_get_peek_imp #(type T=int, type IMP=int)$/;"	c
uvm_get_peek_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_get_peek_port #(type T=int)$/;"	c
uvm_get_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_get_port #(type T=int)$/;"	c
uvm_glob_to_re	$UVM_HOME\dpi\uvm_regex.svh	/^function string uvm_glob_to_re(string glob);$/;"	f
uvm_global_random_seed	$UVM_HOME\base\uvm_misc.svh	/^int unsigned uvm_global_random_seed = $urandom;$/;"	v
uvm_hdl_check_path	$UVM_HOME\dpi\uvm_hdl.svh	/^  function int uvm_hdl_check_path(string path);$/;"	f
uvm_hdl_data_t	$UVM_HOME\dpi\uvm_hdl.svh	/^typedef logic [UVM_HDL_MAX_WIDTH-1:0] uvm_hdl_data_t;$/;"	e
uvm_hdl_data_t	$UVM_HOME\dpi\uvm_hdl.svh	/^typedef logic [UVM_HDL_MAX_WIDTH-1:0] uvm_hdl_data_t;$/;"	v
uvm_hdl_deposit	$UVM_HOME\dpi\uvm_hdl.svh	/^  function int uvm_hdl_deposit(string path, uvm_hdl_data_t value);$/;"	f
uvm_hdl_force	$UVM_HOME\dpi\uvm_hdl.svh	/^  function int uvm_hdl_force(string path, uvm_hdl_data_t value);$/;"	f
uvm_hdl_force_time	$UVM_HOME\dpi\uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time=0);$/;"	t
uvm_hdl_path_concat	$UVM_HOME\reg\uvm_reg_model.svh	/^class uvm_hdl_path_concat;$/;"	c
uvm_hdl_path_slice	$UVM_HOME\reg\uvm_reg_model.svh	/^} uvm_hdl_path_slice;$/;"	e
uvm_hdl_read	$UVM_HOME\dpi\uvm_hdl.svh	/^  function int uvm_hdl_read(string path, output uvm_hdl_data_t value);$/;"	f
uvm_hdl_release	$UVM_HOME\dpi\uvm_hdl.svh	/^  function int uvm_hdl_release(string path, output uvm_hdl_data_t value);$/;"	f
uvm_heartbeat	$UVM_HOME\base\uvm_heartbeat.svh	/^class uvm_heartbeat extends uvm_object;$/;"	c
uvm_heartbeat_callback	$UVM_HOME\base\uvm_heartbeat.svh	/^class uvm_heartbeat_callback extends uvm_objection_callback;$/;"	c
uvm_heartbeat_callback	$UVM_HOME\base\uvm_heartbeat.svh	/^typedef class uvm_heartbeat_callback;$/;"	e
uvm_heartbeat_cbs_t	$UVM_HOME\base\uvm_heartbeat.svh	/^typedef uvm_callbacks #(uvm_callbacks_objection,uvm_heartbeat_callback) uvm_heartbeat_cbs_t;$/;"	e
uvm_heartbeat_modes	$UVM_HOME\base\uvm_heartbeat.svh	/^} uvm_heartbeat_modes;$/;"	e
uvm_hier_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_hier_e;$/;"	e
uvm_id_actions_array	$UVM_HOME\base\uvm_report_handler.svh	/^typedef uvm_pool#(string, uvm_action) uvm_id_actions_array;$/;"	e
uvm_id_file_array	$UVM_HOME\base\uvm_report_handler.svh	/^typedef uvm_pool#(string, UVM_FILE) uvm_id_file_array;$/;"	e
uvm_id_verbosities_array	$UVM_HOME\base\uvm_report_handler.svh	/^typedef uvm_pool#(string, int) uvm_id_verbosities_array;$/;"	e
uvm_in_order_built_in_comparator	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^class uvm_in_order_built_in_comparator #(type T=int)$/;"	c
uvm_in_order_class_comparator	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^class uvm_in_order_class_comparator #( type T = int )$/;"	c
uvm_in_order_comparator	$UVM_HOME\comps\uvm_in_order_comparator.svh	/^class uvm_in_order_comparator $/;"	c
uvm_instance_scope	$UVM_HOME\base\uvm_misc.svh	/^function string uvm_instance_scope();$/;"	f
uvm_int_rsrc	$UVM_HOME\base\uvm_resource_specializations.svh	/^class uvm_int_rsrc extends uvm_resource #(int);$/;"	c
uvm_is_array	$UVM_HOME\base\uvm_misc.svh	/^function bit uvm_is_array(string arg);$/;"	f
uvm_is_match	$UVM_HOME\base\uvm_globals.svh	/^function bit uvm_is_match (string expr, string str);$/;"	f
uvm_leaf_scope	$UVM_HOME\base\uvm_misc.svh	/^function string uvm_leaf_scope (string full_name, byte scope_separator = ".");$/;"	f
uvm_line_printer	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_line_printer;$/;"	e
uvm_line_printer	$UVM_HOME\base\uvm_printer.svh	/^class uvm_line_printer extends uvm_tree_printer;$/;"	c
uvm_main_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_main_phase;$/;"	e
uvm_main_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_main_phase extends uvm_task_phase; $/;"	c
uvm_master_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_master_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_master_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_master_imp``SFX #(type REQ=int, type RSP=int, type IMP=int, \\$/;"	c
uvm_master_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c
uvm_master_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_master_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_mem	$UVM_HOME\reg\uvm_mem.svh	/^class uvm_mem extends uvm_object;$/;"	c
uvm_mem	$UVM_HOME\reg\uvm_mem_mam.svh	/^typedef class uvm_mem;$/;"	e
uvm_mem	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef class uvm_mem;$/;"	e
uvm_mem	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_mem;$/;"	e
uvm_mem_access_seq	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^class uvm_mem_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_mem_access_seq	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^typedef class uvm_mem_access_seq;$/;"	e
uvm_mem_cb	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_mem, uvm_reg_cbs) uvm_mem_cb;$/;"	e
uvm_mem_cb_iter	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_mem, uvm_reg_cbs) uvm_mem_cb_iter;$/;"	e
uvm_mem_mam	$UVM_HOME\reg\uvm_mem_mam.svh	/^class uvm_mem_mam;$/;"	c
uvm_mem_mam	$UVM_HOME\reg\uvm_vreg.svh	/^typedef class uvm_mem_mam;$/;"	e
uvm_mem_mam_cfg	$UVM_HOME\reg\uvm_mem_mam.svh	/^class uvm_mem_mam_cfg;$/;"	c
uvm_mem_mam_cfg	$UVM_HOME\reg\uvm_mem_mam.svh	/^typedef class uvm_mem_mam_cfg;$/;"	e
uvm_mem_mam_policy	$UVM_HOME\reg\uvm_mem_mam.svh	/^class uvm_mem_mam_policy;$/;"	c
uvm_mem_mam_policy	$UVM_HOME\reg\uvm_mem_mam.svh	/^typedef class uvm_mem_mam_policy;$/;"	e
uvm_mem_region	$UVM_HOME\reg\uvm_mem_mam.svh	/^class uvm_mem_region;$/;"	c
uvm_mem_region	$UVM_HOME\reg\uvm_mem_mam.svh	/^typedef class uvm_mem_region;$/;"	e
uvm_mem_region	$UVM_HOME\reg\uvm_vreg.svh	/^typedef class uvm_mem_region;$/;"	e
uvm_mem_shared_access_seq	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^class uvm_mem_shared_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_mem_single_access_seq	$UVM_HOME\reg\sequences\uvm_mem_access_seq.svh	/^class uvm_mem_single_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_mem_single_walk_seq	$UVM_HOME\reg\sequences\uvm_mem_walk_seq.svh	/^class uvm_mem_single_walk_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_mem_walk_seq	$UVM_HOME\reg\sequences\uvm_mem_walk_seq.svh	/^class uvm_mem_walk_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_mgc_copyright	$UVM_HOME\base\uvm_version.svh	/^parameter string uvm_mgc_copyright  = "(C) 2007-2013 Mentor Graphics Corporation";$/;"	a
uvm_monitor	$UVM_HOME\comps\uvm_monitor.svh	/^virtual class uvm_monitor extends uvm_component;$/;"	c
uvm_nonblocking_get_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_get_export #(type T=int)$/;"	c
uvm_nonblocking_get_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_get_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_nonblocking_get_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_get_imp #(type T=int, type IMP=int)$/;"	c
uvm_nonblocking_get_peek_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_get_peek_export #(type T=int)$/;"	c
uvm_nonblocking_get_peek_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_get_peek_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_nonblocking_get_peek_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_get_peek_imp #(type T=int, type IMP=int)$/;"	c
uvm_nonblocking_get_peek_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_get_peek_port #(type T=int)$/;"	c
uvm_nonblocking_get_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_get_port #(type T=int)$/;"	c
uvm_nonblocking_master_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_master_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_nonblocking_master_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_master_imp``SFX #(type REQ=int, type RSP=int, type IMP=int, \\$/;"	c
uvm_nonblocking_master_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c
uvm_nonblocking_master_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_master_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_nonblocking_peek_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_peek_export #(type T=int)$/;"	c
uvm_nonblocking_peek_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_peek_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_nonblocking_peek_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_peek_imp #(type T=int, type IMP=int)$/;"	c
uvm_nonblocking_peek_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_peek_port #(type T=int)$/;"	c
uvm_nonblocking_put_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_put_export #(type T=int)$/;"	c
uvm_nonblocking_put_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_put_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_nonblocking_put_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_put_imp #(type T=int, type IMP=int)$/;"	c
uvm_nonblocking_put_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_put_port #(type T=int)$/;"	c
uvm_nonblocking_slave_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_nonblocking_slave_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_slave_imp``SFX #(type REQ=int, type RSP=int, type IMP=int, \\$/;"	c
uvm_nonblocking_slave_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c
uvm_nonblocking_slave_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_nonblocking_transport_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_nonblocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_nonblocking_transport_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_nonblocking_transport_imp``SFX #(type REQ=int, type RSP=int, type IMP=int) \\$/;"	c
uvm_nonblocking_transport_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_nonblocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c
uvm_nonblocking_transport_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_nonblocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_obj_rsrc	$UVM_HOME\base\uvm_resource_specializations.svh	/^class uvm_obj_rsrc extends uvm_resource #(uvm_object);$/;"	c
uvm_object	$UVM_HOME\base\uvm_event_callback.svh	/^typedef class uvm_object;$/;"	e
uvm_object	$UVM_HOME\base\uvm_factory.svh	/^typedef class uvm_object;$/;"	e
uvm_object	$UVM_HOME\base\uvm_misc.svh	/^typedef class uvm_object;$/;"	e
uvm_object	$UVM_HOME\base\uvm_object.svh	/^virtual class uvm_object extends uvm_void;$/;"	c
uvm_object_registry	$UVM_HOME\base\uvm_registry.svh	/^class uvm_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	c
uvm_object_string_pool	$UVM_HOME\base\uvm_pool.svh	/^class uvm_object_string_pool #(type T=uvm_object) extends uvm_pool #(string,T);$/;"	c
uvm_object_value_str	$UVM_HOME\base\uvm_misc.svh	/^function string uvm_object_value_str(uvm_object v);$/;"	f
uvm_object_wrapper	$UVM_HOME\base\uvm_factory.svh	/^typedef class uvm_object_wrapper;$/;"	e
uvm_object_wrapper	$UVM_HOME\base\uvm_factory.svh	/^virtual class uvm_object_wrapper;$/;"	c
uvm_object_wrapper	$UVM_HOME\base\uvm_object.svh	/^typedef class uvm_object_wrapper;$/;"	e
uvm_objection	$UVM_HOME\base\uvm_component.svh	/^typedef class uvm_objection;$/;"	e
uvm_objection	$UVM_HOME\base\uvm_object.svh	/^typedef class uvm_objection;$/;"	e
uvm_objection	$UVM_HOME\base\uvm_objection.svh	/^class uvm_objection extends uvm_report_object;$/;"	c
uvm_objection	$UVM_HOME\base\uvm_objection.svh	/^typedef class uvm_objection;$/;"	e
uvm_objection_callback	$UVM_HOME\base\uvm_heartbeat.svh	/^typedef class uvm_objection_callback;$/;"	e
uvm_objection_callback	$UVM_HOME\base\uvm_objection.svh	/^class uvm_objection_callback extends uvm_callback;$/;"	c
uvm_objection_callback	$UVM_HOME\base\uvm_objection.svh	/^typedef class uvm_objection_callback;$/;"	e
uvm_objection_cbs_t	$UVM_HOME\base\uvm_objection.svh	/^typedef uvm_callbacks #(uvm_objection,uvm_objection_callback) uvm_objection_cbs_t;$/;"	e
uvm_objection_context_object	$UVM_HOME\base\uvm_objection.svh	/^class uvm_objection_context_object;$/;"	c
uvm_objection_context_object	$UVM_HOME\base\uvm_objection.svh	/^typedef class uvm_objection_context_object;$/;"	e
uvm_objection_event	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_objection_event;$/;"	e
uvm_objection_events	$UVM_HOME\base\uvm_objection.svh	/^class uvm_objection_events;$/;"	c
uvm_pack_bitstream_t	$UVM_HOME\base\uvm_packer.svh	/^typedef bit signed [(`UVM_PACKER_MAX_BYTES*8)-1:0] uvm_pack_bitstream_t;$/;"	e
uvm_packer	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_packer;$/;"	e
uvm_packer	$UVM_HOME\base\uvm_packer.svh	/^class uvm_packer;$/;"	c
uvm_packer	$UVM_HOME\base\uvm_packer.svh	/^function logic[63:0] uvm_packer::unpack_field_int(int size);$/;"	v
uvm_path_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_path_e;$/;"	e
uvm_peek_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_peek_export #(type T=int)$/;"	c
uvm_peek_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_peek_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_peek_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_peek_imp #(type T=int, type IMP=int)$/;"	c
uvm_peek_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_peek_port #(type T=int)$/;"	c
uvm_phase	$UVM_HOME\base\uvm_config_db.svh	/^typedef class uvm_phase;$/;"	e
uvm_phase	$UVM_HOME\base\uvm_phase.svh	/^class uvm_phase extends uvm_object;$/;"	c
uvm_phase_state	$UVM_HOME\base\uvm_object_globals.svh	/^                  } uvm_phase_state;$/;"	e
uvm_phase_transition	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_phase_transition;$/;"	e
uvm_phase_type	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_phase_type;$/;"	e
uvm_pool	$UVM_HOME\base\uvm_pool.svh	/^class uvm_pool #(type KEY=int, T=uvm_void) extends uvm_object;$/;"	c
uvm_port_base	$UVM_HOME\base\uvm_port_base.svh	/^  function uvm_port_base #(IF) get_if(int index=0);$/;"	f
uvm_port_base	$UVM_HOME\base\uvm_port_base.svh	/^virtual class uvm_port_base #(type IF=uvm_void) extends IF;$/;"	c
uvm_port_component	$UVM_HOME\base\uvm_port_base.svh	/^class uvm_port_component #(type PORT=uvm_object) extends uvm_port_component_base;$/;"	c
uvm_port_component_base	$UVM_HOME\base\uvm_port_base.svh	/^typedef class uvm_port_component_base;$/;"	e
uvm_port_component_base	$UVM_HOME\base\uvm_port_base.svh	/^virtual class uvm_port_component_base extends uvm_component;$/;"	c
uvm_port_type_e	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_port_type_e;$/;"	e
uvm_post_configure_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_post_configure_phase;$/;"	e
uvm_post_configure_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_post_configure_phase extends uvm_task_phase; $/;"	c
uvm_post_main_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_post_main_phase;$/;"	e
uvm_post_main_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_post_main_phase extends uvm_task_phase; $/;"	c
uvm_post_reset_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_post_reset_phase;$/;"	e
uvm_post_reset_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_post_reset_phase extends uvm_task_phase; $/;"	c
uvm_post_shutdown_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_post_shutdown_phase;$/;"	e
uvm_post_shutdown_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_post_shutdown_phase extends uvm_task_phase; $/;"	c
uvm_pre_configure_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_pre_configure_phase;$/;"	e
uvm_pre_configure_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_pre_configure_phase extends uvm_task_phase; $/;"	c
uvm_pre_main_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_pre_main_phase;$/;"	e
uvm_pre_main_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_pre_main_phase extends uvm_task_phase; $/;"	c
uvm_pre_reset_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_pre_reset_phase;$/;"	e
uvm_pre_reset_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_pre_reset_phase extends uvm_task_phase; $/;"	c
uvm_pre_shutdown_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_pre_shutdown_phase;$/;"	e
uvm_pre_shutdown_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_pre_shutdown_phase extends uvm_task_phase; $/;"	c
uvm_predict_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_predict_e;$/;"	e
uvm_predict_s	$UVM_HOME\reg\uvm_reg_predictor.svh	/^class uvm_predict_s;$/;"	c
uvm_printer	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_printer;$/;"	e
uvm_printer	$UVM_HOME\base\uvm_printer.svh	/^virtual class uvm_printer;$/;"	c
uvm_printer_knobs	$UVM_HOME\base\uvm_printer.svh	/^class uvm_printer_knobs;$/;"	c
uvm_printer_knobs	$UVM_HOME\base\uvm_printer.svh	/^typedef class uvm_printer_knobs;$/;"	e
uvm_printer_row_info	$UVM_HOME\base\uvm_printer.svh	/^} uvm_printer_row_info;$/;"	e
uvm_push_driver	$UVM_HOME\comps\uvm_push_driver.svh	/^class uvm_push_driver #(type REQ=uvm_sequence_item,$/;"	c
uvm_push_sequencer	$UVM_HOME\seq\uvm_push_sequencer.svh	/^class uvm_push_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	c
uvm_put_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_put_export #(type T=int)$/;"	c
uvm_put_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_put_imp``SFX #(type T=int, type IMP=int) \\$/;"	c
uvm_put_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_put_imp #(type T=int, type IMP=int)$/;"	c
uvm_put_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_put_port #(type T=int)$/;"	c
uvm_queue	$UVM_HOME\base\uvm_callback.svh	/^  virtual function uvm_queue#(uvm_callback) m_get_tw_cb_q(uvm_object obj);$/;"	f
uvm_queue	$UVM_HOME\base\uvm_queue.svh	/^class uvm_queue #(type T=int) extends uvm_object;$/;"	c
uvm_radix_enum	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_radix_enum;$/;"	e
uvm_radix_to_string	$UVM_HOME\base\uvm_object_globals.svh	/^function string uvm_radix_to_string(uvm_radix_enum radix);$/;"	f
uvm_random_sequence	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^class uvm_random_sequence extends uvm_sequence #(uvm_sequence_item);$/;"	c
uvm_random_stimulus	$UVM_HOME\comps\uvm_random_stimulus.svh	/^class uvm_random_stimulus #(type T=uvm_transaction) extends uvm_component;$/;"	c
uvm_re_match	$UVM_HOME\dpi\uvm_regex.svh	/^function int uvm_re_match(string re, string str);$/;"	f
uvm_recorder	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_recorder;$/;"	e
uvm_recorder	$UVM_HOME\base\uvm_recorder.svh	/^class uvm_recorder extends uvm_object;$/;"	c
uvm_recursion_policy_enum	$UVM_HOME\base\uvm_object_globals.svh	/^ } uvm_recursion_policy_enum;$/;"	e
uvm_reg	$UVM_HOME\reg\uvm_reg.svh	/^virtual class uvm_reg extends uvm_object;$/;"	c
uvm_reg	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef class uvm_reg;$/;"	e
uvm_reg	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg;$/;"	e
uvm_reg_access_seq	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^class uvm_reg_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_adapter	$UVM_HOME\reg\uvm_reg_adapter.svh	/^virtual class uvm_reg_adapter extends uvm_object;$/;"	c
uvm_reg_adapter	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_adapter;$/;"	e
uvm_reg_addr_logic_t	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  logic unsigned [`UVM_REG_ADDR_WIDTH-1:0]  uvm_reg_addr_logic_t ;$/;"	e
uvm_reg_addr_t	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  bit unsigned [`UVM_REG_ADDR_WIDTH-1:0]  uvm_reg_addr_t ;$/;"	e
uvm_reg_backdoor	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^class uvm_reg_backdoor extends uvm_object;$/;"	c
uvm_reg_backdoor	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef class uvm_reg_backdoor;$/;"	e
uvm_reg_bd_cb	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_reg_backdoor, uvm_reg_cbs) uvm_reg_bd_cb;$/;"	e
uvm_reg_bd_cb_iter	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_reg_backdoor, uvm_reg_cbs) uvm_reg_bd_cb_iter;$/;"	e
uvm_reg_bit_bash_seq	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^class uvm_reg_bit_bash_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_block	$UVM_HOME\reg\uvm_reg_block.svh	/^virtual class uvm_reg_block extends uvm_object;$/;"	c
uvm_reg_block	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_block;$/;"	e
uvm_reg_bus_op	$UVM_HOME\reg\uvm_reg_item.svh	/^} uvm_reg_bus_op;$/;"	e
uvm_reg_byte_en_t	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  bit unsigned [`UVM_REG_BYTENABLE_WIDTH-1:0]  uvm_reg_byte_en_t ;$/;"	e
uvm_reg_cb	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_reg, uvm_reg_cbs) uvm_reg_cb;$/;"	e
uvm_reg_cb_iter	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_reg, uvm_reg_cbs) uvm_reg_cb_iter;$/;"	e
uvm_reg_cbs	$UVM_HOME\reg\uvm_reg.svh	/^typedef class uvm_reg_cbs;$/;"	e
uvm_reg_cbs	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^typedef class uvm_reg_cbs;$/;"	e
uvm_reg_cbs	$UVM_HOME\reg\uvm_reg_cbs.svh	/^virtual class uvm_reg_cbs extends uvm_callback;$/;"	c
uvm_reg_cbs	$UVM_HOME\reg\uvm_reg_field.svh	/^typedef class uvm_reg_cbs;$/;"	e
uvm_reg_cvr_rsrc_db	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef uvm_resource_db#(uvm_reg_cvr_t) uvm_reg_cvr_rsrc_db;$/;"	e
uvm_reg_cvr_t	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  bit [`UVM_REG_CVR_WIDTH-1:0]  uvm_reg_cvr_t ;$/;"	e
uvm_reg_data_logic_t	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  logic unsigned [`UVM_REG_DATA_WIDTH-1:0]  uvm_reg_data_logic_t ;$/;"	e
uvm_reg_data_t	$UVM_HOME\reg\uvm_reg_field.svh	/^function uvm_reg_data_t$/;"	f
uvm_reg_data_t	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef  bit unsigned [`UVM_REG_DATA_WIDTH-1:0]  uvm_reg_data_t ;$/;"	e
uvm_reg_field	$UVM_HOME\reg\uvm_reg_field.svh	/^class uvm_reg_field extends uvm_object;$/;"	c
uvm_reg_field	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_field;$/;"	e
uvm_reg_field_cb	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_reg_field, uvm_reg_cbs) uvm_reg_field_cb;$/;"	e
uvm_reg_field_cb_iter	$UVM_HOME\reg\uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_reg_field, uvm_reg_cbs) uvm_reg_field_cb_iter;$/;"	e
uvm_reg_fifo	$UVM_HOME\reg\uvm_reg_fifo.svh	/^class uvm_reg_fifo extends uvm_reg;$/;"	c
uvm_reg_file	$UVM_HOME\reg\uvm_reg_file.svh	/^virtual class uvm_reg_file extends uvm_object;$/;"	c
uvm_reg_file	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_file;$/;"	e
uvm_reg_frontdoor	$UVM_HOME\reg\uvm_reg.svh	/^typedef class uvm_reg_frontdoor;$/;"	e
uvm_reg_frontdoor	$UVM_HOME\reg\uvm_reg_sequence.svh	/^virtual class uvm_reg_frontdoor extends uvm_reg_sequence #(uvm_sequence #(uvm_sequence_item));$/;"	c
uvm_reg_hw_reset_seq	$UVM_HOME\reg\sequences\uvm_reg_hw_reset_seq.svh	/^class uvm_reg_hw_reset_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_indirect_data	$UVM_HOME\reg\uvm_reg_indirect.svh	/^class uvm_reg_indirect_data extends uvm_reg;$/;"	c
uvm_reg_indirect_data	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_indirect_data;$/;"	e
uvm_reg_indirect_ftdr_seq	$UVM_HOME\reg\uvm_reg_indirect.svh	/^class uvm_reg_indirect_ftdr_seq extends uvm_reg_frontdoor;$/;"	c
uvm_reg_indirect_ftdr_seq	$UVM_HOME\reg\uvm_reg_indirect.svh	/^typedef class uvm_reg_indirect_ftdr_seq;$/;"	e
uvm_reg_item	$UVM_HOME\reg\uvm_reg_item.svh	/^class uvm_reg_item extends uvm_sequence_item;$/;"	c
uvm_reg_item	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_item;$/;"	e
uvm_reg_map	$UVM_HOME\reg\uvm_reg_map.svh	/^class uvm_reg_map extends uvm_object;$/;"	c
uvm_reg_map	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_map;$/;"	e
uvm_reg_map_addr_range	$UVM_HOME\reg\uvm_reg_model.svh	/^  } uvm_reg_map_addr_range;$/;"	e
uvm_reg_map_info	$UVM_HOME\reg\uvm_reg_field.svh	/^typedef class uvm_reg_map_info;$/;"	e
uvm_reg_map_info	$UVM_HOME\reg\uvm_reg_map.svh	/^class uvm_reg_map_info;$/;"	c
uvm_reg_map_info	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_map_info;$/;"	e
uvm_reg_mem_access_seq	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^class uvm_reg_mem_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_mem_built_in_seq	$UVM_HOME\reg\sequences\uvm_reg_mem_built_in_seq.svh	/^class uvm_reg_mem_built_in_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_mem_hdl_paths_seq	$UVM_HOME\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh	/^class uvm_reg_mem_hdl_paths_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_mem_shared_access_seq	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^class uvm_reg_mem_shared_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_mem_tests_e	$UVM_HOME\reg\uvm_reg_model.svh	/^} uvm_reg_mem_tests_e;$/;"	e
uvm_reg_predictor	$UVM_HOME\reg\uvm_reg_predictor.svh	/^class uvm_reg_predictor #(type BUSTYPE=int) extends uvm_component;$/;"	c
uvm_reg_read_only_cbs	$UVM_HOME\reg\uvm_reg_cbs.svh	/^class uvm_reg_read_only_cbs extends uvm_reg_cbs;$/;"	c
uvm_reg_sequence	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_reg_sequence;$/;"	e
uvm_reg_sequence	$UVM_HOME\reg\uvm_reg_sequence.svh	/^class uvm_reg_sequence #(type BASE=uvm_sequence #(uvm_reg_item)) extends BASE;$/;"	c
uvm_reg_shared_access_seq	$UVM_HOME\reg\sequences\uvm_reg_mem_shared_access_seq.svh	/^class uvm_reg_shared_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_single_access_seq	$UVM_HOME\reg\sequences\uvm_reg_access_seq.svh	/^class uvm_reg_single_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_single_bit_bash_seq	$UVM_HOME\reg\sequences\uvm_reg_bit_bash_seq.svh	/^class uvm_reg_single_bit_bash_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	c
uvm_reg_tlm_adapter	$UVM_HOME\reg\uvm_reg_adapter.svh	/^class uvm_reg_tlm_adapter extends uvm_reg_adapter;$/;"	c
uvm_reg_write_only_cbs	$UVM_HOME\reg\uvm_reg_cbs.svh	/^class uvm_reg_write_only_cbs extends uvm_reg_cbs;$/;"	c
uvm_report	$UVM_HOME\base\uvm_globals.svh	/^function void uvm_report( uvm_severity severity,$/;"	f
uvm_report	$UVM_HOME\base\uvm_report_catcher.svh	/^    protected function void uvm_report(uvm_severity severity, string id, string message, int verbosity, string fname="", int line = 0);$/;"	f
uvm_report	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void uvm_report( uvm_severity severity,$/;"	f
uvm_report	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void uvm_report( uvm_severity severity,$/;"	f
uvm_report_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^typedef class uvm_report_catcher;$/;"	e
uvm_report_catcher	$UVM_HOME\base\uvm_report_catcher.svh	/^virtual class uvm_report_catcher extends uvm_callback;$/;"	c
uvm_report_catcher	$UVM_HOME\base\uvm_report_server.svh	/^typedef class uvm_report_catcher;$/;"	e
uvm_report_cb	$UVM_HOME\base\uvm_report_catcher.svh	/^typedef uvm_callbacks    #(uvm_report_object, uvm_report_catcher) uvm_report_cb;$/;"	e
uvm_report_cb_iter	$UVM_HOME\base\uvm_report_catcher.svh	/^typedef uvm_callback_iter#(uvm_report_object, uvm_report_catcher) uvm_report_cb_iter;$/;"	e
uvm_report_enabled	$UVM_HOME\base\uvm_globals.svh	/^function bit uvm_report_enabled (int verbosity,$/;"	f
uvm_report_enabled	$UVM_HOME\base\uvm_report_object.svh	/^  function int uvm_report_enabled(int verbosity, $/;"	f
uvm_report_enabled	$UVM_HOME\seq\uvm_sequence_item.svh	/^  function int uvm_report_enabled(int verbosity, $/;"	f
uvm_report_error	$UVM_HOME\base\uvm_globals.svh	/^function void uvm_report_error(string id,$/;"	f
uvm_report_error	$UVM_HOME\base\uvm_report_catcher.svh	/^   protected function void uvm_report_error(string id, string message, int verbosity, string fname = "", int line = 0 );$/;"	f
uvm_report_error	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void uvm_report_error( string id,$/;"	f
uvm_report_error	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void uvm_report_error( string id,$/;"	f
uvm_report_fatal	$UVM_HOME\base\uvm_globals.svh	/^function void uvm_report_fatal(string id,$/;"	f
uvm_report_fatal	$UVM_HOME\base\uvm_report_catcher.svh	/^   protected function void uvm_report_fatal(string id, string message, int verbosity, string fname = "", int line = 0 );$/;"	f
uvm_report_fatal	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void uvm_report_fatal( string id,$/;"	f
uvm_report_fatal	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void uvm_report_fatal( string id,$/;"	f
uvm_report_global_server	$UVM_HOME\base\uvm_report_server.svh	/^class uvm_report_global_server;$/;"	c
uvm_report_handler	$UVM_HOME\base\uvm_report_catcher.svh	/^typedef class uvm_report_handler;$/;"	e
uvm_report_handler	$UVM_HOME\base\uvm_report_handler.svh	/^class uvm_report_handler;$/;"	c
uvm_report_info	$UVM_HOME\base\uvm_globals.svh	/^function void uvm_report_info(string id,$/;"	f
uvm_report_info	$UVM_HOME\base\uvm_report_catcher.svh	/^   protected function void uvm_report_info(string id, string message, int verbosity, string fname = "", int line = 0 );$/;"	f
uvm_report_info	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void uvm_report_info( string id,$/;"	f
uvm_report_info	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void uvm_report_info( string id,$/;"	f
uvm_report_object	$UVM_HOME\base\uvm_object.svh	/^typedef class uvm_report_object;$/;"	e
uvm_report_object	$UVM_HOME\base\uvm_report_catcher.svh	/^typedef class uvm_report_object;$/;"	e
uvm_report_object	$UVM_HOME\base\uvm_report_handler.svh	/^typedef class uvm_report_object;$/;"	e
uvm_report_object	$UVM_HOME\base\uvm_report_object.svh	/^class uvm_report_object extends uvm_object;$/;"	c
uvm_report_object	$UVM_HOME\base\uvm_report_server.svh	/^typedef class uvm_report_object;$/;"	e
uvm_report_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_report_phase extends uvm_bottomup_phase;$/;"	c
uvm_report_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_report_phase;$/;"	e
uvm_report_server	$UVM_HOME\base\uvm_report_catcher.svh	/^typedef class uvm_report_server;$/;"	e
uvm_report_server	$UVM_HOME\base\uvm_report_handler.svh	/^typedef class uvm_report_server;$/;"	e
uvm_report_server	$UVM_HOME\base\uvm_report_server.svh	/^class uvm_report_server extends uvm_object;$/;"	c
uvm_report_warning	$UVM_HOME\base\uvm_globals.svh	/^function void uvm_report_warning(string id,$/;"	f
uvm_report_warning	$UVM_HOME\base\uvm_report_catcher.svh	/^   protected function void uvm_report_warning(string id, string message, int verbosity, string fname = "", int line = 0 );$/;"	f
uvm_report_warning	$UVM_HOME\base\uvm_report_object.svh	/^  virtual function void uvm_report_warning( string id,$/;"	f
uvm_report_warning	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual function void uvm_report_warning( string id,$/;"	f
uvm_reset_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_reset_phase;$/;"	e
uvm_reset_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_reset_phase extends uvm_task_phase; $/;"	c
uvm_resource	$UVM_HOME\base\uvm_resource.svh	/^class uvm_resource #(type T=int) extends uvm_resource_base;$/;"	c
uvm_resource_base	$UVM_HOME\base\uvm_resource.svh	/^typedef class uvm_resource_base; \/\/ forward reference$/;"	e
uvm_resource_base	$UVM_HOME\base\uvm_resource.svh	/^virtual class uvm_resource_base extends uvm_object;$/;"	c
uvm_resource_db	$UVM_HOME\base\uvm_resource_db.svh	/^class uvm_resource_db #(type T=uvm_object);$/;"	c
uvm_resource_db_options	$UVM_HOME\base\uvm_resource_db.svh	/^class uvm_resource_db_options;$/;"	c
uvm_resource_db_options	$UVM_HOME\base\uvm_resource_db.svh	/^typedef class uvm_resource_db_options;$/;"	e
uvm_resource_options	$UVM_HOME\base\uvm_resource.svh	/^class uvm_resource_options;$/;"	c
uvm_resource_pool	$UVM_HOME\base\uvm_resource.svh	/^class uvm_resource_pool;$/;"	c
uvm_resource_types	$UVM_HOME\base\uvm_resource.svh	/^class uvm_resource_types;$/;"	c
uvm_revision	$UVM_HOME\base\uvm_version.svh	/^parameter string uvm_revision = `UVM_VERSION_STRING;$/;"	a
uvm_revision_string	$UVM_HOME\base\uvm_version.svh	/^function string uvm_revision_string();$/;"	f
uvm_root	$UVM_HOME\base\uvm_callback.svh	/^typedef class uvm_root;$/;"	e
uvm_root	$UVM_HOME\base\uvm_misc.svh	/^typedef class uvm_root;$/;"	e
uvm_root	$UVM_HOME\base\uvm_report_object.svh	/^typedef class uvm_root;$/;"	e
uvm_root	$UVM_HOME\base\uvm_root.svh	/^class uvm_root extends uvm_component;$/;"	c
uvm_root_report_handler	$UVM_HOME\base\uvm_root.svh	/^class uvm_root_report_handler extends uvm_report_handler;$/;"	c
uvm_run_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_run_phase extends uvm_task_phase; $/;"	c
uvm_run_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_run_phase;$/;"	e
uvm_scope_stack	$UVM_HOME\base\uvm_misc.svh	/^class uvm_scope_stack;$/;"	c
uvm_scoreboard	$UVM_HOME\comps\uvm_scoreboard.svh	/^virtual class uvm_scoreboard extends uvm_component;$/;"	c
uvm_seed_map	$UVM_HOME\base\uvm_misc.svh	/^class uvm_seed_map;$/;"	c
uvm_seq_item_pull_export	$UVM_HOME\tlm1\uvm_sqr_connections.svh	/^class uvm_seq_item_pull_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_seq_item_pull_imp	$UVM_HOME\tlm1\uvm_sqr_connections.svh	/^class uvm_seq_item_pull_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c
uvm_seq_item_pull_port	$UVM_HOME\tlm1\uvm_sqr_connections.svh	/^class uvm_seq_item_pull_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_sequence	$UVM_HOME\seq\uvm_sequence.svh	/^virtual class uvm_sequence #(type REQ = uvm_sequence_item,$/;"	c
uvm_sequence_base	$UVM_HOME\base\uvm_component.svh	/^typedef class uvm_sequence_base;$/;"	e
uvm_sequence_base	$UVM_HOME\base\uvm_objection.svh	/^typedef class uvm_sequence_base;$/;"	e
uvm_sequence_base	$UVM_HOME\seq\uvm_sequence_base.svh	/^class uvm_sequence_base extends uvm_sequence_item;$/;"	c
uvm_sequence_base	$UVM_HOME\seq\uvm_sequence_item.svh	/^typedef class uvm_sequence_base;$/;"	e
uvm_sequence_item	$UVM_HOME\base\uvm_component.svh	/^typedef class uvm_sequence_item;$/;"	e
uvm_sequence_item	$UVM_HOME\comps\uvm_driver.svh	/^typedef class uvm_sequence_item;$/;"	e
uvm_sequence_item	$UVM_HOME\seq\uvm_sequence_item.svh	/^class uvm_sequence_item extends uvm_transaction;$/;"	c
uvm_sequence_lib_mode	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_sequence_lib_mode;$/;"	e
uvm_sequence_library	$UVM_HOME\seq\uvm_sequence_library.svh	/^class uvm_sequence_library #(type REQ=uvm_sequence_item,RSP=REQ) extends uvm_sequence #(REQ,RSP);$/;"	c
uvm_sequence_library_cfg	$UVM_HOME\seq\uvm_sequence_library.svh	/^class uvm_sequence_library_cfg extends uvm_object;$/;"	c
uvm_sequence_library_cfg	$UVM_HOME\seq\uvm_sequence_library.svh	/^typedef class uvm_sequence_library_cfg;$/;"	e
uvm_sequence_request	$UVM_HOME\seq\uvm_sequencer_base.svh	/^class uvm_sequence_request;$/;"	c
uvm_sequence_request	$UVM_HOME\seq\uvm_sequencer_base.svh	/^typedef class uvm_sequence_request;$/;"	e
uvm_sequence_state	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_sequence_state;$/;"	e
uvm_sequence_state_enum	$UVM_HOME\base\uvm_object_globals.svh	/^typedef uvm_sequence_state uvm_sequence_state_enum; \/\/ backward compat$/;"	e
uvm_sequencer	$UVM_HOME\seq\uvm_sequencer.svh	/^class uvm_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	c
uvm_sequencer_analysis_fifo	$UVM_HOME\seq\uvm_sequencer_analysis_fifo.svh	/^class uvm_sequencer_analysis_fifo #(type RSP = uvm_sequence_item) extends uvm_tlm_fifo #(RSP);$/;"	c
uvm_sequencer_arb_mode	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_sequencer_arb_mode;$/;"	e
uvm_sequencer_base	$UVM_HOME\base\uvm_phase.svh	/^typedef class uvm_sequencer_base;$/;"	e
uvm_sequencer_base	$UVM_HOME\seq\uvm_sequence_item.svh	/^typedef class uvm_sequencer_base;$/;"	e
uvm_sequencer_base	$UVM_HOME\seq\uvm_sequencer_base.svh	/^class uvm_sequencer_base extends uvm_component;$/;"	c
uvm_sequencer_param_base	$UVM_HOME\seq\uvm_sequencer_param_base.svh	/^class uvm_sequencer_param_base #(type REQ = uvm_sequence_item,$/;"	c
uvm_sev_override_array	$UVM_HOME\base\uvm_report_handler.svh	/^typedef uvm_pool#(uvm_severity, uvm_severity) uvm_sev_override_array;$/;"	e
uvm_severity	$UVM_HOME\base\uvm_object_globals.svh	/^typedef bit [1:0] uvm_severity;$/;"	e
uvm_severity_type	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_severity_type;$/;"	e
uvm_shutdown_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_shutdown_phase;$/;"	e
uvm_shutdown_phase	$UVM_HOME\base\uvm_runtime_phases.svh	/^class uvm_shutdown_phase extends uvm_task_phase; $/;"	c
uvm_simple_sequence	$UVM_HOME\seq\uvm_sequence_builtin.svh	/^class uvm_simple_sequence extends uvm_sequence #(uvm_sequence_item);$/;"	c
uvm_slave_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_slave_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_slave_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_slave_imp``SFX #(type REQ=int, type RSP=int, type IMP=int, \\$/;"	c
uvm_slave_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c
uvm_slave_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_slave_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_snps_copyright	$UVM_HOME\base\uvm_version.svh	/^parameter string uvm_snps_copyright = "(C) 2006-2013 Synopsys, Inc.";$/;"	a
uvm_spell_chkr	$UVM_HOME\base\uvm_spell_chkr.svh	/^class uvm_spell_chkr #(type T=int);$/;"	c
uvm_sqr_if_base	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^virtual class uvm_sqr_if_base #(type T1=uvm_object, T2=T1);$/;"	c
uvm_start_of_simulation_phase	$UVM_HOME\base\uvm_common_phases.svh	/^class uvm_start_of_simulation_phase extends uvm_bottomup_phase;$/;"	c
uvm_start_of_simulation_phase	$UVM_HOME\base\uvm_domain.svh	/^typedef class uvm_start_of_simulation_phase;$/;"	e
uvm_start_uvm_declarations	$UVM_HOME\base\uvm_object_globals.svh	/^bit uvm_start_uvm_declarations = 1;$/;"	v
uvm_status_container	$UVM_HOME\base\uvm_misc.svh	/^class uvm_status_container;$/;"	c
uvm_status_container	$UVM_HOME\base\uvm_object.svh	/^typedef class uvm_status_container;$/;"	e
uvm_status_e	$UVM_HOME\reg\uvm_reg_model.svh	/^   } uvm_status_e;$/;"	e
uvm_string_rsrc	$UVM_HOME\base\uvm_resource_specializations.svh	/^class uvm_string_rsrc extends uvm_resource #(string);$/;"	c
uvm_string_to_bits	$UVM_HOME\base\uvm_globals.svh	/^function logic[UVM_LARGE_STRING:0] uvm_string_to_bits(string str);$/;"	v
uvm_string_to_severity	$UVM_HOME\base\uvm_globals.svh	/^function bit uvm_string_to_severity (string sev_str, output uvm_severity sev);$/;"	f
uvm_subscriber	$UVM_HOME\comps\uvm_subscriber.svh	/^virtual class uvm_subscriber #(type T=int) extends uvm_component;$/;"	c
uvm_table_printer	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_table_printer;$/;"	e
uvm_table_printer	$UVM_HOME\base\uvm_printer.svh	/^class uvm_table_printer extends uvm_printer;$/;"	c
uvm_table_printer_knobs	$UVM_HOME\base\uvm_printer.svh	/^typedef uvm_printer_knobs uvm_table_printer_knobs;$/;"	e
uvm_task_phase	$UVM_HOME\base\uvm_phase.svh	/^typedef class uvm_task_phase;$/;"	e
uvm_task_phase	$UVM_HOME\base\uvm_task_phase.svh	/^virtual class uvm_task_phase extends uvm_phase;$/;"	c
uvm_test	$UVM_HOME\comps\uvm_test.svh	/^virtual class uvm_test extends uvm_component;$/;"	c
uvm_test_done_objection	$UVM_HOME\base\uvm_objection.svh	/^class uvm_test_done_objection extends m_uvm_test_done_objection_base;$/;"	c
uvm_test_done_objection	$UVM_HOME\base\uvm_phase.svh	/^typedef class uvm_test_done_objection;$/;"	e
uvm_test_done_objection	$UVM_HOME\base\uvm_root.svh	/^typedef class uvm_test_done_objection;$/;"	e
uvm_tlm_analysis_fifo	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^class uvm_tlm_analysis_fifo #(type T = int) extends uvm_tlm_fifo #(T);$/;"	c
uvm_tlm_b_initiator_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_b_initiator_socket #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_initiator_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_initiator_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_passthrough_initiator_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_b_passthrough_initiator_socket #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_passthrough_initiator_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_passthrough_initiator_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_passthrough_target_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_b_passthrough_target_socket #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_passthrough_target_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_passthrough_target_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_target_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_b_target_socket #(type IMP=int,$/;"	c
uvm_tlm_b_target_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_target_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_transport_export	$UVM_HOME\tlm2\uvm_tlm2_exports.svh	/^class uvm_tlm_b_transport_export #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_b_transport_imp	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^class uvm_tlm_b_transport_imp #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_b_transport_port	$UVM_HOME\tlm2\uvm_tlm2_ports.svh	/^class uvm_tlm_b_transport_port #(type T=uvm_tlm_generic_payload)$/;"	c
uvm_tlm_command_e	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^} uvm_tlm_command_e;$/;"	e
uvm_tlm_event	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^class uvm_tlm_event;$/;"	c
uvm_tlm_event	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^typedef class uvm_tlm_event;$/;"	e
uvm_tlm_extension	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^class uvm_tlm_extension #(type T=int) extends uvm_tlm_extension_base;$/;"	c
uvm_tlm_extension_base	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^typedef class uvm_tlm_extension_base;$/;"	e
uvm_tlm_extension_base	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^virtual class uvm_tlm_extension_base extends uvm_object;$/;"	c
uvm_tlm_fifo	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^class uvm_tlm_fifo #(type T=int) extends uvm_tlm_fifo_base #(T);$/;"	c
uvm_tlm_fifo_base	$UVM_HOME\tlm1\uvm_tlm_fifo_base.svh	/^virtual class uvm_tlm_fifo_base #(type T=int) extends uvm_component;$/;"	c
uvm_tlm_generic_payload	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^class uvm_tlm_generic_payload extends uvm_sequence_item;$/;"	c
uvm_tlm_gp	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^typedef uvm_tlm_generic_payload uvm_tlm_gp;$/;"	e
uvm_tlm_if	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^class uvm_tlm_if #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_if_base	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^virtual class uvm_tlm_if_base #(type T1=int, type T2=int);$/;"	c
uvm_tlm_nb_initiator_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_initiator_socket #(type IMP=int,$/;"	c
uvm_tlm_nb_initiator_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_initiator_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_passthrough_initiator_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_passthrough_initiator_socket #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_passthrough_initiator_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_passthrough_initiator_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_passthrough_target_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_passthrough_target_socket #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_passthrough_target_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_passthrough_target_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_target_socket	$UVM_HOME\tlm2\uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_target_socket #(type IMP=int,$/;"	c
uvm_tlm_nb_target_socket_base	$UVM_HOME\tlm2\uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_target_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_transport_bw_export	$UVM_HOME\tlm2\uvm_tlm2_exports.svh	/^class uvm_tlm_nb_transport_bw_export #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_transport_bw_imp	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^class uvm_tlm_nb_transport_bw_imp #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_transport_bw_port	$UVM_HOME\tlm2\uvm_tlm2_ports.svh	/^class uvm_tlm_nb_transport_bw_port #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_transport_fw_export	$UVM_HOME\tlm2\uvm_tlm2_exports.svh	/^class uvm_tlm_nb_transport_fw_export #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_transport_fw_imp	$UVM_HOME\tlm2\uvm_tlm2_imps.svh	/^class uvm_tlm_nb_transport_fw_imp #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_nb_transport_fw_port	$UVM_HOME\tlm2\uvm_tlm2_ports.svh	/^class uvm_tlm_nb_transport_fw_port #(type T=uvm_tlm_generic_payload,$/;"	c
uvm_tlm_phase_e	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^  } uvm_tlm_phase_e;$/;"	e
uvm_tlm_req_rsp_channel	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^class uvm_tlm_req_rsp_channel #(type REQ=int, type RSP=REQ) extends uvm_component;$/;"	c
uvm_tlm_response_status_e	$UVM_HOME\tlm2\uvm_tlm2_generic_payload.svh	/^} uvm_tlm_response_status_e;$/;"	e
uvm_tlm_sync_e	$UVM_HOME\tlm2\uvm_tlm2_ifs.svh	/^  } uvm_tlm_sync_e;$/;"	e
uvm_tlm_time	$UVM_HOME\tlm2\uvm_tlm2_time.svh	/^class uvm_tlm_time;$/;"	c
uvm_tlm_transport_channel	$UVM_HOME\tlm1\uvm_tlm_req_rsp.svh	/^class uvm_tlm_transport_channel #(type REQ=int, type RSP=REQ) $/;"	c
uvm_topdown_phase	$UVM_HOME\base\uvm_topdown_phase.svh	/^virtual class uvm_topdown_phase extends uvm_phase;$/;"	c
uvm_transaction	$UVM_HOME\base\uvm_transaction.svh	/^virtual class uvm_transaction extends uvm_object;$/;"	c
uvm_transport_export	$UVM_HOME\tlm1\uvm_exports.svh	/^class uvm_transport_export #(type REQ=int, type RSP=REQ)$/;"	c
uvm_transport_imp	$UVM_HOME\macros\uvm_tlm_defines.svh	/^class uvm_transport_imp``SFX #(type REQ=int, type RSP=int, type IMP=int) \\$/;"	c
uvm_transport_imp	$UVM_HOME\tlm1\uvm_imps.svh	/^class uvm_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c
uvm_transport_port	$UVM_HOME\tlm1\uvm_ports.svh	/^class uvm_transport_port #(type REQ=int, type RSP=REQ)$/;"	c
uvm_tree_printer	$UVM_HOME\base\uvm_object_globals.svh	/^typedef class uvm_tree_printer;$/;"	e
uvm_tree_printer	$UVM_HOME\base\uvm_printer.svh	/^class uvm_tree_printer extends uvm_printer;$/;"	c
uvm_tree_printer_knobs	$UVM_HOME\base\uvm_printer.svh	/^typedef uvm_printer_knobs uvm_tree_printer_knobs;$/;"	e
uvm_typed_callbacks	$UVM_HOME\base\uvm_callback.svh	/^class uvm_typed_callbacks#(type T=uvm_object) extends uvm_callbacks_base;$/;"	c
uvm_typeid	$UVM_HOME\base\uvm_callback.svh	/^  static function uvm_typeid#(T) get();$/;"	f
uvm_typeid	$UVM_HOME\base\uvm_callback.svh	/^class uvm_typeid#(type T=uvm_object) extends uvm_typeid_base;$/;"	c
uvm_typeid_base	$UVM_HOME\base\uvm_callback.svh	/^class uvm_typeid_base;$/;"	c
uvm_update_sequence_lib	$UVM_HOME\macros\uvm_deprecated_defines.svh	/^  function void uvm_update_sequence_lib();\\$/;"	f
uvm_utils	$UVM_HOME\base\uvm_misc.svh	/^class uvm_utils #(type TYPE=int, string FIELD="config");$/;"	c
uvm_vector_to_string	$UVM_HOME\base\uvm_misc.svh	/^function string uvm_vector_to_string (uvm_bitstream_t value, int size,$/;"	f
uvm_verbosity	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_verbosity;$/;"	e
uvm_virtual_sequencer	$UVM_HOME\seq\uvm_sequencer.svh	/^typedef uvm_sequencer #(uvm_sequence_item) uvm_virtual_sequencer;$/;"	e
uvm_void	$UVM_HOME\base\uvm_misc.svh	/^virtual class uvm_void;$/;"	c
uvm_vreg	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_vreg;$/;"	e
uvm_vreg	$UVM_HOME\reg\uvm_vreg.svh	/^class uvm_vreg extends uvm_object;$/;"	c
uvm_vreg_cb	$UVM_HOME\reg\uvm_vreg.svh	/^typedef uvm_callbacks#(uvm_vreg, uvm_vreg_cbs) uvm_vreg_cb;$/;"	e
uvm_vreg_cb_iter	$UVM_HOME\reg\uvm_vreg.svh	/^typedef uvm_callback_iter#(uvm_vreg, uvm_vreg_cbs) uvm_vreg_cb_iter;$/;"	e
uvm_vreg_cbs	$UVM_HOME\reg\uvm_vreg.svh	/^class uvm_vreg_cbs extends uvm_callback;$/;"	c
uvm_vreg_cbs	$UVM_HOME\reg\uvm_vreg.svh	/^typedef class uvm_vreg_cbs;$/;"	e
uvm_vreg_field	$UVM_HOME\reg\uvm_reg_model.svh	/^typedef class uvm_vreg_field;$/;"	e
uvm_vreg_field	$UVM_HOME\reg\uvm_vreg_field.svh	/^class uvm_vreg_field extends uvm_object;$/;"	c
uvm_vreg_field_cb	$UVM_HOME\reg\uvm_vreg_field.svh	/^typedef uvm_callbacks#(uvm_vreg_field, uvm_vreg_field_cbs) uvm_vreg_field_cb;$/;"	e
uvm_vreg_field_cb_iter	$UVM_HOME\reg\uvm_vreg_field.svh	/^typedef uvm_callback_iter#(uvm_vreg_field, uvm_vreg_field_cbs) uvm_vreg_field_cb_iter;$/;"	e
uvm_vreg_field_cbs	$UVM_HOME\reg\uvm_vreg_field.svh	/^class uvm_vreg_field_cbs extends uvm_callback;$/;"	c
uvm_vreg_field_cbs	$UVM_HOME\reg\uvm_vreg_field.svh	/^typedef class uvm_vreg_field_cbs;$/;"	e
uvm_wait_for_nba_region	$UVM_HOME\base\uvm_globals.svh	/^task uvm_wait_for_nba_region;$/;"	t
uvm_wait_op	$UVM_HOME\base\uvm_object_globals.svh	/^} uvm_wait_op;$/;"	e
v	$UVM_HOME\base\uvm_component.svh	/^  string v;$/;"	v
v	$UVM_HOME\base\uvm_misc.svh	/^    string v;$/;"	v
v	$UVM_HOME\base\uvm_packer.svh	/^  byte v;$/;"	v
v	$UVM_HOME\base\uvm_packer.svh	/^  int unsigned v;$/;"	v
v	$UVM_HOME\base\uvm_pool.svh	/^    string v;$/;"	v
v	$UVM_HOME\base\uvm_recorder.svh	/^     int v;$/;"	v
val	$UVM_HOME\base\uvm_phase.svh	/^    string val;$/;"	v
val	$UVM_HOME\base\uvm_printer.svh	/^  string val;$/;"	v
value	$UVM_HOME\base\uvm_component.svh	/^                                                  string value);$/;"	v
value	$UVM_HOME\base\uvm_component.svh	/^                                               string value);$/;"	v
value	$UVM_HOME\base\uvm_globals.svh	/^                                 string value);$/;"	v
value	$UVM_HOME\base\uvm_object.svh	/^                                                  string value,$/;"	v
value	$UVM_HOME\base\uvm_object.svh	/^                                             string value,$/;"	v
value	$UVM_HOME\base\uvm_packer.svh	/^  \/\/|    logic[15:0] value = 'h1234;$/;"	v
value	$UVM_HOME\base\uvm_packer.svh	/^  extern virtual function void pack_field_int (logic[63:0] value, int size);$/;"	v
value	$UVM_HOME\base\uvm_packer.svh	/^function void uvm_packer::pack_field_int(logic [63:0] value, int size);$/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                              string  value,$/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                             string value, $/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                           real    value,$/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                           time   value, $/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                          string value,$/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                         string value,$/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                       real value,$/;"	v
value	$UVM_HOME\base\uvm_printer.svh	/^                                       time value,$/;"	v
value	$UVM_HOME\base\uvm_recorder.svh	/^                                           real value);$/;"	v
value	$UVM_HOME\base\uvm_recorder.svh	/^                                 string value);$/;"	v
value	$UVM_HOME\base\uvm_recorder.svh	/^                               logic [1023:0] value,$/;"	v
value_width	$UVM_HOME\base\uvm_printer.svh	/^  int value_width = -1;$/;"	v
values	$UVM_HOME\base\uvm_component.svh	/^  static string values[$];$/;"	v
verb_count	$UVM_HOME\base\uvm_root.svh	/^  int verb_count;$/;"	v
verb_list	$UVM_HOME\base\uvm_root.svh	/^    string verb_list;$/;"	v
verb_settings	$UVM_HOME\base\uvm_root.svh	/^  string verb_settings[$];$/;"	v
verb_string	$UVM_HOME\base\uvm_root.svh	/^  string verb_string;$/;"	v
verbosity	$UVM_HOME\base\uvm_comparer.svh	/^  int unsigned verbosity = UVM_LOW;$/;"	v
verbosity	$UVM_HOME\base\uvm_component.svh	/^                                                                 int verbosity);$/;"	v
verbosity	$UVM_HOME\base\uvm_component.svh	/^                                                          int verbosity);$/;"	v
verbosity	$UVM_HOME\base\uvm_component.svh	/^                                                  int verbosity);$/;"	v
verbosity	$UVM_HOME\base\uvm_globals.svh	/^                                 int verbosity = UVM_MEDIUM,$/;"	v
verbosity	$UVM_HOME\base\uvm_globals.svh	/^                               int verbosity = UVM_LOW,$/;"	v
verbosity	$UVM_HOME\base\uvm_globals.svh	/^                               int verbosity = UVM_NONE,$/;"	v
verbosity	$UVM_HOME\base\uvm_globals.svh	/^                              int verbosity = UVM_MEDIUM,$/;"	v
verbosity	$UVM_HOME\base\uvm_globals.svh	/^                          int verbosity = (severity == uvm_severity'(UVM_ERROR)) ? UVM_LOW :$/;"	v
verbosity	$UVM_HOME\base\uvm_report_handler.svh	/^                                       int verbosity);$/;"	v
verbosity	$UVM_HOME\base\uvm_report_handler.svh	/^                                 int verbosity,$/;"	v
verbosity	$UVM_HOME\base\uvm_report_object.svh	/^                                            int verbosity = UVM_MEDIUM,$/;"	v
verbosity	$UVM_HOME\base\uvm_report_object.svh	/^                                          int verbosity = UVM_LOW,$/;"	v
verbosity	$UVM_HOME\base\uvm_report_object.svh	/^                                          int verbosity = UVM_NONE,$/;"	v
verbosity	$UVM_HOME\base\uvm_report_object.svh	/^                                         int verbosity = UVM_MEDIUM,$/;"	v
verbosity	$UVM_HOME\base\uvm_report_object.svh	/^                                    int verbosity = (severity == uvm_severity'(UVM_ERROR)) ? UVM_LOW :$/;"	v
verbosity	$UVM_HOME\base\uvm_root.svh	/^  int verbosity = UVM_MEDIUM;$/;"	v
verbosity	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                            int verbosity = UVM_MEDIUM,$/;"	v
verbosity	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                          int verbosity = UVM_LOW,$/;"	v
verbosity	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                          int verbosity = UVM_NONE,$/;"	v
verbosity	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                         int verbosity = UVM_MEDIUM,$/;"	v
verbosity	$UVM_HOME\seq\uvm_sequence_item.svh	/^                                    int verbosity = (severity == uvm_severity'(UVM_ERROR)) ? UVM_LOW :$/;"	v
verbosity_level	$UVM_HOME\base\uvm_report_handler.svh	/^      int verbosity_level=UVM_MEDIUM,$/;"	v
verbosity_level	$UVM_HOME\base\uvm_report_server.svh	/^      int verbosity_level,$/;"	v
verbosity_level	$UVM_HOME\base\uvm_root.svh	/^                               int verbosity_level=UVM_MEDIUM,$/;"	v
via	$UVM_HOME\reg\sequences\uvm_reg_hw_reset_seq.svh	/^        \/\/ access to same reg via different bus interfaces $/;"	v
visited	$UVM_HOME\base\uvm_phase.svh	/^    int visited[uvm_phase];$/;"	v
void	$UVM_HOME\base\uvm_globals.svh	/^function automatic void uvm_split_string (string str, byte sep, ref string values[$]);$/;"	f
volatile	$UVM_HOME\reg\uvm_reg_field.svh	/^                                       bit            volatile,$/;"	v
volatile	$UVM_HOME\reg\uvm_reg_field.svh	/^                                  bit            volatile,$/;"	v
vregs	$UVM_HOME\reg\uvm_reg_block.svh	/^   local int unsigned   vregs[uvm_vreg];$/;"	v
w	$UVM_HOME\reg\uvm_reg_map.svh	/^      int w, k;$/;"	v
wait_for	$UVM_HOME\base\uvm_barrier.svh	/^  virtual task wait_for();$/;"	t
wait_for	$UVM_HOME\base\uvm_objection.svh	/^  task wait_for(uvm_objection_event objt_event, uvm_object obj=null);$/;"	t
wait_for_change	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::wait_for_change(uvm_object element);$/;"	t
wait_for_grant	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task wait_for_grant(int item_priority = -1, bit lock_request = 0);$/;"	t
wait_for_grant	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual task wait_for_grant(int item_priority = -1, bit  lock_request = 0);$/;"	t
wait_for_grant	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_grant(uvm_sequence_base sequence_ptr,$/;"	t
wait_for_item_done	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task wait_for_item_done(int transaction_id = -1);$/;"	t
wait_for_item_done	$UVM_HOME\seq\uvm_sequence_item.svh	/^  virtual task wait_for_item_done(int transaction_id = -1);$/;"	t
wait_for_item_done	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_item_done(uvm_sequence_base sequence_ptr,$/;"	t
wait_for_relevant	$UVM_HOME\seq\uvm_sequence_base.svh	/^  virtual task wait_for_relevant();$/;"	t
wait_for_self_and_siblings_to_drop	$UVM_HOME\base\uvm_phase.svh	/^task uvm_phase::wait_for_self_and_siblings_to_drop() ;$/;"	t
wait_for_sequence_state	$UVM_HOME\seq\uvm_sequence_base.svh	/^  task wait_for_sequence_state(int unsigned state_mask);$/;"	t
wait_for_sequences	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  task wait_for_sequences(); imp.wait_for_sequences(); endtask \\$/;"	t
wait_for_sequences	$UVM_HOME\seq\uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_sequences();$/;"	t
wait_for_sequences	$UVM_HOME\tlm1\uvm_sqr_ifs.svh	/^  virtual task wait_for_sequences();$/;"	t
wait_for_state	$UVM_HOME\base\uvm_phase.svh	/^task uvm_phase::wait_for_state(uvm_phase_state state, uvm_wait_op op=UVM_EQ);$/;"	t
wait_for_total_count	$UVM_HOME\base\uvm_objection.svh	/^   task wait_for_total_count(uvm_object obj=null, int count=0);$/;"	t
wait_modified	$UVM_HOME\base\uvm_config_db.svh	/^  static task wait_modified(uvm_component cntxt, string inst_name,$/;"	t
wait_modified	$UVM_HOME\base\uvm_resource.svh	/^  task wait_modified();$/;"	t
wait_off	$UVM_HOME\base\uvm_event.svh	/^  virtual task wait_off (bit delta=0);$/;"	t
wait_on	$UVM_HOME\base\uvm_event.svh	/^  virtual task wait_on (bit delta=0);$/;"	t
wait_ptrigger	$UVM_HOME\base\uvm_event.svh	/^  virtual task wait_ptrigger ();$/;"	t
wait_ptrigger_data	$UVM_HOME\base\uvm_event.svh	/^  virtual task wait_ptrigger_data (output uvm_object data);$/;"	t
wait_rel_default	$UVM_HOME\seq\uvm_sequence_base.svh	/^  local bit wait_rel_default;$/;"	v
wait_trigger	$UVM_HOME\base\uvm_event.svh	/^  virtual task wait_trigger ();$/;"	t
wait_trigger_data	$UVM_HOME\base\uvm_event.svh	/^  virtual task wait_trigger_data (output uvm_object data);$/;"	t
waiters	$UVM_HOME\base\uvm_objection.svh	/^  int waiters;$/;"	v
warned	$UVM_HOME\base\uvm_callback.svh	/^    bit warned;$/;"	v
warning	$UVM_HOME\base\uvm_misc.svh	/^  bit          warning;$/;"	v
what__	$UVM_HOME\base\uvm_object.svh	/^                                                   int        what__, $/;"	v
what__	$UVM_HOME\base\uvm_object.svh	/^                                              int        what__,$/;"	v
what__	$UVM_HOME\macros\uvm_object_defines.svh	/^                                     int what__, \\$/;"	v
who	$UVM_HOME\base\uvm_callback.svh	/^         string who = "Executing ";$/;"	v
wildcard_index__	$UVM_HOME\macros\uvm_object_defines.svh	/^            bit wildcard_index__; \\$/;"	v
wildcard_index__	$UVM_HOME\macros\uvm_object_defines.svh	/^    bit wildcard_index__; \\$/;"	v
with_debug_info	$UVM_HOME\reg\uvm_reg.svh	/^   bit with_debug_info;$/;"	v
with_debug_info	$UVM_HOME\reg\uvm_reg_field.svh	/^   bit with_debug_info;$/;"	v
with_debug_info	$UVM_HOME\reg\uvm_vreg.svh	/^   bit with_debug_info;$/;"	v
with_debug_info	$UVM_HOME\reg\uvm_vreg_field.svh	/^   bit with_debug_info = 1'b0;$/;"	v
word_size	$UVM_HOME\base\uvm_packer.svh	/^  int   word_size     = 16; \/\/set up worksize for endianess$/;"	v
write	$UVM_HOME\base\uvm_resource.svh	/^  function void write(T t, uvm_object accessor = null);$/;"	f
write	$UVM_HOME\comps\uvm_algorithmic_comparator.svh	/^  function void write( input BEFORE b );$/;"	f
write	$UVM_HOME\macros\uvm_tlm_defines.svh	/^  function void write( input T t); \\$/;"	f
write	$UVM_HOME\reg\uvm_mem.svh	/^task uvm_mem::write(output uvm_status_e      status,$/;"	t
write	$UVM_HOME\reg\uvm_mem_mam.svh	/^task uvm_mem_region::write(output uvm_status_e       status,$/;"	t
write	$UVM_HOME\reg\uvm_reg.svh	/^task uvm_reg::write(output uvm_status_e      status,$/;"	t
write	$UVM_HOME\reg\uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::write(uvm_reg_item rw);$/;"	t
write	$UVM_HOME\reg\uvm_reg_field.svh	/^task uvm_reg_field::write(output uvm_status_e       status,$/;"	t
write	$UVM_HOME\reg\uvm_reg_indirect.svh	/^   virtual task write(output uvm_status_e      status,$/;"	t
write	$UVM_HOME\reg\uvm_reg_predictor.svh	/^  virtual function void write(BUSTYPE tr);$/;"	f
write	$UVM_HOME\reg\uvm_vreg.svh	/^task uvm_vreg::write(input  longint unsigned   idx,$/;"	t
write	$UVM_HOME\reg\uvm_vreg_field.svh	/^task uvm_vreg_field::write(input  longint unsigned    idx,$/;"	t
write	$UVM_HOME\seq\uvm_sequencer_analysis_fifo.svh	/^  function void write(input RSP t);$/;"	f
write	$UVM_HOME\tlm1\uvm_analysis_port.svh	/^  function void write (input T t);$/;"	f
write	$UVM_HOME\tlm1\uvm_tlm_fifos.svh	/^  function void write(input T t);$/;"	f
write	$UVM_HOME\tlm1\uvm_tlm_ifs.svh	/^  virtual function void write( input T1 t );$/;"	f
write_by_name	$UVM_HOME\base\uvm_resource_db.svh	/^  static function bit write_by_name(input string scope, input string name,$/;"	f
write_by_type	$UVM_HOME\base\uvm_resource_db.svh	/^  static function bit write_by_type(input string scope,$/;"	f
write_count	$UVM_HOME\base\uvm_resource.svh	/^    int unsigned write_count;$/;"	v
write_in_progress	$UVM_HOME\reg\uvm_vreg.svh	/^   local bit write_in_progress;$/;"	v
write_in_progress	$UVM_HOME\reg\uvm_vreg_field.svh	/^   local bit write_in_progress;$/;"	v
write_mem	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task write_mem(input  uvm_mem           mem,$/;"	t
write_mem_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::write_mem_by_name(output uvm_status_e  status,$/;"	t
write_reg	$UVM_HOME\reg\uvm_reg_sequence.svh	/^   virtual task write_reg(input  uvm_reg           rg,$/;"	t
write_reg_by_name	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::write_reg_by_name(output uvm_status_e   status,$/;"	t
write_time	$UVM_HOME\base\uvm_resource.svh	/^    time write_time;$/;"	v
writememh	$UVM_HOME\reg\uvm_reg_block.svh	/^task uvm_reg_block::writememh(string filename);$/;"	t
writes	$UVM_HOME\base\uvm_resource.svh	/^    int writes;$/;"	v
