Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu May 18 13:47:16 2023
| Host         : Cygnus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           42 |
| No           | No                    | Yes                    |              66 |           17 |
| No           | Yes                   | No                     |              44 |           14 |
| Yes          | No                    | No                     |              42 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              99 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |            Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  temp_clock         |                                     | vga_sync/hsync0                      |                1 |              1 |         1.00 |
|  temp_clock         |                                     | vga_sync/vsync0                      |                1 |              1 |         1.00 |
|  refresh_clock_BUFG |                                     | check_collision/collision            |                4 |              6 |         1.50 |
|  refresh_clock_BUFG | handle_movement/x_int[9]_i_1__0_n_0 |                                      |                3 |              6 |         2.00 |
|  refresh_clock_BUFG | enemy_movement/E[0]                 |                                      |                2 |              8 |         4.00 |
|  refresh_clock_BUFG | check_collision/deaths[7]_i_1_n_0   |                                      |                3 |              8 |         2.67 |
|  refresh_clock_BUFG | handle_firing/x_tmp                 |                                      |                4 |             10 |         2.50 |
|  refresh_clock_BUFG | handle_firing/x_int[9]_i_1__1_n_0   |                                      |                4 |             10 |         2.50 |
|  temp_clock         |                                     | vga_sync/vga_sync/SR[0]              |                3 |             10 |         3.33 |
|  temp_clock         | vga_sync/y_int                      | vga_sync/vga_sync/SR[0]              |                3 |             10 |         3.33 |
|  Clock_IBUF_BUFG    |                                     |                                      |                6 |             20 |         3.33 |
|  temp_clock         |                                     |                                      |                8 |             21 |         2.62 |
|  refresh_clock_BUFG |                                     | enemy_movement/x_int[31]_i_1_n_0     |                5 |             26 |         5.20 |
|  refresh_clock_BUFG | handle_movement/x_int[9]_i_1__0_n_0 | handle_movement/x_int[31]_i_1__0_n_0 |               13 |             26 |         2.00 |
|  refresh_clock_BUFG | enemy_movement/y_int[1]_i_1__0_n_0  | check_collision/collision            |                8 |             31 |         3.88 |
|  refresh_clock_BUFG | handle_firing/x_int0_carry__2_n_0   | check_collision/collision_reg_1      |                9 |             32 |         3.56 |
|  refresh_clock_BUFG |                                     |                                      |               28 |             50 |         1.79 |
|  Clock_IBUF_BUFG    |                                     | vga_sync/vga_sync/SR[0]              |               17 |             66 |         3.88 |
+---------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+


