

================================================================
== Vivado HLS Report for 'correlation_accel_v4_midEnd_1'
================================================================
* Date:           Thu Feb  9 13:42:54 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        correlation_accel_v4
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.50|      9.65|        1.06|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + ACCUMULATIONS    |    ?|    ?|        41|          1|          1|     ?|    yes   |
        | + LAST_ACCUM_LOOP  |   34|   34|        10|          5|          5|     6|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    313|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|    2765|   4060|
|Memory           |        0|      -|     448|     21|
|Multiplexer      |        -|      -|       -|    951|
|Register         |        -|      -|    1241|     55|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     14|    4454|   5400|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       4|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+
    |                        Instance                       |                       Module                      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U72  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U73  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U74  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U75  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U76  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U77  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U78  |correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v4_srem_32ns_4ns_32_36_U79           |correlation_accel_v4_srem_32ns_4ns_32_36           |        0|      0|  1330|  1330|
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+
    |Total                                                  |                                                   |        0|     14|  2765|  4060|
    +-------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+

    * Memory: 
    +------------------------------+-----------------------------------------+---------+----+----+------+-----+------+-------------+
    |            Memory            |                  Module                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+-----------------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_returnA_U                 |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnSquareA_U    |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnA_U          |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    |acc_returnB_U                 |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnSquareB_U    |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnB_U          |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnA_returnB_U  |correlation_accel_v4_midEnd_acc_returnA  |        0|  64|   3|     6|   32|     1|          192|
    +------------------------------+-----------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                         |                                         |        0| 448|  21|    42|  224|     7|         1344|
    +------------------------------+-----------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |column_index_fu_1112_p2  |     +    |      0|  0|  32|          32|           1|
    |i_2_fu_1100_p2           |     +    |      0|  0|   3|           3|           1|
    |i_fu_1077_p2             |     +    |      0|  0|  32|          32|           1|
    |tmp_i_9_fu_1056_p2       |     +    |      0|  0|  32|          32|           2|
    |tmp_i_fu_996_p2          |     +    |      0|  0|  32|          32|           2|
    |p_neg_i_fu_1009_p2       |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_i_fu_1028_p2     |     -    |      0|  0|  32|           1|          32|
    |upper_bound_fu_1048_p3   |  Select  |      0|  0|  32|           1|          32|
    |exitcond_i_fu_1094_p2    |   icmp   |      0|  0|   3|           3|           3|
    |tmp_1_i_fu_1061_p2       |   icmp   |      0|  0|  40|          32|          32|
    |tmp_9_i_fu_1066_p2       |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_219           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_372           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_705           |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 313|         204|         173|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_returnA_address0                 |   3|          6|    3|         18|
    |acc_returnA_address1                 |   3|          5|    3|         15|
    |acc_returnA_d1                       |  32|          3|   32|         96|
    |acc_returnB_address0                 |   3|          6|    3|         18|
    |acc_returnB_address1                 |   3|          5|    3|         15|
    |acc_returnB_d1                       |  32|          3|   32|         96|
    |acc_weight_returnA_address0          |   3|          6|    3|         18|
    |acc_weight_returnA_address1          |   3|          5|    3|         15|
    |acc_weight_returnA_d1                |  32|          3|   32|         96|
    |acc_weight_returnA_returnB_address0  |   3|          6|    3|         18|
    |acc_weight_returnA_returnB_address1  |   3|          5|    3|         15|
    |acc_weight_returnA_returnB_d1        |  32|          3|   32|         96|
    |acc_weight_returnB_address0          |   3|          6|    3|         18|
    |acc_weight_returnB_address1          |   3|          5|    3|         15|
    |acc_weight_returnB_d1                |  32|          3|   32|         96|
    |acc_weight_returnSquareA_address0    |   3|          6|    3|         18|
    |acc_weight_returnSquareA_address1    |   3|          5|    3|         15|
    |acc_weight_returnSquareA_d1          |  32|          3|   32|         96|
    |acc_weight_returnSquareB_address0    |   3|          6|    3|         18|
    |acc_weight_returnSquareB_address1    |   3|          5|    3|         15|
    |acc_weight_returnSquareB_d1          |  32|          3|   32|         96|
    |ap_NS_fsm                            |   6|         13|    1|         13|
    |ap_reg_ppiten_pp0_it40               |   1|          2|    1|          2|
    |column_index_i_reg_765               |  32|          2|   32|         64|
    |grp_fu_905_p0                        |  32|          6|   32|        192|
    |grp_fu_905_p1                        |  32|          6|   32|        192|
    |grp_fu_911_p0                        |  32|          5|   32|        160|
    |grp_fu_911_p1                        |  32|          5|   32|        160|
    |i1_i_phi_fu_794_p4                   |  32|          2|   32|         64|
    |i1_i_reg_790                         |  32|          2|   32|         64|
    |i2_i_phi_fu_897_p4                   |   3|          2|    3|          6|
    |i2_i_reg_893                         |   3|          2|    3|          6|
    |tmp_10_reg_777                       |  32|          2|   32|         64|
    |tmp_11_reg_802                       |  32|          2|   32|         64|
    |tmp_12_phi_fu_820_p4                 |  32|          2|   32|         64|
    |tmp_12_reg_815                       |  32|          2|   32|         64|
    |tmp_13_phi_fu_833_p4                 |  32|          2|   32|         64|
    |tmp_13_reg_828                       |  32|          2|   32|         64|
    |tmp_14_phi_fu_846_p4                 |  32|          2|   32|         64|
    |tmp_14_reg_841                       |  32|          2|   32|         64|
    |tmp_15_phi_fu_859_p4                 |  32|          2|   32|         64|
    |tmp_15_reg_854                       |  32|          2|   32|         64|
    |tmp_16_phi_fu_872_p4                 |  32|          2|   32|         64|
    |tmp_16_reg_867                       |  32|          2|   32|         64|
    |tmp_17_phi_fu_885_p4                 |  32|          2|   32|         64|
    |tmp_17_reg_880                       |  32|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 951|        173|  946|       2722|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |NUMBER_OF_DAYS_read_reg_1124                |  32|   0|   32|          0|
    |NUMBER_OF_INDICES_read_reg_1118             |  32|   0|   32|          0|
    |acc_returnA_addr_10_reg_1264                |   0|   0|    3|          3|
    |acc_returnA_addr_11_reg_1299                |   0|   0|    3|          3|
    |acc_returnA_addr_12_reg_1334                |   0|   0|    3|          3|
    |acc_returnA_addr_13_reg_1401                |   3|   0|    3|          0|
    |acc_returnA_addr_8_reg_1194                 |   0|   0|    3|          3|
    |acc_returnA_addr_9_reg_1229                 |   0|   0|    3|          3|
    |acc_returnA_addr_reg_1159                   |   0|   0|    3|          3|
    |acc_returnB_addr_10_reg_1244                |   0|   0|    3|          3|
    |acc_returnB_addr_11_reg_1279                |   0|   0|    3|          3|
    |acc_returnB_addr_12_reg_1314                |   0|   0|    3|          3|
    |acc_returnB_addr_13_reg_1419                |   3|   0|    3|          0|
    |acc_returnB_addr_8_reg_1174                 |   0|   0|    3|          3|
    |acc_returnB_addr_9_reg_1209                 |   0|   0|    3|          3|
    |acc_returnB_addr_reg_1139                   |   0|   0|    3|          3|
    |acc_weight_returnA_addr_10_reg_1274         |   0|   0|    3|          3|
    |acc_weight_returnA_addr_11_reg_1309         |   0|   0|    3|          3|
    |acc_weight_returnA_addr_12_reg_1344         |   0|   0|    3|          3|
    |acc_weight_returnA_addr_13_reg_1413         |   3|   0|    3|          0|
    |acc_weight_returnA_addr_8_reg_1204          |   0|   0|    3|          3|
    |acc_weight_returnA_addr_9_reg_1239          |   0|   0|    3|          3|
    |acc_weight_returnA_addr_reg_1169            |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_10_reg_1259  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_11_reg_1294  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_12_reg_1329  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_13_reg_1437  |   3|   0|    3|          0|
    |acc_weight_returnA_returnB_add_8_reg_1189   |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_9_reg_1224   |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_reg_1154     |   0|   0|    3|          3|
    |acc_weight_returnB_addr_10_reg_1254         |   0|   0|    3|          3|
    |acc_weight_returnB_addr_11_reg_1289         |   0|   0|    3|          3|
    |acc_weight_returnB_addr_12_reg_1324         |   0|   0|    3|          3|
    |acc_weight_returnB_addr_13_reg_1431         |   3|   0|    3|          0|
    |acc_weight_returnB_addr_8_reg_1184          |   0|   0|    3|          3|
    |acc_weight_returnB_addr_9_reg_1219          |   0|   0|    3|          3|
    |acc_weight_returnB_addr_reg_1149            |   0|   0|    3|          3|
    |acc_weight_returnSquareA_addr_10_reg_1269   |   0|   0|    3|          3|
    |acc_weight_returnSquareA_addr_11_reg_1304   |   0|   0|    3|          3|
    |acc_weight_returnSquareA_addr_12_reg_1339   |   0|   0|    3|          3|
    |acc_weight_returnSquareA_addr_13_reg_1407   |   3|   0|    3|          0|
    |acc_weight_returnSquareA_addr_8_reg_1199    |   0|   0|    3|          3|
    |acc_weight_returnSquareA_addr_9_reg_1234    |   0|   0|    3|          3|
    |acc_weight_returnSquareA_addr_reg_1164      |   0|   0|    3|          3|
    |acc_weight_returnSquareB_addr_10_reg_1249   |   0|   0|    3|          3|
    |acc_weight_returnSquareB_addr_11_reg_1284   |   0|   0|    3|          3|
    |acc_weight_returnSquareB_addr_12_reg_1319   |   0|   0|    3|          3|
    |acc_weight_returnSquareB_addr_13_reg_1425   |   3|   0|    3|          0|
    |acc_weight_returnSquareB_addr_8_reg_1179    |   0|   0|    3|          3|
    |acc_weight_returnSquareB_addr_9_reg_1214    |   0|   0|    3|          3|
    |acc_weight_returnSquareB_addr_reg_1144      |   0|   0|    3|          3|
    |ap_CS_fsm                                   |  12|   0|   12|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                       |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_i_reg_1443_pp1_it1    |   1|   0|    1|          0|
    |column_index_i_reg_765                      |  32|   0|   32|          0|
    |exitcond_i_reg_1443                         |   1|   0|    1|          0|
    |i1_i_reg_790                                |  32|   0|   32|          0|
    |i2_i_reg_893                                |   3|   0|    3|          0|
    |i_2_reg_1447                                |   3|   0|    3|          0|
    |i_reg_1356                                  |  32|   0|   32|          0|
    |reg_954                                     |  32|   0|   32|          0|
    |reg_960                                     |  32|   0|   32|          0|
    |reg_966                                     |  32|   0|   32|          0|
    |reg_972                                     |  32|   0|   32|          0|
    |reg_978                                     |  32|   0|   32|          0|
    |reg_984                                     |  32|   0|   32|          0|
    |reg_990                                     |  32|   0|   32|          0|
    |sum_returnA_reg_1496                        |  32|   0|   32|          0|
    |sum_returnB_reg_1511                        |  32|   0|   32|          0|
    |sum_weight_returnA_reg_1506                 |  32|   0|   32|          0|
    |sum_weight_returnB_reg_1521                 |  32|   0|   32|          0|
    |sum_weight_returnSquareA_reg_1501           |  32|   0|   32|          0|
    |sum_weight_returnSquareB_reg_1516           |  32|   0|   32|          0|
    |tmp_10_reg_777                              |  32|   0|   32|          0|
    |tmp_11_reg_802                              |  32|   0|   32|          0|
    |tmp_12_reg_815                              |  32|   0|   32|          0|
    |tmp_13_reg_828                              |  32|   0|   32|          0|
    |tmp_14_reg_841                              |  32|   0|   32|          0|
    |tmp_15_reg_854                              |  32|   0|   32|          0|
    |tmp_16_reg_867                              |  32|   0|   32|          0|
    |tmp_17_reg_880                              |  32|   0|   32|          0|
    |tmp_34_reg_1361                             |  32|   0|   32|          0|
    |tmp_35_reg_1366                             |  32|   0|   32|          0|
    |tmp_36_reg_1371                             |  32|   0|   32|          0|
    |tmp_37_reg_1376                             |  32|   0|   32|          0|
    |tmp_38_reg_1381                             |  32|   0|   32|          0|
    |tmp_39_reg_1386                             |  32|   0|   32|          0|
    |tmp_40_reg_1391                             |  32|   0|   32|          0|
    |tmp_41_reg_1396                             |  32|   0|   32|          0|
    |tmp_43_i_reg_1452                           |   3|   0|   64|         61|
    |tmp_9_i_reg_1352                            |   1|   0|    1|          0|
    |tmp_i_9_reg_1134                            |  32|   0|   32|          0|
    |upper_bound_reg_1129                        |  32|   0|   32|          0|
    |acc_returnA_addr_13_reg_1401                |   0|   3|    3|          0|
    |acc_returnB_addr_13_reg_1419                |   0|   3|    3|          0|
    |acc_weight_returnA_addr_13_reg_1413         |   0|   3|    3|          0|
    |acc_weight_returnA_returnB_add_13_reg_1437  |   0|   3|    3|          0|
    |acc_weight_returnB_addr_13_reg_1431         |   0|   3|    3|          0|
    |acc_weight_returnSquareA_addr_13_reg_1407   |   0|   3|    3|          0|
    |acc_weight_returnSquareB_addr_13_reg_1425   |   0|   3|    3|          0|
    |tmp_34_reg_1361                             |   0|  32|   32|          0|
    |tmp_9_i_reg_1352                            |   0|   2|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1241|  55| 1482|        187|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|ap_done                                | out |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |  correlation_accel_v4_midEnd.1 | return value |
|NUMBER_OF_DAYS_dout                    |  in |   32|   ap_fifo  |         NUMBER_OF_DAYS         |    pointer   |
|NUMBER_OF_DAYS_empty_n                 |  in |    1|   ap_fifo  |         NUMBER_OF_DAYS         |    pointer   |
|NUMBER_OF_DAYS_read                    | out |    1|   ap_fifo  |         NUMBER_OF_DAYS         |    pointer   |
|NUMBER_OF_INDICES_dout                 |  in |   32|   ap_fifo  |        NUMBER_OF_INDICES       |    pointer   |
|NUMBER_OF_INDICES_empty_n              |  in |    1|   ap_fifo  |        NUMBER_OF_INDICES       |    pointer   |
|NUMBER_OF_INDICES_read                 | out |    1|   ap_fifo  |        NUMBER_OF_INDICES       |    pointer   |
|ln_returnA_in_V_dout                   |  in |   32|   ap_fifo  |         ln_returnA_in_V        |    pointer   |
|ln_returnA_in_V_empty_n                |  in |    1|   ap_fifo  |         ln_returnA_in_V        |    pointer   |
|ln_returnA_in_V_read                   | out |    1|   ap_fifo  |         ln_returnA_in_V        |    pointer   |
|weight_returnSquareA_in_V_dout         |  in |   32|   ap_fifo  |    weight_returnSquareA_in_V   |    pointer   |
|weight_returnSquareA_in_V_empty_n      |  in |    1|   ap_fifo  |    weight_returnSquareA_in_V   |    pointer   |
|weight_returnSquareA_in_V_read         | out |    1|   ap_fifo  |    weight_returnSquareA_in_V   |    pointer   |
|weight_returnA_in_V_dout               |  in |   32|   ap_fifo  |       weight_returnA_in_V      |    pointer   |
|weight_returnA_in_V_empty_n            |  in |    1|   ap_fifo  |       weight_returnA_in_V      |    pointer   |
|weight_returnA_in_V_read               | out |    1|   ap_fifo  |       weight_returnA_in_V      |    pointer   |
|sum_weight_in_V_dout                   |  in |   32|   ap_fifo  |         sum_weight_in_V        |    pointer   |
|sum_weight_in_V_empty_n                |  in |    1|   ap_fifo  |         sum_weight_in_V        |    pointer   |
|sum_weight_in_V_read                   | out |    1|   ap_fifo  |         sum_weight_in_V        |    pointer   |
|ln_returnB_in_V_dout                   |  in |   32|   ap_fifo  |         ln_returnB_in_V        |    pointer   |
|ln_returnB_in_V_empty_n                |  in |    1|   ap_fifo  |         ln_returnB_in_V        |    pointer   |
|ln_returnB_in_V_read                   | out |    1|   ap_fifo  |         ln_returnB_in_V        |    pointer   |
|weight_returnSquareB_in_V_dout         |  in |   32|   ap_fifo  |    weight_returnSquareB_in_V   |    pointer   |
|weight_returnSquareB_in_V_empty_n      |  in |    1|   ap_fifo  |    weight_returnSquareB_in_V   |    pointer   |
|weight_returnSquareB_in_V_read         | out |    1|   ap_fifo  |    weight_returnSquareB_in_V   |    pointer   |
|weight_returnB_in_V_dout               |  in |   32|   ap_fifo  |       weight_returnB_in_V      |    pointer   |
|weight_returnB_in_V_empty_n            |  in |    1|   ap_fifo  |       weight_returnB_in_V      |    pointer   |
|weight_returnB_in_V_read               | out |    1|   ap_fifo  |       weight_returnB_in_V      |    pointer   |
|weight_returnA_returnB_in_V_dout       |  in |   32|   ap_fifo  |   weight_returnA_returnB_in_V  |    pointer   |
|weight_returnA_returnB_in_V_empty_n    |  in |    1|   ap_fifo  |   weight_returnA_returnB_in_V  |    pointer   |
|weight_returnA_returnB_in_V_read       | out |    1|   ap_fifo  |   weight_returnA_returnB_in_V  |    pointer   |
|sum_weight_out_V_din                   | out |   32|   ap_fifo  |        sum_weight_out_V        |    pointer   |
|sum_weight_out_V_full_n                |  in |    1|   ap_fifo  |        sum_weight_out_V        |    pointer   |
|sum_weight_out_V_write                 | out |    1|   ap_fifo  |        sum_weight_out_V        |    pointer   |
|sum_return_out_V_din                   | out |   32|   ap_fifo  |        sum_return_out_V        |    pointer   |
|sum_return_out_V_full_n                |  in |    1|   ap_fifo  |        sum_return_out_V        |    pointer   |
|sum_return_out_V_write                 | out |    1|   ap_fifo  |        sum_return_out_V        |    pointer   |
|sum_weight_returnSquare_out_V_din      | out |   32|   ap_fifo  |  sum_weight_returnSquare_out_V |    pointer   |
|sum_weight_returnSquare_out_V_full_n   |  in |    1|   ap_fifo  |  sum_weight_returnSquare_out_V |    pointer   |
|sum_weight_returnSquare_out_V_write    | out |    1|   ap_fifo  |  sum_weight_returnSquare_out_V |    pointer   |
|sum_weight_return_out_V_din            | out |   32|   ap_fifo  |     sum_weight_return_out_V    |    pointer   |
|sum_weight_return_out_V_full_n         |  in |    1|   ap_fifo  |     sum_weight_return_out_V    |    pointer   |
|sum_weight_return_out_V_write          | out |    1|   ap_fifo  |     sum_weight_return_out_V    |    pointer   |
|sum_weight_returnA_returnB_out_din     | out |   32|   ap_fifo  | sum_weight_returnA_returnB_out |    pointer   |
|sum_weight_returnA_returnB_out_full_n  |  in |    1|   ap_fifo  | sum_weight_returnA_returnB_out |    pointer   |
|sum_weight_returnA_returnB_out_write   | out |    1|   ap_fifo  | sum_weight_returnA_returnB_out |    pointer   |
|sum_returnA_out_V_din                  | out |   32|   ap_fifo  |        sum_returnA_out_V       |    pointer   |
|sum_returnA_out_V_full_n               |  in |    1|   ap_fifo  |        sum_returnA_out_V       |    pointer   |
|sum_returnA_out_V_write                | out |    1|   ap_fifo  |        sum_returnA_out_V       |    pointer   |
|sum_weight_returnSquareA_out_V_din     | out |   32|   ap_fifo  | sum_weight_returnSquareA_out_V |    pointer   |
|sum_weight_returnSquareA_out_V_full_n  |  in |    1|   ap_fifo  | sum_weight_returnSquareA_out_V |    pointer   |
|sum_weight_returnSquareA_out_V_write   | out |    1|   ap_fifo  | sum_weight_returnSquareA_out_V |    pointer   |
|sum_weight_returnA_out_V_din           | out |   32|   ap_fifo  |    sum_weight_returnA_out_V    |    pointer   |
|sum_weight_returnA_out_V_full_n        |  in |    1|   ap_fifo  |    sum_weight_returnA_out_V    |    pointer   |
|sum_weight_returnA_out_V_write         | out |    1|   ap_fifo  |    sum_weight_returnA_out_V    |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

