
Xmega32A4U_Board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00802000  000034e8  0000357c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000012d  00802022  00802022  0000359e  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  000035a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000010b  00000000  00000000  00003cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00003dfb  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000760  00000000  00000000  00003e30  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000090c5  00000000  00000000  00004590  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000017bb  00000000  00000000  0000d655  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007901  00000000  00000000  0000ee10  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000020f4  00000000  00000000  00016714  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00027959  00000000  00000000  00018808  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004814  00000000  00000000  00040161  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000750  00000000  00000000  00044978  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00009a3b  00000000  00000000  000450c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	43 c1       	rjmp	.+646    	; 0x288 <__ctors_end>
       2:	00 00       	nop
       4:	5e c1       	rjmp	.+700    	; 0x2c2 <__bad_interrupt>
       6:	00 00       	nop
       8:	5c c1       	rjmp	.+696    	; 0x2c2 <__bad_interrupt>
       a:	00 00       	nop
       c:	5a c1       	rjmp	.+692    	; 0x2c2 <__bad_interrupt>
       e:	00 00       	nop
      10:	58 c1       	rjmp	.+688    	; 0x2c2 <__bad_interrupt>
      12:	00 00       	nop
      14:	56 c1       	rjmp	.+684    	; 0x2c2 <__bad_interrupt>
      16:	00 00       	nop
      18:	54 c1       	rjmp	.+680    	; 0x2c2 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	52 c1       	rjmp	.+676    	; 0x2c2 <__bad_interrupt>
      1e:	00 00       	nop
      20:	50 c1       	rjmp	.+672    	; 0x2c2 <__bad_interrupt>
      22:	00 00       	nop
      24:	4e c1       	rjmp	.+668    	; 0x2c2 <__bad_interrupt>
      26:	00 00       	nop
      28:	0c 94 2f 11 	jmp	0x225e	; 0x225e <__vector_10>
      2c:	a5 c3       	rjmp	.+1866   	; 0x778 <__vector_11>
      2e:	00 00       	nop
      30:	48 c1       	rjmp	.+656    	; 0x2c2 <__bad_interrupt>
      32:	00 00       	nop
      34:	46 c1       	rjmp	.+652    	; 0x2c2 <__bad_interrupt>
      36:	00 00       	nop
      38:	7d c4       	rjmp	.+2298   	; 0x934 <__vector_14>
      3a:	00 00       	nop
      3c:	b1 c4       	rjmp	.+2402   	; 0x9a0 <__vector_15>
      3e:	00 00       	nop
      40:	e5 c4       	rjmp	.+2506   	; 0xa0c <__vector_16>
      42:	00 00       	nop
      44:	19 c5       	rjmp	.+2610   	; 0xa78 <__vector_17>
      46:	00 00       	nop
      48:	4d c5       	rjmp	.+2714   	; 0xae4 <__vector_18>
      4a:	00 00       	nop
      4c:	81 c5       	rjmp	.+2818   	; 0xb50 <__vector_19>
      4e:	00 00       	nop
      50:	b5 c5       	rjmp	.+2922   	; 0xbbc <__vector_20>
      52:	00 00       	nop
      54:	e9 c5       	rjmp	.+3026   	; 0xc28 <__vector_21>
      56:	00 00       	nop
      58:	1d c6       	rjmp	.+3130   	; 0xc94 <__vector_22>
      5a:	00 00       	nop
      5c:	51 c6       	rjmp	.+3234   	; 0xd00 <__vector_23>
      5e:	00 00       	nop
      60:	30 c1       	rjmp	.+608    	; 0x2c2 <__bad_interrupt>
      62:	00 00       	nop
      64:	2e c1       	rjmp	.+604    	; 0x2c2 <__bad_interrupt>
      66:	00 00       	nop
      68:	2c c1       	rjmp	.+600    	; 0x2c2 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2a c1       	rjmp	.+596    	; 0x2c2 <__bad_interrupt>
      6e:	00 00       	nop
      70:	28 c1       	rjmp	.+592    	; 0x2c2 <__bad_interrupt>
      72:	00 00       	nop
      74:	26 c1       	rjmp	.+588    	; 0x2c2 <__bad_interrupt>
      76:	00 00       	nop
      78:	24 c1       	rjmp	.+584    	; 0x2c2 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	22 c1       	rjmp	.+580    	; 0x2c2 <__bad_interrupt>
      7e:	00 00       	nop
      80:	20 c1       	rjmp	.+576    	; 0x2c2 <__bad_interrupt>
      82:	00 00       	nop
      84:	1e c1       	rjmp	.+572    	; 0x2c2 <__bad_interrupt>
      86:	00 00       	nop
      88:	1c c1       	rjmp	.+568    	; 0x2c2 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1a c1       	rjmp	.+564    	; 0x2c2 <__bad_interrupt>
      8e:	00 00       	nop
      90:	18 c1       	rjmp	.+560    	; 0x2c2 <__bad_interrupt>
      92:	00 00       	nop
      94:	16 c1       	rjmp	.+556    	; 0x2c2 <__bad_interrupt>
      96:	00 00       	nop
      98:	14 c1       	rjmp	.+552    	; 0x2c2 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	12 c1       	rjmp	.+548    	; 0x2c2 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	10 c1       	rjmp	.+544    	; 0x2c2 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	0e c1       	rjmp	.+540    	; 0x2c2 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	0c c1       	rjmp	.+536    	; 0x2c2 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	0a c1       	rjmp	.+532    	; 0x2c2 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	08 c1       	rjmp	.+528    	; 0x2c2 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	06 c1       	rjmp	.+524    	; 0x2c2 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	04 c1       	rjmp	.+520    	; 0x2c2 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 d2 08 	jmp	0x11a4	; 0x11a4 <__vector_47>
      c0:	0c 94 08 09 	jmp	0x1210	; 0x1210 <__vector_48>
      c4:	0c 94 3e 09 	jmp	0x127c	; 0x127c <__vector_49>
      c8:	0c 94 74 09 	jmp	0x12e8	; 0x12e8 <__vector_50>
      cc:	0c 94 aa 09 	jmp	0x1354	; 0x1354 <__vector_51>
      d0:	0c 94 e0 09 	jmp	0x13c0	; 0x13c0 <__vector_52>
      d4:	f6 c0       	rjmp	.+492    	; 0x2c2 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	f4 c0       	rjmp	.+488    	; 0x2c2 <__bad_interrupt>
      da:	00 00       	nop
      dc:	f2 c0       	rjmp	.+484    	; 0x2c2 <__bad_interrupt>
      de:	00 00       	nop
      e0:	f0 c0       	rjmp	.+480    	; 0x2c2 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ee c0       	rjmp	.+476    	; 0x2c2 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	0c 94 0f 11 	jmp	0x221e	; 0x221e <__vector_58>
      ec:	ea c0       	rjmp	.+468    	; 0x2c2 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	e8 c0       	rjmp	.+464    	; 0x2c2 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	e6 c0       	rjmp	.+460    	; 0x2c2 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	e4 c0       	rjmp	.+456    	; 0x2c2 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e2 c0       	rjmp	.+452    	; 0x2c2 <__bad_interrupt>
      fe:	00 00       	nop
     100:	e0 c0       	rjmp	.+448    	; 0x2c2 <__bad_interrupt>
     102:	00 00       	nop
     104:	de c0       	rjmp	.+444    	; 0x2c2 <__bad_interrupt>
     106:	00 00       	nop
     108:	dc c0       	rjmp	.+440    	; 0x2c2 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	da c0       	rjmp	.+436    	; 0x2c2 <__bad_interrupt>
     10e:	00 00       	nop
     110:	d8 c0       	rjmp	.+432    	; 0x2c2 <__bad_interrupt>
     112:	00 00       	nop
     114:	d6 c0       	rjmp	.+428    	; 0x2c2 <__bad_interrupt>
     116:	00 00       	nop
     118:	d4 c0       	rjmp	.+424    	; 0x2c2 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	d2 c0       	rjmp	.+420    	; 0x2c2 <__bad_interrupt>
     11e:	00 00       	nop
     120:	d0 c0       	rjmp	.+416    	; 0x2c2 <__bad_interrupt>
     122:	00 00       	nop
     124:	ce c0       	rjmp	.+412    	; 0x2c2 <__bad_interrupt>
     126:	00 00       	nop
     128:	cc c0       	rjmp	.+408    	; 0x2c2 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	ca c0       	rjmp	.+404    	; 0x2c2 <__bad_interrupt>
     12e:	00 00       	nop
     130:	c8 c0       	rjmp	.+400    	; 0x2c2 <__bad_interrupt>
     132:	00 00       	nop
     134:	1b c6       	rjmp	.+3126   	; 0xd6c <__vector_77>
     136:	00 00       	nop
     138:	4f c6       	rjmp	.+3230   	; 0xdd8 <__vector_78>
     13a:	00 00       	nop
     13c:	83 c6       	rjmp	.+3334   	; 0xe44 <__vector_79>
     13e:	00 00       	nop
     140:	b7 c6       	rjmp	.+3438   	; 0xeb0 <__vector_80>
     142:	00 00       	nop
     144:	eb c6       	rjmp	.+3542   	; 0xf1c <__vector_81>
     146:	00 00       	nop
     148:	1f c7       	rjmp	.+3646   	; 0xf88 <__vector_82>
     14a:	00 00       	nop
     14c:	53 c7       	rjmp	.+3750   	; 0xff4 <__vector_83>
     14e:	00 00       	nop
     150:	87 c7       	rjmp	.+3854   	; 0x1060 <__vector_84>
     152:	00 00       	nop
     154:	bb c7       	rjmp	.+3958   	; 0x10cc <__vector_85>
     156:	00 00       	nop
     158:	ef c7       	rjmp	.+4062   	; 0x1138 <__vector_86>
     15a:	00 00       	nop
     15c:	b2 c0       	rjmp	.+356    	; 0x2c2 <__bad_interrupt>
     15e:	00 00       	nop
     160:	0c 94 ad 10 	jmp	0x215a	; 0x215a <__vector_88>
     164:	ae c0       	rjmp	.+348    	; 0x2c2 <__bad_interrupt>
     166:	00 00       	nop
     168:	ac c0       	rjmp	.+344    	; 0x2c2 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	aa c0       	rjmp	.+340    	; 0x2c2 <__bad_interrupt>
     16e:	00 00       	nop
     170:	a8 c0       	rjmp	.+336    	; 0x2c2 <__bad_interrupt>
     172:	00 00       	nop
     174:	a6 c0       	rjmp	.+332    	; 0x2c2 <__bad_interrupt>
     176:	00 00       	nop
     178:	a4 c0       	rjmp	.+328    	; 0x2c2 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a2 c0       	rjmp	.+324    	; 0x2c2 <__bad_interrupt>
     17e:	00 00       	nop
     180:	a0 c0       	rjmp	.+320    	; 0x2c2 <__bad_interrupt>
     182:	00 00       	nop
     184:	9e c0       	rjmp	.+316    	; 0x2c2 <__bad_interrupt>
     186:	00 00       	nop
     188:	9c c0       	rjmp	.+312    	; 0x2c2 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	9a c0       	rjmp	.+308    	; 0x2c2 <__bad_interrupt>
     18e:	00 00       	nop
     190:	98 c0       	rjmp	.+304    	; 0x2c2 <__bad_interrupt>
     192:	00 00       	nop
     194:	96 c0       	rjmp	.+300    	; 0x2c2 <__bad_interrupt>
     196:	00 00       	nop
     198:	94 c0       	rjmp	.+296    	; 0x2c2 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	92 c0       	rjmp	.+292    	; 0x2c2 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	90 c0       	rjmp	.+288    	; 0x2c2 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	8e c0       	rjmp	.+284    	; 0x2c2 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	8c c0       	rjmp	.+280    	; 0x2c2 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	8a c0       	rjmp	.+276    	; 0x2c2 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	88 c0       	rjmp	.+272    	; 0x2c2 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	86 c0       	rjmp	.+268    	; 0x2c2 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	84 c0       	rjmp	.+264    	; 0x2c2 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	82 c0       	rjmp	.+260    	; 0x2c2 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	80 c0       	rjmp	.+256    	; 0x2c2 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	7e c0       	rjmp	.+252    	; 0x2c2 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	7c c0       	rjmp	.+248    	; 0x2c2 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	7a c0       	rjmp	.+244    	; 0x2c2 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	78 c0       	rjmp	.+240    	; 0x2c2 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	76 c0       	rjmp	.+236    	; 0x2c2 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	74 c0       	rjmp	.+232    	; 0x2c2 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	72 c0       	rjmp	.+228    	; 0x2c2 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	70 c0       	rjmp	.+224    	; 0x2c2 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	6e c0       	rjmp	.+220    	; 0x2c2 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	6c c0       	rjmp	.+216    	; 0x2c2 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	6a c0       	rjmp	.+212    	; 0x2c2 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	68 c0       	rjmp	.+208    	; 0x2c2 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	66 c0       	rjmp	.+204    	; 0x2c2 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	64 c0       	rjmp	.+200    	; 0x2c2 <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	15 12       	cpse	r1, r21
     1fe:	1b 12       	cpse	r1, r27
     200:	13 12       	cpse	r1, r19
     202:	23 12       	cpse	r2, r19
     204:	4a 12       	cpse	r4, r26
     206:	4a 12       	cpse	r4, r26
     208:	4a 12       	cpse	r4, r26
     20a:	27 12       	cpse	r2, r23
     20c:	4a 12       	cpse	r4, r26
     20e:	4a 12       	cpse	r4, r26
     210:	4a 12       	cpse	r4, r26
     212:	4a 12       	cpse	r4, r26
     214:	4a 12       	cpse	r4, r26
     216:	4a 12       	cpse	r4, r26
     218:	4a 12       	cpse	r4, r26
     21a:	4a 12       	cpse	r4, r26
     21c:	4a 12       	cpse	r4, r26
     21e:	4a 12       	cpse	r4, r26
     220:	4a 12       	cpse	r4, r26
     222:	06 12       	cpse	r0, r22
     224:	4a 12       	cpse	r4, r26
     226:	4a 12       	cpse	r4, r26
     228:	4a 12       	cpse	r4, r26
     22a:	4a 12       	cpse	r4, r26
     22c:	4a 12       	cpse	r4, r26
     22e:	4a 12       	cpse	r4, r26
     230:	4a 12       	cpse	r4, r26
     232:	4a 12       	cpse	r4, r26
     234:	4a 12       	cpse	r4, r26
     236:	1d 12       	cpse	r1, r29
     238:	21 12       	cpse	r2, r17
     23a:	1f 12       	cpse	r1, r31
     23c:	4a 12       	cpse	r4, r26
     23e:	4a 12       	cpse	r4, r26
     240:	4a 12       	cpse	r4, r26
     242:	4a 12       	cpse	r4, r26
     244:	4a 12       	cpse	r4, r26
     246:	4a 12       	cpse	r4, r26
     248:	4a 12       	cpse	r4, r26
     24a:	2d 12       	cpse	r2, r29
     24c:	30 12       	cpse	r3, r16
     24e:	36 12       	cpse	r3, r22
     250:	39 12       	cpse	r3, r25
     252:	33 12       	cpse	r3, r19
     254:	4a 12       	cpse	r4, r26
     256:	4a 12       	cpse	r4, r26
     258:	4a 12       	cpse	r4, r26
     25a:	4a 12       	cpse	r4, r26
     25c:	4a 12       	cpse	r4, r26
     25e:	25 12       	cpse	r2, r21
     260:	4a 12       	cpse	r4, r26
     262:	4a 12       	cpse	r4, r26
     264:	4a 12       	cpse	r4, r26
     266:	4a 12       	cpse	r4, r26
     268:	4a 12       	cpse	r4, r26
     26a:	4a 12       	cpse	r4, r26
     26c:	4a 12       	cpse	r4, r26
     26e:	4a 12       	cpse	r4, r26
     270:	4a 12       	cpse	r4, r26
     272:	3c 12       	cpse	r3, r28
     274:	3f 12       	cpse	r3, r31
     276:	45 12       	cpse	r4, r21
     278:	42 12       	cpse	r4, r18
     27a:	4a 12       	cpse	r4, r26
     27c:	4a 12       	cpse	r4, r26
     27e:	4a 12       	cpse	r4, r26
     280:	4a 12       	cpse	r4, r26
     282:	4a 12       	cpse	r4, r26
     284:	4a 12       	cpse	r4, r26
     286:	48 12       	cpse	r4, r24

00000288 <__ctors_end>:
     288:	11 24       	eor	r1, r1
     28a:	1f be       	out	0x3f, r1	; 63
     28c:	cf ef       	ldi	r28, 0xFF	; 255
     28e:	df e2       	ldi	r29, 0x2F	; 47
     290:	de bf       	out	0x3e, r29	; 62
     292:	cd bf       	out	0x3d, r28	; 61

00000294 <__do_copy_data>:
     294:	10 e2       	ldi	r17, 0x20	; 32
     296:	a0 e0       	ldi	r26, 0x00	; 0
     298:	b0 e2       	ldi	r27, 0x20	; 32
     29a:	e8 ee       	ldi	r30, 0xE8	; 232
     29c:	f4 e3       	ldi	r31, 0x34	; 52
     29e:	02 c0       	rjmp	.+4      	; 0x2a4 <__do_copy_data+0x10>
     2a0:	05 90       	lpm	r0, Z+
     2a2:	0d 92       	st	X+, r0
     2a4:	a2 32       	cpi	r26, 0x22	; 34
     2a6:	b1 07       	cpc	r27, r17
     2a8:	d9 f7       	brne	.-10     	; 0x2a0 <__do_copy_data+0xc>

000002aa <__do_clear_bss>:
     2aa:	21 e2       	ldi	r18, 0x21	; 33
     2ac:	a2 e2       	ldi	r26, 0x22	; 34
     2ae:	b0 e2       	ldi	r27, 0x20	; 32
     2b0:	01 c0       	rjmp	.+2      	; 0x2b4 <.do_clear_bss_start>

000002b2 <.do_clear_bss_loop>:
     2b2:	1d 92       	st	X+, r1

000002b4 <.do_clear_bss_start>:
     2b4:	af 34       	cpi	r26, 0x4F	; 79
     2b6:	b2 07       	cpc	r27, r18
     2b8:	e1 f7       	brne	.-8      	; 0x2b2 <.do_clear_bss_loop>
     2ba:	0e 94 c0 18 	call	0x3180	; 0x3180 <main>
     2be:	0c 94 72 1a 	jmp	0x34e4	; 0x34e4 <_exit>

000002c2 <__bad_interrupt>:
     2c2:	9e ce       	rjmp	.-708    	; 0x0 <__vectors>

000002c4 <cpu_irq_save>:
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     2c4:	cf 93       	push	r28
     2c6:	df 93       	push	r29
     2c8:	1f 92       	push	r1
     2ca:	cd b7       	in	r28, 0x3d	; 61
     2cc:	de b7       	in	r29, 0x3e	; 62
     2ce:	8f e3       	ldi	r24, 0x3F	; 63
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	fc 01       	movw	r30, r24
     2d4:	80 81       	ld	r24, Z
     2d6:	89 83       	std	Y+1, r24	; 0x01
     2d8:	f8 94       	cli
     2da:	89 81       	ldd	r24, Y+1	; 0x01
     2dc:	0f 90       	pop	r0
     2de:	df 91       	pop	r29
     2e0:	cf 91       	pop	r28
     2e2:	08 95       	ret

000002e4 <cpu_irq_restore>:
     2e4:	cf 93       	push	r28
     2e6:	df 93       	push	r29
     2e8:	1f 92       	push	r1
     2ea:	cd b7       	in	r28, 0x3d	; 61
     2ec:	de b7       	in	r29, 0x3e	; 62
     2ee:	89 83       	std	Y+1, r24	; 0x01
     2f0:	8f e3       	ldi	r24, 0x3F	; 63
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	29 81       	ldd	r18, Y+1	; 0x01
     2f6:	fc 01       	movw	r30, r24
     2f8:	20 83       	st	Z, r18
     2fa:	0f 90       	pop	r0
     2fc:	df 91       	pop	r29
     2fe:	cf 91       	pop	r28
     300:	08 95       	ret

00000302 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     302:	cf 93       	push	r28
     304:	df 93       	push	r29
     306:	00 d0       	rcall	.+0      	; 0x308 <sysclk_enable_module+0x6>
     308:	00 d0       	rcall	.+0      	; 0x30a <sysclk_enable_module+0x8>
     30a:	cd b7       	in	r28, 0x3d	; 61
     30c:	de b7       	in	r29, 0x3e	; 62
     30e:	8a 83       	std	Y+2, r24	; 0x02
     310:	9b 83       	std	Y+3, r25	; 0x03
     312:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
     314:	d7 df       	rcall	.-82     	; 0x2c4 <cpu_irq_save>
     316:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     318:	8a 81       	ldd	r24, Y+2	; 0x02
     31a:	9b 81       	ldd	r25, Y+3	; 0x03
     31c:	80 59       	subi	r24, 0x90	; 144
     31e:	9f 4f       	sbci	r25, 0xFF	; 255
     320:	2a 81       	ldd	r18, Y+2	; 0x02
     322:	3b 81       	ldd	r19, Y+3	; 0x03
     324:	20 59       	subi	r18, 0x90	; 144
     326:	3f 4f       	sbci	r19, 0xFF	; 255
     328:	f9 01       	movw	r30, r18
     32a:	20 81       	ld	r18, Z
     32c:	32 2f       	mov	r19, r18
     32e:	2c 81       	ldd	r18, Y+4	; 0x04
     330:	20 95       	com	r18
     332:	23 23       	and	r18, r19
     334:	fc 01       	movw	r30, r24
     336:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	d4 df       	rcall	.-88     	; 0x2e4 <cpu_irq_restore>
}
     33c:	24 96       	adiw	r28, 0x04	; 4
     33e:	cd bf       	out	0x3d, r28	; 61
     340:	de bf       	out	0x3e, r29	; 62
     342:	df 91       	pop	r29
     344:	cf 91       	pop	r28
     346:	08 95       	ret

00000348 <ioport_set_pin_low>:
	}

	/* Clear any set SPI mode flags and set them to the user-specified mode */
	spi->CTRL = (spi->CTRL & ~SPI_MODE_gm) |
			((flags << SPI_MODE_gp) & SPI_MODE_gm);
}
     348:	cf 93       	push	r28
     34a:	df 93       	push	r29
     34c:	cd b7       	in	r28, 0x3d	; 61
     34e:	de b7       	in	r29, 0x3e	; 62
     350:	2a 97       	sbiw	r28, 0x0a	; 10
     352:	cd bf       	out	0x3d, r28	; 61
     354:	de bf       	out	0x3e, r29	; 62
     356:	8a 87       	std	Y+10, r24	; 0x0a
     358:	8a 85       	ldd	r24, Y+10	; 0x0a
     35a:	89 83       	std	Y+1, r24	; 0x01
     35c:	1a 82       	std	Y+2, r1	; 0x02
     35e:	89 81       	ldd	r24, Y+1	; 0x01
     360:	8b 83       	std	Y+3, r24	; 0x03
     362:	8b 81       	ldd	r24, Y+3	; 0x03
     364:	8c 83       	std	Y+4, r24	; 0x04
     366:	8c 81       	ldd	r24, Y+4	; 0x04
     368:	86 95       	lsr	r24
     36a:	86 95       	lsr	r24
     36c:	86 95       	lsr	r24
     36e:	8d 83       	std	Y+5, r24	; 0x05
     370:	8d 81       	ldd	r24, Y+5	; 0x05
     372:	88 2f       	mov	r24, r24
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	88 0f       	add	r24, r24
     378:	99 1f       	adc	r25, r25
     37a:	82 95       	swap	r24
     37c:	92 95       	swap	r25
     37e:	90 7f       	andi	r25, 0xF0	; 240
     380:	98 27       	eor	r25, r24
     382:	80 7f       	andi	r24, 0xF0	; 240
     384:	98 27       	eor	r25, r24
     386:	9a 5f       	subi	r25, 0xFA	; 250
     388:	8e 83       	std	Y+6, r24	; 0x06
     38a:	9f 83       	std	Y+7, r25	; 0x07
     38c:	8a 81       	ldd	r24, Y+2	; 0x02
     38e:	88 23       	and	r24, r24
     390:	a9 f0       	breq	.+42     	; 0x3bc <ioport_set_pin_low+0x74>
     392:	89 81       	ldd	r24, Y+1	; 0x01
     394:	88 87       	std	Y+8, r24	; 0x08
     396:	88 85       	ldd	r24, Y+8	; 0x08
     398:	88 2f       	mov	r24, r24
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	9c 01       	movw	r18, r24
     39e:	27 70       	andi	r18, 0x07	; 7
     3a0:	33 27       	eor	r19, r19
     3a2:	81 e0       	ldi	r24, 0x01	; 1
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	02 c0       	rjmp	.+4      	; 0x3ac <ioport_set_pin_low+0x64>
     3a8:	88 0f       	add	r24, r24
     3aa:	99 1f       	adc	r25, r25
     3ac:	2a 95       	dec	r18
     3ae:	e2 f7       	brpl	.-8      	; 0x3a8 <ioport_set_pin_low+0x60>
     3b0:	28 2f       	mov	r18, r24
     3b2:	8e 81       	ldd	r24, Y+6	; 0x06
     3b4:	9f 81       	ldd	r25, Y+7	; 0x07
     3b6:	fc 01       	movw	r30, r24
     3b8:	25 83       	std	Z+5, r18	; 0x05
     3ba:	14 c0       	rjmp	.+40     	; 0x3e4 <ioport_set_pin_low+0x9c>
     3bc:	89 81       	ldd	r24, Y+1	; 0x01
     3be:	89 87       	std	Y+9, r24	; 0x09
     3c0:	89 85       	ldd	r24, Y+9	; 0x09
     3c2:	88 2f       	mov	r24, r24
     3c4:	90 e0       	ldi	r25, 0x00	; 0
     3c6:	9c 01       	movw	r18, r24
     3c8:	27 70       	andi	r18, 0x07	; 7
     3ca:	33 27       	eor	r19, r19
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <ioport_set_pin_low+0x8e>
     3d2:	88 0f       	add	r24, r24
     3d4:	99 1f       	adc	r25, r25
     3d6:	2a 95       	dec	r18
     3d8:	e2 f7       	brpl	.-8      	; 0x3d2 <ioport_set_pin_low+0x8a>
     3da:	28 2f       	mov	r18, r24
     3dc:	8e 81       	ldd	r24, Y+6	; 0x06
     3de:	9f 81       	ldd	r25, Y+7	; 0x07
     3e0:	fc 01       	movw	r30, r24
     3e2:	26 83       	std	Z+6, r18	; 0x06
     3e4:	2a 96       	adiw	r28, 0x0a	; 10
     3e6:	cd bf       	out	0x3d, r28	; 61
     3e8:	de bf       	out	0x3e, r29	; 62
     3ea:	df 91       	pop	r29
     3ec:	cf 91       	pop	r28
     3ee:	08 95       	ret

000003f0 <ioport_set_pin_high>:
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
     3f4:	cd b7       	in	r28, 0x3d	; 61
     3f6:	de b7       	in	r29, 0x3e	; 62
     3f8:	2a 97       	sbiw	r28, 0x0a	; 10
     3fa:	cd bf       	out	0x3d, r28	; 61
     3fc:	de bf       	out	0x3e, r29	; 62
     3fe:	8a 87       	std	Y+10, r24	; 0x0a
     400:	8a 85       	ldd	r24, Y+10	; 0x0a
     402:	89 83       	std	Y+1, r24	; 0x01
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	8a 83       	std	Y+2, r24	; 0x02
     408:	89 81       	ldd	r24, Y+1	; 0x01
     40a:	8b 83       	std	Y+3, r24	; 0x03
     40c:	8b 81       	ldd	r24, Y+3	; 0x03
     40e:	8c 83       	std	Y+4, r24	; 0x04
     410:	8c 81       	ldd	r24, Y+4	; 0x04
     412:	86 95       	lsr	r24
     414:	86 95       	lsr	r24
     416:	86 95       	lsr	r24
     418:	8d 83       	std	Y+5, r24	; 0x05
     41a:	8d 81       	ldd	r24, Y+5	; 0x05
     41c:	88 2f       	mov	r24, r24
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	88 0f       	add	r24, r24
     422:	99 1f       	adc	r25, r25
     424:	82 95       	swap	r24
     426:	92 95       	swap	r25
     428:	90 7f       	andi	r25, 0xF0	; 240
     42a:	98 27       	eor	r25, r24
     42c:	80 7f       	andi	r24, 0xF0	; 240
     42e:	98 27       	eor	r25, r24
     430:	9a 5f       	subi	r25, 0xFA	; 250
     432:	8e 83       	std	Y+6, r24	; 0x06
     434:	9f 83       	std	Y+7, r25	; 0x07
     436:	8a 81       	ldd	r24, Y+2	; 0x02
     438:	88 23       	and	r24, r24
     43a:	a9 f0       	breq	.+42     	; 0x466 <ioport_set_pin_high+0x76>
     43c:	89 81       	ldd	r24, Y+1	; 0x01
     43e:	88 87       	std	Y+8, r24	; 0x08
     440:	88 85       	ldd	r24, Y+8	; 0x08
     442:	88 2f       	mov	r24, r24
     444:	90 e0       	ldi	r25, 0x00	; 0
     446:	9c 01       	movw	r18, r24
     448:	27 70       	andi	r18, 0x07	; 7
     44a:	33 27       	eor	r19, r19
     44c:	81 e0       	ldi	r24, 0x01	; 1
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	02 c0       	rjmp	.+4      	; 0x456 <ioport_set_pin_high+0x66>
     452:	88 0f       	add	r24, r24
     454:	99 1f       	adc	r25, r25
     456:	2a 95       	dec	r18
     458:	e2 f7       	brpl	.-8      	; 0x452 <ioport_set_pin_high+0x62>
     45a:	28 2f       	mov	r18, r24
     45c:	8e 81       	ldd	r24, Y+6	; 0x06
     45e:	9f 81       	ldd	r25, Y+7	; 0x07
     460:	fc 01       	movw	r30, r24
     462:	25 83       	std	Z+5, r18	; 0x05
     464:	14 c0       	rjmp	.+40     	; 0x48e <ioport_set_pin_high+0x9e>
     466:	89 81       	ldd	r24, Y+1	; 0x01
     468:	89 87       	std	Y+9, r24	; 0x09
     46a:	89 85       	ldd	r24, Y+9	; 0x09
     46c:	88 2f       	mov	r24, r24
     46e:	90 e0       	ldi	r25, 0x00	; 0
     470:	9c 01       	movw	r18, r24
     472:	27 70       	andi	r18, 0x07	; 7
     474:	33 27       	eor	r19, r19
     476:	81 e0       	ldi	r24, 0x01	; 1
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	02 c0       	rjmp	.+4      	; 0x480 <ioport_set_pin_high+0x90>
     47c:	88 0f       	add	r24, r24
     47e:	99 1f       	adc	r25, r25
     480:	2a 95       	dec	r18
     482:	e2 f7       	brpl	.-8      	; 0x47c <ioport_set_pin_high+0x8c>
     484:	28 2f       	mov	r18, r24
     486:	8e 81       	ldd	r24, Y+6	; 0x06
     488:	9f 81       	ldd	r25, Y+7	; 0x07
     48a:	fc 01       	movw	r30, r24
     48c:	26 83       	std	Z+6, r18	; 0x06
     48e:	2a 96       	adiw	r28, 0x0a	; 10
     490:	cd bf       	out	0x3d, r28	; 61
     492:	de bf       	out	0x3e, r29	; 62
     494:	df 91       	pop	r29
     496:	cf 91       	pop	r28
     498:	08 95       	ret

0000049a <spi_put>:
     49a:	cf 93       	push	r28
     49c:	df 93       	push	r29
     49e:	00 d0       	rcall	.+0      	; 0x4a0 <spi_put+0x6>
     4a0:	1f 92       	push	r1
     4a2:	cd b7       	in	r28, 0x3d	; 61
     4a4:	de b7       	in	r29, 0x3e	; 62
     4a6:	89 83       	std	Y+1, r24	; 0x01
     4a8:	9a 83       	std	Y+2, r25	; 0x02
     4aa:	6b 83       	std	Y+3, r22	; 0x03
     4ac:	89 81       	ldd	r24, Y+1	; 0x01
     4ae:	9a 81       	ldd	r25, Y+2	; 0x02
     4b0:	2b 81       	ldd	r18, Y+3	; 0x03
     4b2:	fc 01       	movw	r30, r24
     4b4:	23 83       	std	Z+3, r18	; 0x03
     4b6:	23 96       	adiw	r28, 0x03	; 3
     4b8:	cd bf       	out	0x3d, r28	; 61
     4ba:	de bf       	out	0x3e, r29	; 62
     4bc:	df 91       	pop	r29
     4be:	cf 91       	pop	r28
     4c0:	08 95       	ret

000004c2 <spi_get>:
     4c2:	cf 93       	push	r28
     4c4:	df 93       	push	r29
     4c6:	00 d0       	rcall	.+0      	; 0x4c8 <spi_get+0x6>
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
     4cc:	89 83       	std	Y+1, r24	; 0x01
     4ce:	9a 83       	std	Y+2, r25	; 0x02
     4d0:	89 81       	ldd	r24, Y+1	; 0x01
     4d2:	9a 81       	ldd	r25, Y+2	; 0x02
     4d4:	fc 01       	movw	r30, r24
     4d6:	83 81       	ldd	r24, Z+3	; 0x03
     4d8:	0f 90       	pop	r0
     4da:	0f 90       	pop	r0
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	08 95       	ret

000004e2 <spi_is_tx_ok>:
     4e2:	cf 93       	push	r28
     4e4:	df 93       	push	r29
     4e6:	00 d0       	rcall	.+0      	; 0x4e8 <spi_is_tx_ok+0x6>
     4e8:	cd b7       	in	r28, 0x3d	; 61
     4ea:	de b7       	in	r29, 0x3e	; 62
     4ec:	89 83       	std	Y+1, r24	; 0x01
     4ee:	9a 83       	std	Y+2, r25	; 0x02
     4f0:	89 81       	ldd	r24, Y+1	; 0x01
     4f2:	9a 81       	ldd	r25, Y+2	; 0x02
     4f4:	fc 01       	movw	r30, r24
     4f6:	82 81       	ldd	r24, Z+2	; 0x02
     4f8:	88 1f       	adc	r24, r24
     4fa:	88 27       	eor	r24, r24
     4fc:	88 1f       	adc	r24, r24
     4fe:	0f 90       	pop	r0
     500:	0f 90       	pop	r0
     502:	df 91       	pop	r29
     504:	cf 91       	pop	r28
     506:	08 95       	ret

00000508 <spi_read_single>:
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
     50c:	00 d0       	rcall	.+0      	; 0x50e <spi_read_single+0x6>
     50e:	00 d0       	rcall	.+0      	; 0x510 <spi_read_single+0x8>
     510:	cd b7       	in	r28, 0x3d	; 61
     512:	de b7       	in	r29, 0x3e	; 62
     514:	89 83       	std	Y+1, r24	; 0x01
     516:	9a 83       	std	Y+2, r25	; 0x02
     518:	6b 83       	std	Y+3, r22	; 0x03
     51a:	7c 83       	std	Y+4, r23	; 0x04
     51c:	89 81       	ldd	r24, Y+1	; 0x01
     51e:	9a 81       	ldd	r25, Y+2	; 0x02
     520:	d0 df       	rcall	.-96     	; 0x4c2 <spi_get>
     522:	28 2f       	mov	r18, r24
     524:	8b 81       	ldd	r24, Y+3	; 0x03
     526:	9c 81       	ldd	r25, Y+4	; 0x04
     528:	fc 01       	movw	r30, r24
     52a:	20 83       	st	Z, r18
     52c:	24 96       	adiw	r28, 0x04	; 4
     52e:	cd bf       	out	0x3d, r28	; 61
     530:	de bf       	out	0x3e, r29	; 62
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	08 95       	ret

00000538 <spi_is_rx_full>:
     538:	cf 93       	push	r28
     53a:	df 93       	push	r29
     53c:	00 d0       	rcall	.+0      	; 0x53e <spi_is_rx_full+0x6>
     53e:	cd b7       	in	r28, 0x3d	; 61
     540:	de b7       	in	r29, 0x3e	; 62
     542:	89 83       	std	Y+1, r24	; 0x01
     544:	9a 83       	std	Y+2, r25	; 0x02
     546:	89 81       	ldd	r24, Y+1	; 0x01
     548:	9a 81       	ldd	r25, Y+2	; 0x02
     54a:	cb df       	rcall	.-106    	; 0x4e2 <spi_is_tx_ok>
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <spi_write_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
     556:	cf 93       	push	r28
     558:	df 93       	push	r29
     55a:	cd b7       	in	r28, 0x3d	; 61
     55c:	de b7       	in	r29, 0x3e	; 62
     55e:	29 97       	sbiw	r28, 0x09	; 9
     560:	cd bf       	out	0x3d, r28	; 61
     562:	de bf       	out	0x3e, r29	; 62
     564:	8c 83       	std	Y+4, r24	; 0x04
     566:	9d 83       	std	Y+5, r25	; 0x05
     568:	6e 83       	std	Y+6, r22	; 0x06
     56a:	7f 83       	std	Y+7, r23	; 0x07
     56c:	48 87       	std	Y+8, r20	; 0x08
     56e:	59 87       	std	Y+9, r21	; 0x09
	while (len--) {
     570:	1b c0       	rjmp	.+54     	; 0x5a8 <spi_write_packet+0x52>
		spi_write_single(spi, *data++);
     572:	8e 81       	ldd	r24, Y+6	; 0x06
     574:	9f 81       	ldd	r25, Y+7	; 0x07
     576:	fc 01       	movw	r30, r24
     578:	20 81       	ld	r18, Z
     57a:	8e 81       	ldd	r24, Y+6	; 0x06
     57c:	9f 81       	ldd	r25, Y+7	; 0x07
     57e:	01 96       	adiw	r24, 0x01	; 1
     580:	8e 83       	std	Y+6, r24	; 0x06
     582:	9f 83       	std	Y+7, r25	; 0x07
     584:	8c 81       	ldd	r24, Y+4	; 0x04
     586:	9d 81       	ldd	r25, Y+5	; 0x05
     588:	89 83       	std	Y+1, r24	; 0x01
     58a:	9a 83       	std	Y+2, r25	; 0x02
     58c:	2b 83       	std	Y+3, r18	; 0x03
 * \param data The data byte to be loaded
 *
 */
__always_inline static void spi_write_single(SPI_t *spi, uint8_t data)
{
	spi_put(spi,data);
     58e:	89 81       	ldd	r24, Y+1	; 0x01
     590:	9a 81       	ldd	r25, Y+2	; 0x02
     592:	6b 81       	ldd	r22, Y+3	; 0x03
     594:	82 df       	rcall	.-252    	; 0x49a <spi_put>
		
		while (!spi_is_rx_full(spi)) {
     596:	00 00       	nop
     598:	8c 81       	ldd	r24, Y+4	; 0x04
     59a:	9d 81       	ldd	r25, Y+5	; 0x05
     59c:	cd df       	rcall	.-102    	; 0x538 <spi_is_rx_full>
     59e:	98 2f       	mov	r25, r24
     5a0:	81 e0       	ldi	r24, 0x01	; 1
     5a2:	89 27       	eor	r24, r25
     5a4:	88 23       	and	r24, r24
     5a6:	c1 f7       	brne	.-16     	; 0x598 <spi_write_packet+0x42>
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
	while (len--) {
     5a8:	21 e0       	ldi	r18, 0x01	; 1
     5aa:	88 85       	ldd	r24, Y+8	; 0x08
     5ac:	99 85       	ldd	r25, Y+9	; 0x09
     5ae:	00 97       	sbiw	r24, 0x00	; 0
     5b0:	09 f4       	brne	.+2      	; 0x5b4 <spi_write_packet+0x5e>
     5b2:	20 e0       	ldi	r18, 0x00	; 0
     5b4:	88 85       	ldd	r24, Y+8	; 0x08
     5b6:	99 85       	ldd	r25, Y+9	; 0x09
     5b8:	01 97       	sbiw	r24, 0x01	; 1
     5ba:	88 87       	std	Y+8, r24	; 0x08
     5bc:	99 87       	std	Y+9, r25	; 0x09
     5be:	22 23       	and	r18, r18
     5c0:	c1 f6       	brne	.-80     	; 0x572 <spi_write_packet+0x1c>
		
		while (!spi_is_rx_full(spi)) {
		}
	}
	
	return STATUS_OK;
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	90 e0       	ldi	r25, 0x00	; 0
}
     5c6:	29 96       	adiw	r28, 0x09	; 9
     5c8:	cd bf       	out	0x3d, r28	; 61
     5ca:	de bf       	out	0x3e, r29	; 62
     5cc:	df 91       	pop	r29
     5ce:	cf 91       	pop	r28
     5d0:	08 95       	ret

000005d2 <spi_read_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
     5d2:	cf 93       	push	r28
     5d4:	df 93       	push	r29
     5d6:	cd b7       	in	r28, 0x3d	; 61
     5d8:	de b7       	in	r29, 0x3e	; 62
     5da:	29 97       	sbiw	r28, 0x09	; 9
     5dc:	cd bf       	out	0x3d, r28	; 61
     5de:	de bf       	out	0x3e, r29	; 62
     5e0:	8c 83       	std	Y+4, r24	; 0x04
     5e2:	9d 83       	std	Y+5, r25	; 0x05
     5e4:	6e 83       	std	Y+6, r22	; 0x06
     5e6:	7f 83       	std	Y+7, r23	; 0x07
     5e8:	48 87       	std	Y+8, r20	; 0x08
     5ea:	59 87       	std	Y+9, r21	; 0x09
	while (len--) {
     5ec:	1e c0       	rjmp	.+60     	; 0x62a <spi_read_packet+0x58>
     5ee:	8c 81       	ldd	r24, Y+4	; 0x04
     5f0:	9d 81       	ldd	r25, Y+5	; 0x05
     5f2:	89 83       	std	Y+1, r24	; 0x01
     5f4:	9a 83       	std	Y+2, r25	; 0x02
     5f6:	8f ef       	ldi	r24, 0xFF	; 255
     5f8:	8b 83       	std	Y+3, r24	; 0x03
     5fa:	89 81       	ldd	r24, Y+1	; 0x01
     5fc:	9a 81       	ldd	r25, Y+2	; 0x02
     5fe:	6b 81       	ldd	r22, Y+3	; 0x03
     600:	4c df       	rcall	.-360    	; 0x49a <spi_put>
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY); //Dummy write

		while (!spi_is_rx_full(spi)) {
     602:	00 00       	nop
     604:	8c 81       	ldd	r24, Y+4	; 0x04
     606:	9d 81       	ldd	r25, Y+5	; 0x05
     608:	97 df       	rcall	.-210    	; 0x538 <spi_is_rx_full>
     60a:	98 2f       	mov	r25, r24
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	89 27       	eor	r24, r25
     610:	88 23       	and	r24, r24
     612:	c1 f7       	brne	.-16     	; 0x604 <spi_read_packet+0x32>
		}
		
		spi_read_single(spi, data);
     614:	2e 81       	ldd	r18, Y+6	; 0x06
     616:	3f 81       	ldd	r19, Y+7	; 0x07
     618:	8c 81       	ldd	r24, Y+4	; 0x04
     61a:	9d 81       	ldd	r25, Y+5	; 0x05
     61c:	b9 01       	movw	r22, r18
     61e:	74 df       	rcall	.-280    	; 0x508 <spi_read_single>
		data++;
     620:	8e 81       	ldd	r24, Y+6	; 0x06
     622:	9f 81       	ldd	r25, Y+7	; 0x07
     624:	01 96       	adiw	r24, 0x01	; 1
     626:	8e 83       	std	Y+6, r24	; 0x06
     628:	9f 83       	std	Y+7, r25	; 0x07
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
	while (len--) {
     62a:	21 e0       	ldi	r18, 0x01	; 1
     62c:	88 85       	ldd	r24, Y+8	; 0x08
     62e:	99 85       	ldd	r25, Y+9	; 0x09
     630:	00 97       	sbiw	r24, 0x00	; 0
     632:	09 f4       	brne	.+2      	; 0x636 <spi_read_packet+0x64>
     634:	20 e0       	ldi	r18, 0x00	; 0
     636:	88 85       	ldd	r24, Y+8	; 0x08
     638:	99 85       	ldd	r25, Y+9	; 0x09
     63a:	01 97       	sbiw	r24, 0x01	; 1
     63c:	88 87       	std	Y+8, r24	; 0x08
     63e:	99 87       	std	Y+9, r25	; 0x09
     640:	22 23       	and	r18, r18
     642:	a9 f6       	brne	.-86     	; 0x5ee <spi_read_packet+0x1c>
		
		spi_read_single(spi, data);
		data++;
	}
	
	return STATUS_OK;
     644:	80 e0       	ldi	r24, 0x00	; 0
     646:	90 e0       	ldi	r25, 0x00	; 0
}
     648:	29 96       	adiw	r28, 0x09	; 9
     64a:	cd bf       	out	0x3d, r28	; 61
     64c:	de bf       	out	0x3e, r29	; 62
     64e:	df 91       	pop	r29
     650:	cf 91       	pop	r28
     652:	08 95       	ret

00000654 <spi_select_device>:
 * \param spi Base address of the SPI instance.
 * \param device SPI device
 *
 */
void spi_select_device(SPI_t *spi, struct spi_device *device)
{
     654:	cf 93       	push	r28
     656:	df 93       	push	r29
     658:	00 d0       	rcall	.+0      	; 0x65a <spi_select_device+0x6>
     65a:	00 d0       	rcall	.+0      	; 0x65c <spi_select_device+0x8>
     65c:	cd b7       	in	r28, 0x3d	; 61
     65e:	de b7       	in	r29, 0x3e	; 62
     660:	89 83       	std	Y+1, r24	; 0x01
     662:	9a 83       	std	Y+2, r25	; 0x02
     664:	6b 83       	std	Y+3, r22	; 0x03
     666:	7c 83       	std	Y+4, r23	; 0x04
	ioport_set_pin_low(device->id);
     668:	8b 81       	ldd	r24, Y+3	; 0x03
     66a:	9c 81       	ldd	r25, Y+4	; 0x04
     66c:	fc 01       	movw	r30, r24
     66e:	80 81       	ld	r24, Z
     670:	6b de       	rcall	.-810    	; 0x348 <ioport_set_pin_low>
}
     672:	24 96       	adiw	r28, 0x04	; 4
     674:	cd bf       	out	0x3d, r28	; 61
     676:	de bf       	out	0x3e, r29	; 62
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	08 95       	ret

0000067e <spi_deselect_device>:
 * \param device SPI device
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
void spi_deselect_device(SPI_t *spi, struct spi_device *device)
{
     67e:	cf 93       	push	r28
     680:	df 93       	push	r29
     682:	00 d0       	rcall	.+0      	; 0x684 <spi_deselect_device+0x6>
     684:	00 d0       	rcall	.+0      	; 0x686 <spi_deselect_device+0x8>
     686:	cd b7       	in	r28, 0x3d	; 61
     688:	de b7       	in	r29, 0x3e	; 62
     68a:	89 83       	std	Y+1, r24	; 0x01
     68c:	9a 83       	std	Y+2, r25	; 0x02
     68e:	6b 83       	std	Y+3, r22	; 0x03
     690:	7c 83       	std	Y+4, r23	; 0x04
	ioport_set_pin_high(device->id);
     692:	8b 81       	ldd	r24, Y+3	; 0x03
     694:	9c 81       	ldd	r25, Y+4	; 0x04
     696:	fc 01       	movw	r30, r24
     698:	80 81       	ld	r24, Z
     69a:	aa de       	rcall	.-684    	; 0x3f0 <ioport_set_pin_high>
}
     69c:	24 96       	adiw	r28, 0x04	; 4
     69e:	cd bf       	out	0x3d, r28	; 61
     6a0:	de bf       	out	0x3e, r29	; 62
     6a2:	df 91       	pop	r29
     6a4:	cf 91       	pop	r28
     6a6:	08 95       	ret

000006a8 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     6a8:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     6aa:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     6ac:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     6ae:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     6b0:	60 83       	st	Z, r22
	ret                             // Return to caller
     6b2:	08 95       	ret

000006b4 <cpu_irq_save>:
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
}
     6b4:	cf 93       	push	r28
     6b6:	df 93       	push	r29
     6b8:	1f 92       	push	r1
     6ba:	cd b7       	in	r28, 0x3d	; 61
     6bc:	de b7       	in	r29, 0x3e	; 62
     6be:	8f e3       	ldi	r24, 0x3F	; 63
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	fc 01       	movw	r30, r24
     6c4:	80 81       	ld	r24, Z
     6c6:	89 83       	std	Y+1, r24	; 0x01
     6c8:	f8 94       	cli
     6ca:	89 81       	ldd	r24, Y+1	; 0x01
     6cc:	0f 90       	pop	r0
     6ce:	df 91       	pop	r29
     6d0:	cf 91       	pop	r28
     6d2:	08 95       	ret

000006d4 <cpu_irq_restore>:
     6d4:	cf 93       	push	r28
     6d6:	df 93       	push	r29
     6d8:	1f 92       	push	r1
     6da:	cd b7       	in	r28, 0x3d	; 61
     6dc:	de b7       	in	r29, 0x3e	; 62
     6de:	89 83       	std	Y+1, r24	; 0x01
     6e0:	8f e3       	ldi	r24, 0x3F	; 63
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	29 81       	ldd	r18, Y+1	; 0x01
     6e6:	fc 01       	movw	r30, r24
     6e8:	20 83       	st	Z, r18
     6ea:	0f 90       	pop	r0
     6ec:	df 91       	pop	r29
     6ee:	cf 91       	pop	r28
     6f0:	08 95       	ret

000006f2 <sleepmgr_lock_mode>:
     6f2:	cf 93       	push	r28
     6f4:	df 93       	push	r29
     6f6:	00 d0       	rcall	.+0      	; 0x6f8 <sleepmgr_lock_mode+0x6>
     6f8:	1f 92       	push	r1
     6fa:	cd b7       	in	r28, 0x3d	; 61
     6fc:	de b7       	in	r29, 0x3e	; 62
     6fe:	8a 83       	std	Y+2, r24	; 0x02
     700:	9b 83       	std	Y+3, r25	; 0x03
     702:	d8 df       	rcall	.-80     	; 0x6b4 <cpu_irq_save>
     704:	89 83       	std	Y+1, r24	; 0x01
     706:	8a 81       	ldd	r24, Y+2	; 0x02
     708:	9b 81       	ldd	r25, Y+3	; 0x03
     70a:	8e 58       	subi	r24, 0x8E	; 142
     70c:	9f 4d       	sbci	r25, 0xDF	; 223
     70e:	fc 01       	movw	r30, r24
     710:	80 81       	ld	r24, Z
     712:	28 2f       	mov	r18, r24
     714:	2f 5f       	subi	r18, 0xFF	; 255
     716:	8a 81       	ldd	r24, Y+2	; 0x02
     718:	9b 81       	ldd	r25, Y+3	; 0x03
     71a:	8e 58       	subi	r24, 0x8E	; 142
     71c:	9f 4d       	sbci	r25, 0xDF	; 223
     71e:	fc 01       	movw	r30, r24
     720:	20 83       	st	Z, r18
     722:	89 81       	ldd	r24, Y+1	; 0x01
     724:	d7 df       	rcall	.-82     	; 0x6d4 <cpu_irq_restore>
     726:	23 96       	adiw	r28, 0x03	; 3
     728:	cd bf       	out	0x3d, r28	; 61
     72a:	de bf       	out	0x3e, r29	; 62
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	08 95       	ret

00000732 <rtc_init>:
 *
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
     732:	cf 93       	push	r28
     734:	df 93       	push	r29
     736:	cd b7       	in	r28, 0x3d	; 61
     738:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     73a:	64 e0       	ldi	r22, 0x04	; 4
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	e0 dd       	rcall	.-1088   	; 0x302 <sysclk_enable_module>
	RTC.PER = 0xFFFF;
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	94 e0       	ldi	r25, 0x04	; 4
     746:	2f ef       	ldi	r18, 0xFF	; 255
     748:	3f ef       	ldi	r19, 0xFF	; 255
     74a:	fc 01       	movw	r30, r24
     74c:	22 87       	std	Z+10, r18	; 0x0a
     74e:	33 87       	std	Z+11, r19	; 0x0b
	RTC.CNT = 0;
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	94 e0       	ldi	r25, 0x04	; 4
     754:	fc 01       	movw	r30, r24
     756:	10 86       	std	Z+8, r1	; 0x08
     758:	11 86       	std	Z+9, r1	; 0x09
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
     75a:	83 e0       	ldi	r24, 0x03	; 3
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	c9 df       	rcall	.-110    	; 0x6f2 <sleepmgr_lock_mode>
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     760:	80 e0       	ldi	r24, 0x00	; 0
     762:	94 e0       	ldi	r25, 0x04	; 4
     764:	23 e0       	ldi	r18, 0x03	; 3
     766:	fc 01       	movw	r30, r24
     768:	22 83       	std	Z+2, r18	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     76a:	80 e0       	ldi	r24, 0x00	; 0
     76c:	94 e0       	ldi	r25, 0x04	; 4
     76e:	fc 01       	movw	r30, r24
     770:	10 82       	st	Z, r1
}
     772:	df 91       	pop	r29
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
     778:	1f 92       	push	r1
     77a:	0f 92       	push	r0
     77c:	00 90 3f 00 	lds	r0, 0x003F
     780:	0f 92       	push	r0
     782:	11 24       	eor	r1, r1
     784:	2f 93       	push	r18
     786:	3f 93       	push	r19
     788:	4f 93       	push	r20
     78a:	5f 93       	push	r21
     78c:	6f 93       	push	r22
     78e:	7f 93       	push	r23
     790:	8f 93       	push	r24
     792:	9f 93       	push	r25
     794:	af 93       	push	r26
     796:	bf 93       	push	r27
     798:	ef 93       	push	r30
     79a:	ff 93       	push	r31
     79c:	cf 93       	push	r28
     79e:	df 93       	push	r29
     7a0:	cd b7       	in	r28, 0x3d	; 61
     7a2:	de b7       	in	r29, 0x3e	; 62
     7a4:	28 97       	sbiw	r28, 0x08	; 8
     7a6:	cd bf       	out	0x3d, r28	; 61
     7a8:	de bf       	out	0x3e, r29	; 62
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
     7aa:	20 91 78 20 	lds	r18, 0x2078
     7ae:	30 91 79 20 	lds	r19, 0x2079
     7b2:	80 91 7a 20 	lds	r24, 0x207A
     7b6:	90 91 7b 20 	lds	r25, 0x207B
     7ba:	28 17       	cp	r18, r24
     7bc:	39 07       	cpc	r19, r25
     7be:	08 f4       	brcc	.+2      	; 0x7c2 <__vector_11+0x4a>
     7c0:	63 c0       	rjmp	.+198    	; 0x888 <__vector_11+0x110>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     7c2:	80 e0       	ldi	r24, 0x00	; 0
     7c4:	94 e0       	ldi	r25, 0x04	; 4
     7c6:	23 e0       	ldi	r18, 0x03	; 3
     7c8:	fc 01       	movw	r30, r24
     7ca:	22 83       	std	Z+2, r18	; 0x02
		if (rtc_data.callback) {
     7cc:	80 91 7e 20 	lds	r24, 0x207E
     7d0:	90 91 7f 20 	lds	r25, 0x207F
     7d4:	00 97       	sbiw	r24, 0x00	; 0
     7d6:	09 f4       	brne	.+2      	; 0x7da <__vector_11+0x62>
     7d8:	57 c0       	rjmp	.+174    	; 0x888 <__vector_11+0x110>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     7da:	80 91 78 20 	lds	r24, 0x2078
     7de:	90 91 79 20 	lds	r25, 0x2079
     7e2:	cc 01       	movw	r24, r24
     7e4:	a0 e0       	ldi	r26, 0x00	; 0
     7e6:	b0 e0       	ldi	r27, 0x00	; 0
     7e8:	ac 01       	movw	r20, r24
     7ea:	33 27       	eor	r19, r19
     7ec:	22 27       	eor	r18, r18
					| RTC.CNT;
     7ee:	80 e0       	ldi	r24, 0x00	; 0
     7f0:	94 e0       	ldi	r25, 0x04	; 4
     7f2:	fc 01       	movw	r30, r24
     7f4:	80 85       	ldd	r24, Z+8	; 0x08
     7f6:	91 85       	ldd	r25, Z+9	; 0x09
     7f8:	cc 01       	movw	r24, r24
     7fa:	a0 e0       	ldi	r26, 0x00	; 0
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     7fe:	82 2b       	or	r24, r18
     800:	93 2b       	or	r25, r19
     802:	a4 2b       	or	r26, r20
     804:	b5 2b       	or	r27, r21
     806:	89 83       	std	Y+1, r24	; 0x01
     808:	9a 83       	std	Y+2, r25	; 0x02
     80a:	ab 83       	std	Y+3, r26	; 0x03
     80c:	bc 83       	std	Y+4, r27	; 0x04
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     80e:	80 91 7a 20 	lds	r24, 0x207A
     812:	90 91 7b 20 	lds	r25, 0x207B
     816:	cc 01       	movw	r24, r24
     818:	a0 e0       	ldi	r26, 0x00	; 0
     81a:	b0 e0       	ldi	r27, 0x00	; 0
     81c:	ac 01       	movw	r20, r24
     81e:	33 27       	eor	r19, r19
     820:	22 27       	eor	r18, r18
					| rtc_data.alarm_low;
     822:	80 91 7c 20 	lds	r24, 0x207C
     826:	90 91 7d 20 	lds	r25, 0x207D
     82a:	cc 01       	movw	r24, r24
     82c:	a0 e0       	ldi	r26, 0x00	; 0
     82e:	b0 e0       	ldi	r27, 0x00	; 0
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     830:	82 2b       	or	r24, r18
     832:	93 2b       	or	r25, r19
     834:	a4 2b       	or	r26, r20
     836:	b5 2b       	or	r27, r21
     838:	8d 83       	std	Y+5, r24	; 0x05
     83a:	9e 83       	std	Y+6, r25	; 0x06
     83c:	af 83       	std	Y+7, r26	; 0x07
     83e:	b8 87       	std	Y+8, r27	; 0x08
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
     840:	2d 81       	ldd	r18, Y+5	; 0x05
     842:	3e 81       	ldd	r19, Y+6	; 0x06
     844:	4f 81       	ldd	r20, Y+7	; 0x07
     846:	58 85       	ldd	r21, Y+8	; 0x08
     848:	89 81       	ldd	r24, Y+1	; 0x01
     84a:	9a 81       	ldd	r25, Y+2	; 0x02
     84c:	ab 81       	ldd	r26, Y+3	; 0x03
     84e:	bc 81       	ldd	r27, Y+4	; 0x04
     850:	28 17       	cp	r18, r24
     852:	39 07       	cpc	r19, r25
     854:	4a 07       	cpc	r20, r26
     856:	5b 07       	cpc	r21, r27
     858:	58 f0       	brcs	.+22     	; 0x870 <__vector_11+0xf8>
				count = alarm + 1;
     85a:	8d 81       	ldd	r24, Y+5	; 0x05
     85c:	9e 81       	ldd	r25, Y+6	; 0x06
     85e:	af 81       	ldd	r26, Y+7	; 0x07
     860:	b8 85       	ldd	r27, Y+8	; 0x08
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	a1 1d       	adc	r26, r1
     866:	b1 1d       	adc	r27, r1
     868:	89 83       	std	Y+1, r24	; 0x01
     86a:	9a 83       	std	Y+2, r25	; 0x02
     86c:	ab 83       	std	Y+3, r26	; 0x03
     86e:	bc 83       	std	Y+4, r27	; 0x04
			rtc_data.callback(count);
     870:	20 91 7e 20 	lds	r18, 0x207E
     874:	30 91 7f 20 	lds	r19, 0x207F
     878:	89 81       	ldd	r24, Y+1	; 0x01
     87a:	9a 81       	ldd	r25, Y+2	; 0x02
     87c:	ab 81       	ldd	r26, Y+3	; 0x03
     87e:	bc 81       	ldd	r27, Y+4	; 0x04
     880:	bc 01       	movw	r22, r24
     882:	cd 01       	movw	r24, r26
     884:	f9 01       	movw	r30, r18
     886:	09 95       	icall
		}
	}
}
     888:	28 96       	adiw	r28, 0x08	; 8
     88a:	cd bf       	out	0x3d, r28	; 61
     88c:	de bf       	out	0x3e, r29	; 62
     88e:	df 91       	pop	r29
     890:	cf 91       	pop	r28
     892:	ff 91       	pop	r31
     894:	ef 91       	pop	r30
     896:	bf 91       	pop	r27
     898:	af 91       	pop	r26
     89a:	9f 91       	pop	r25
     89c:	8f 91       	pop	r24
     89e:	7f 91       	pop	r23
     8a0:	6f 91       	pop	r22
     8a2:	5f 91       	pop	r21
     8a4:	4f 91       	pop	r20
     8a6:	3f 91       	pop	r19
     8a8:	2f 91       	pop	r18
     8aa:	0f 90       	pop	r0
     8ac:	00 92 3f 00 	sts	0x003F, r0
     8b0:	0f 90       	pop	r0
     8b2:	1f 90       	pop	r1
     8b4:	18 95       	reti

000008b6 <cpu_irq_save>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
     8b6:	cf 93       	push	r28
     8b8:	df 93       	push	r29
     8ba:	1f 92       	push	r1
     8bc:	cd b7       	in	r28, 0x3d	; 61
     8be:	de b7       	in	r29, 0x3e	; 62
     8c0:	8f e3       	ldi	r24, 0x3F	; 63
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	fc 01       	movw	r30, r24
     8c6:	80 81       	ld	r24, Z
     8c8:	89 83       	std	Y+1, r24	; 0x01
     8ca:	f8 94       	cli
     8cc:	89 81       	ldd	r24, Y+1	; 0x01
     8ce:	0f 90       	pop	r0
     8d0:	df 91       	pop	r29
     8d2:	cf 91       	pop	r28
     8d4:	08 95       	ret

000008d6 <cpu_irq_restore>:
     8d6:	cf 93       	push	r28
     8d8:	df 93       	push	r29
     8da:	1f 92       	push	r1
     8dc:	cd b7       	in	r28, 0x3d	; 61
     8de:	de b7       	in	r29, 0x3e	; 62
     8e0:	89 83       	std	Y+1, r24	; 0x01
     8e2:	8f e3       	ldi	r24, 0x3F	; 63
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	29 81       	ldd	r18, Y+1	; 0x01
     8e8:	fc 01       	movw	r30, r24
     8ea:	20 83       	st	Z, r18
     8ec:	0f 90       	pop	r0
     8ee:	df 91       	pop	r29
     8f0:	cf 91       	pop	r28
     8f2:	08 95       	ret

000008f4 <sleepmgr_lock_mode>:
     8f4:	cf 93       	push	r28
     8f6:	df 93       	push	r29
     8f8:	00 d0       	rcall	.+0      	; 0x8fa <sleepmgr_lock_mode+0x6>
     8fa:	1f 92       	push	r1
     8fc:	cd b7       	in	r28, 0x3d	; 61
     8fe:	de b7       	in	r29, 0x3e	; 62
     900:	8a 83       	std	Y+2, r24	; 0x02
     902:	9b 83       	std	Y+3, r25	; 0x03
     904:	d8 df       	rcall	.-80     	; 0x8b6 <cpu_irq_save>
     906:	89 83       	std	Y+1, r24	; 0x01
     908:	8a 81       	ldd	r24, Y+2	; 0x02
     90a:	9b 81       	ldd	r25, Y+3	; 0x03
     90c:	8e 58       	subi	r24, 0x8E	; 142
     90e:	9f 4d       	sbci	r25, 0xDF	; 223
     910:	fc 01       	movw	r30, r24
     912:	80 81       	ld	r24, Z
     914:	28 2f       	mov	r18, r24
     916:	2f 5f       	subi	r18, 0xFF	; 255
     918:	8a 81       	ldd	r24, Y+2	; 0x02
     91a:	9b 81       	ldd	r25, Y+3	; 0x03
     91c:	8e 58       	subi	r24, 0x8E	; 142
     91e:	9f 4d       	sbci	r25, 0xDF	; 223
     920:	fc 01       	movw	r30, r24
     922:	20 83       	st	Z, r18
     924:	89 81       	ldd	r24, Y+1	; 0x01
     926:	d7 df       	rcall	.-82     	; 0x8d6 <cpu_irq_restore>
     928:	23 96       	adiw	r28, 0x03	; 3
     92a:	cd bf       	out	0x3d, r28	; 61
     92c:	de bf       	out	0x3e, r29	; 62
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	08 95       	ret

00000934 <__vector_14>:
     934:	1f 92       	push	r1
     936:	0f 92       	push	r0
     938:	00 90 3f 00 	lds	r0, 0x003F
     93c:	0f 92       	push	r0
     93e:	11 24       	eor	r1, r1
     940:	2f 93       	push	r18
     942:	3f 93       	push	r19
     944:	4f 93       	push	r20
     946:	5f 93       	push	r21
     948:	6f 93       	push	r22
     94a:	7f 93       	push	r23
     94c:	8f 93       	push	r24
     94e:	9f 93       	push	r25
     950:	af 93       	push	r26
     952:	bf 93       	push	r27
     954:	ef 93       	push	r30
     956:	ff 93       	push	r31
     958:	cf 93       	push	r28
     95a:	df 93       	push	r29
     95c:	cd b7       	in	r28, 0x3d	; 61
     95e:	de b7       	in	r29, 0x3e	; 62
     960:	80 91 22 20 	lds	r24, 0x2022
     964:	90 91 23 20 	lds	r25, 0x2023
     968:	00 97       	sbiw	r24, 0x00	; 0
     96a:	31 f0       	breq	.+12     	; 0x978 <__vector_14+0x44>
     96c:	80 91 22 20 	lds	r24, 0x2022
     970:	90 91 23 20 	lds	r25, 0x2023
     974:	fc 01       	movw	r30, r24
     976:	09 95       	icall
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	ff 91       	pop	r31
     97e:	ef 91       	pop	r30
     980:	bf 91       	pop	r27
     982:	af 91       	pop	r26
     984:	9f 91       	pop	r25
     986:	8f 91       	pop	r24
     988:	7f 91       	pop	r23
     98a:	6f 91       	pop	r22
     98c:	5f 91       	pop	r21
     98e:	4f 91       	pop	r20
     990:	3f 91       	pop	r19
     992:	2f 91       	pop	r18
     994:	0f 90       	pop	r0
     996:	00 92 3f 00 	sts	0x003F, r0
     99a:	0f 90       	pop	r0
     99c:	1f 90       	pop	r1
     99e:	18 95       	reti

000009a0 <__vector_15>:
     9a0:	1f 92       	push	r1
     9a2:	0f 92       	push	r0
     9a4:	00 90 3f 00 	lds	r0, 0x003F
     9a8:	0f 92       	push	r0
     9aa:	11 24       	eor	r1, r1
     9ac:	2f 93       	push	r18
     9ae:	3f 93       	push	r19
     9b0:	4f 93       	push	r20
     9b2:	5f 93       	push	r21
     9b4:	6f 93       	push	r22
     9b6:	7f 93       	push	r23
     9b8:	8f 93       	push	r24
     9ba:	9f 93       	push	r25
     9bc:	af 93       	push	r26
     9be:	bf 93       	push	r27
     9c0:	ef 93       	push	r30
     9c2:	ff 93       	push	r31
     9c4:	cf 93       	push	r28
     9c6:	df 93       	push	r29
     9c8:	cd b7       	in	r28, 0x3d	; 61
     9ca:	de b7       	in	r29, 0x3e	; 62
     9cc:	80 91 24 20 	lds	r24, 0x2024
     9d0:	90 91 25 20 	lds	r25, 0x2025
     9d4:	00 97       	sbiw	r24, 0x00	; 0
     9d6:	31 f0       	breq	.+12     	; 0x9e4 <__vector_15+0x44>
     9d8:	80 91 24 20 	lds	r24, 0x2024
     9dc:	90 91 25 20 	lds	r25, 0x2025
     9e0:	fc 01       	movw	r30, r24
     9e2:	09 95       	icall
     9e4:	df 91       	pop	r29
     9e6:	cf 91       	pop	r28
     9e8:	ff 91       	pop	r31
     9ea:	ef 91       	pop	r30
     9ec:	bf 91       	pop	r27
     9ee:	af 91       	pop	r26
     9f0:	9f 91       	pop	r25
     9f2:	8f 91       	pop	r24
     9f4:	7f 91       	pop	r23
     9f6:	6f 91       	pop	r22
     9f8:	5f 91       	pop	r21
     9fa:	4f 91       	pop	r20
     9fc:	3f 91       	pop	r19
     9fe:	2f 91       	pop	r18
     a00:	0f 90       	pop	r0
     a02:	00 92 3f 00 	sts	0x003F, r0
     a06:	0f 90       	pop	r0
     a08:	1f 90       	pop	r1
     a0a:	18 95       	reti

00000a0c <__vector_16>:
     a0c:	1f 92       	push	r1
     a0e:	0f 92       	push	r0
     a10:	00 90 3f 00 	lds	r0, 0x003F
     a14:	0f 92       	push	r0
     a16:	11 24       	eor	r1, r1
     a18:	2f 93       	push	r18
     a1a:	3f 93       	push	r19
     a1c:	4f 93       	push	r20
     a1e:	5f 93       	push	r21
     a20:	6f 93       	push	r22
     a22:	7f 93       	push	r23
     a24:	8f 93       	push	r24
     a26:	9f 93       	push	r25
     a28:	af 93       	push	r26
     a2a:	bf 93       	push	r27
     a2c:	ef 93       	push	r30
     a2e:	ff 93       	push	r31
     a30:	cf 93       	push	r28
     a32:	df 93       	push	r29
     a34:	cd b7       	in	r28, 0x3d	; 61
     a36:	de b7       	in	r29, 0x3e	; 62
     a38:	80 91 26 20 	lds	r24, 0x2026
     a3c:	90 91 27 20 	lds	r25, 0x2027
     a40:	00 97       	sbiw	r24, 0x00	; 0
     a42:	31 f0       	breq	.+12     	; 0xa50 <__vector_16+0x44>
     a44:	80 91 26 20 	lds	r24, 0x2026
     a48:	90 91 27 20 	lds	r25, 0x2027
     a4c:	fc 01       	movw	r30, r24
     a4e:	09 95       	icall
     a50:	df 91       	pop	r29
     a52:	cf 91       	pop	r28
     a54:	ff 91       	pop	r31
     a56:	ef 91       	pop	r30
     a58:	bf 91       	pop	r27
     a5a:	af 91       	pop	r26
     a5c:	9f 91       	pop	r25
     a5e:	8f 91       	pop	r24
     a60:	7f 91       	pop	r23
     a62:	6f 91       	pop	r22
     a64:	5f 91       	pop	r21
     a66:	4f 91       	pop	r20
     a68:	3f 91       	pop	r19
     a6a:	2f 91       	pop	r18
     a6c:	0f 90       	pop	r0
     a6e:	00 92 3f 00 	sts	0x003F, r0
     a72:	0f 90       	pop	r0
     a74:	1f 90       	pop	r1
     a76:	18 95       	reti

00000a78 <__vector_17>:
     a78:	1f 92       	push	r1
     a7a:	0f 92       	push	r0
     a7c:	00 90 3f 00 	lds	r0, 0x003F
     a80:	0f 92       	push	r0
     a82:	11 24       	eor	r1, r1
     a84:	2f 93       	push	r18
     a86:	3f 93       	push	r19
     a88:	4f 93       	push	r20
     a8a:	5f 93       	push	r21
     a8c:	6f 93       	push	r22
     a8e:	7f 93       	push	r23
     a90:	8f 93       	push	r24
     a92:	9f 93       	push	r25
     a94:	af 93       	push	r26
     a96:	bf 93       	push	r27
     a98:	ef 93       	push	r30
     a9a:	ff 93       	push	r31
     a9c:	cf 93       	push	r28
     a9e:	df 93       	push	r29
     aa0:	cd b7       	in	r28, 0x3d	; 61
     aa2:	de b7       	in	r29, 0x3e	; 62
     aa4:	80 91 28 20 	lds	r24, 0x2028
     aa8:	90 91 29 20 	lds	r25, 0x2029
     aac:	00 97       	sbiw	r24, 0x00	; 0
     aae:	31 f0       	breq	.+12     	; 0xabc <__vector_17+0x44>
     ab0:	80 91 28 20 	lds	r24, 0x2028
     ab4:	90 91 29 20 	lds	r25, 0x2029
     ab8:	fc 01       	movw	r30, r24
     aba:	09 95       	icall
     abc:	df 91       	pop	r29
     abe:	cf 91       	pop	r28
     ac0:	ff 91       	pop	r31
     ac2:	ef 91       	pop	r30
     ac4:	bf 91       	pop	r27
     ac6:	af 91       	pop	r26
     ac8:	9f 91       	pop	r25
     aca:	8f 91       	pop	r24
     acc:	7f 91       	pop	r23
     ace:	6f 91       	pop	r22
     ad0:	5f 91       	pop	r21
     ad2:	4f 91       	pop	r20
     ad4:	3f 91       	pop	r19
     ad6:	2f 91       	pop	r18
     ad8:	0f 90       	pop	r0
     ada:	00 92 3f 00 	sts	0x003F, r0
     ade:	0f 90       	pop	r0
     ae0:	1f 90       	pop	r1
     ae2:	18 95       	reti

00000ae4 <__vector_18>:
     ae4:	1f 92       	push	r1
     ae6:	0f 92       	push	r0
     ae8:	00 90 3f 00 	lds	r0, 0x003F
     aec:	0f 92       	push	r0
     aee:	11 24       	eor	r1, r1
     af0:	2f 93       	push	r18
     af2:	3f 93       	push	r19
     af4:	4f 93       	push	r20
     af6:	5f 93       	push	r21
     af8:	6f 93       	push	r22
     afa:	7f 93       	push	r23
     afc:	8f 93       	push	r24
     afe:	9f 93       	push	r25
     b00:	af 93       	push	r26
     b02:	bf 93       	push	r27
     b04:	ef 93       	push	r30
     b06:	ff 93       	push	r31
     b08:	cf 93       	push	r28
     b0a:	df 93       	push	r29
     b0c:	cd b7       	in	r28, 0x3d	; 61
     b0e:	de b7       	in	r29, 0x3e	; 62
     b10:	80 91 2a 20 	lds	r24, 0x202A
     b14:	90 91 2b 20 	lds	r25, 0x202B
     b18:	00 97       	sbiw	r24, 0x00	; 0
     b1a:	31 f0       	breq	.+12     	; 0xb28 <__vector_18+0x44>
     b1c:	80 91 2a 20 	lds	r24, 0x202A
     b20:	90 91 2b 20 	lds	r25, 0x202B
     b24:	fc 01       	movw	r30, r24
     b26:	09 95       	icall
     b28:	df 91       	pop	r29
     b2a:	cf 91       	pop	r28
     b2c:	ff 91       	pop	r31
     b2e:	ef 91       	pop	r30
     b30:	bf 91       	pop	r27
     b32:	af 91       	pop	r26
     b34:	9f 91       	pop	r25
     b36:	8f 91       	pop	r24
     b38:	7f 91       	pop	r23
     b3a:	6f 91       	pop	r22
     b3c:	5f 91       	pop	r21
     b3e:	4f 91       	pop	r20
     b40:	3f 91       	pop	r19
     b42:	2f 91       	pop	r18
     b44:	0f 90       	pop	r0
     b46:	00 92 3f 00 	sts	0x003F, r0
     b4a:	0f 90       	pop	r0
     b4c:	1f 90       	pop	r1
     b4e:	18 95       	reti

00000b50 <__vector_19>:
     b50:	1f 92       	push	r1
     b52:	0f 92       	push	r0
     b54:	00 90 3f 00 	lds	r0, 0x003F
     b58:	0f 92       	push	r0
     b5a:	11 24       	eor	r1, r1
     b5c:	2f 93       	push	r18
     b5e:	3f 93       	push	r19
     b60:	4f 93       	push	r20
     b62:	5f 93       	push	r21
     b64:	6f 93       	push	r22
     b66:	7f 93       	push	r23
     b68:	8f 93       	push	r24
     b6a:	9f 93       	push	r25
     b6c:	af 93       	push	r26
     b6e:	bf 93       	push	r27
     b70:	ef 93       	push	r30
     b72:	ff 93       	push	r31
     b74:	cf 93       	push	r28
     b76:	df 93       	push	r29
     b78:	cd b7       	in	r28, 0x3d	; 61
     b7a:	de b7       	in	r29, 0x3e	; 62
     b7c:	80 91 2c 20 	lds	r24, 0x202C
     b80:	90 91 2d 20 	lds	r25, 0x202D
     b84:	00 97       	sbiw	r24, 0x00	; 0
     b86:	31 f0       	breq	.+12     	; 0xb94 <__vector_19+0x44>
     b88:	80 91 2c 20 	lds	r24, 0x202C
     b8c:	90 91 2d 20 	lds	r25, 0x202D
     b90:	fc 01       	movw	r30, r24
     b92:	09 95       	icall
     b94:	df 91       	pop	r29
     b96:	cf 91       	pop	r28
     b98:	ff 91       	pop	r31
     b9a:	ef 91       	pop	r30
     b9c:	bf 91       	pop	r27
     b9e:	af 91       	pop	r26
     ba0:	9f 91       	pop	r25
     ba2:	8f 91       	pop	r24
     ba4:	7f 91       	pop	r23
     ba6:	6f 91       	pop	r22
     ba8:	5f 91       	pop	r21
     baa:	4f 91       	pop	r20
     bac:	3f 91       	pop	r19
     bae:	2f 91       	pop	r18
     bb0:	0f 90       	pop	r0
     bb2:	00 92 3f 00 	sts	0x003F, r0
     bb6:	0f 90       	pop	r0
     bb8:	1f 90       	pop	r1
     bba:	18 95       	reti

00000bbc <__vector_20>:
     bbc:	1f 92       	push	r1
     bbe:	0f 92       	push	r0
     bc0:	00 90 3f 00 	lds	r0, 0x003F
     bc4:	0f 92       	push	r0
     bc6:	11 24       	eor	r1, r1
     bc8:	2f 93       	push	r18
     bca:	3f 93       	push	r19
     bcc:	4f 93       	push	r20
     bce:	5f 93       	push	r21
     bd0:	6f 93       	push	r22
     bd2:	7f 93       	push	r23
     bd4:	8f 93       	push	r24
     bd6:	9f 93       	push	r25
     bd8:	af 93       	push	r26
     bda:	bf 93       	push	r27
     bdc:	ef 93       	push	r30
     bde:	ff 93       	push	r31
     be0:	cf 93       	push	r28
     be2:	df 93       	push	r29
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
     be8:	80 91 2e 20 	lds	r24, 0x202E
     bec:	90 91 2f 20 	lds	r25, 0x202F
     bf0:	00 97       	sbiw	r24, 0x00	; 0
     bf2:	31 f0       	breq	.+12     	; 0xc00 <__vector_20+0x44>
     bf4:	80 91 2e 20 	lds	r24, 0x202E
     bf8:	90 91 2f 20 	lds	r25, 0x202F
     bfc:	fc 01       	movw	r30, r24
     bfe:	09 95       	icall
     c00:	df 91       	pop	r29
     c02:	cf 91       	pop	r28
     c04:	ff 91       	pop	r31
     c06:	ef 91       	pop	r30
     c08:	bf 91       	pop	r27
     c0a:	af 91       	pop	r26
     c0c:	9f 91       	pop	r25
     c0e:	8f 91       	pop	r24
     c10:	7f 91       	pop	r23
     c12:	6f 91       	pop	r22
     c14:	5f 91       	pop	r21
     c16:	4f 91       	pop	r20
     c18:	3f 91       	pop	r19
     c1a:	2f 91       	pop	r18
     c1c:	0f 90       	pop	r0
     c1e:	00 92 3f 00 	sts	0x003F, r0
     c22:	0f 90       	pop	r0
     c24:	1f 90       	pop	r1
     c26:	18 95       	reti

00000c28 <__vector_21>:
     c28:	1f 92       	push	r1
     c2a:	0f 92       	push	r0
     c2c:	00 90 3f 00 	lds	r0, 0x003F
     c30:	0f 92       	push	r0
     c32:	11 24       	eor	r1, r1
     c34:	2f 93       	push	r18
     c36:	3f 93       	push	r19
     c38:	4f 93       	push	r20
     c3a:	5f 93       	push	r21
     c3c:	6f 93       	push	r22
     c3e:	7f 93       	push	r23
     c40:	8f 93       	push	r24
     c42:	9f 93       	push	r25
     c44:	af 93       	push	r26
     c46:	bf 93       	push	r27
     c48:	ef 93       	push	r30
     c4a:	ff 93       	push	r31
     c4c:	cf 93       	push	r28
     c4e:	df 93       	push	r29
     c50:	cd b7       	in	r28, 0x3d	; 61
     c52:	de b7       	in	r29, 0x3e	; 62
     c54:	80 91 30 20 	lds	r24, 0x2030
     c58:	90 91 31 20 	lds	r25, 0x2031
     c5c:	00 97       	sbiw	r24, 0x00	; 0
     c5e:	31 f0       	breq	.+12     	; 0xc6c <__vector_21+0x44>
     c60:	80 91 30 20 	lds	r24, 0x2030
     c64:	90 91 31 20 	lds	r25, 0x2031
     c68:	fc 01       	movw	r30, r24
     c6a:	09 95       	icall
     c6c:	df 91       	pop	r29
     c6e:	cf 91       	pop	r28
     c70:	ff 91       	pop	r31
     c72:	ef 91       	pop	r30
     c74:	bf 91       	pop	r27
     c76:	af 91       	pop	r26
     c78:	9f 91       	pop	r25
     c7a:	8f 91       	pop	r24
     c7c:	7f 91       	pop	r23
     c7e:	6f 91       	pop	r22
     c80:	5f 91       	pop	r21
     c82:	4f 91       	pop	r20
     c84:	3f 91       	pop	r19
     c86:	2f 91       	pop	r18
     c88:	0f 90       	pop	r0
     c8a:	00 92 3f 00 	sts	0x003F, r0
     c8e:	0f 90       	pop	r0
     c90:	1f 90       	pop	r1
     c92:	18 95       	reti

00000c94 <__vector_22>:
     c94:	1f 92       	push	r1
     c96:	0f 92       	push	r0
     c98:	00 90 3f 00 	lds	r0, 0x003F
     c9c:	0f 92       	push	r0
     c9e:	11 24       	eor	r1, r1
     ca0:	2f 93       	push	r18
     ca2:	3f 93       	push	r19
     ca4:	4f 93       	push	r20
     ca6:	5f 93       	push	r21
     ca8:	6f 93       	push	r22
     caa:	7f 93       	push	r23
     cac:	8f 93       	push	r24
     cae:	9f 93       	push	r25
     cb0:	af 93       	push	r26
     cb2:	bf 93       	push	r27
     cb4:	ef 93       	push	r30
     cb6:	ff 93       	push	r31
     cb8:	cf 93       	push	r28
     cba:	df 93       	push	r29
     cbc:	cd b7       	in	r28, 0x3d	; 61
     cbe:	de b7       	in	r29, 0x3e	; 62
     cc0:	80 91 32 20 	lds	r24, 0x2032
     cc4:	90 91 33 20 	lds	r25, 0x2033
     cc8:	00 97       	sbiw	r24, 0x00	; 0
     cca:	31 f0       	breq	.+12     	; 0xcd8 <__vector_22+0x44>
     ccc:	80 91 32 20 	lds	r24, 0x2032
     cd0:	90 91 33 20 	lds	r25, 0x2033
     cd4:	fc 01       	movw	r30, r24
     cd6:	09 95       	icall
     cd8:	df 91       	pop	r29
     cda:	cf 91       	pop	r28
     cdc:	ff 91       	pop	r31
     cde:	ef 91       	pop	r30
     ce0:	bf 91       	pop	r27
     ce2:	af 91       	pop	r26
     ce4:	9f 91       	pop	r25
     ce6:	8f 91       	pop	r24
     ce8:	7f 91       	pop	r23
     cea:	6f 91       	pop	r22
     cec:	5f 91       	pop	r21
     cee:	4f 91       	pop	r20
     cf0:	3f 91       	pop	r19
     cf2:	2f 91       	pop	r18
     cf4:	0f 90       	pop	r0
     cf6:	00 92 3f 00 	sts	0x003F, r0
     cfa:	0f 90       	pop	r0
     cfc:	1f 90       	pop	r1
     cfe:	18 95       	reti

00000d00 <__vector_23>:
     d00:	1f 92       	push	r1
     d02:	0f 92       	push	r0
     d04:	00 90 3f 00 	lds	r0, 0x003F
     d08:	0f 92       	push	r0
     d0a:	11 24       	eor	r1, r1
     d0c:	2f 93       	push	r18
     d0e:	3f 93       	push	r19
     d10:	4f 93       	push	r20
     d12:	5f 93       	push	r21
     d14:	6f 93       	push	r22
     d16:	7f 93       	push	r23
     d18:	8f 93       	push	r24
     d1a:	9f 93       	push	r25
     d1c:	af 93       	push	r26
     d1e:	bf 93       	push	r27
     d20:	ef 93       	push	r30
     d22:	ff 93       	push	r31
     d24:	cf 93       	push	r28
     d26:	df 93       	push	r29
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
     d2c:	80 91 34 20 	lds	r24, 0x2034
     d30:	90 91 35 20 	lds	r25, 0x2035
     d34:	00 97       	sbiw	r24, 0x00	; 0
     d36:	31 f0       	breq	.+12     	; 0xd44 <__vector_23+0x44>
     d38:	80 91 34 20 	lds	r24, 0x2034
     d3c:	90 91 35 20 	lds	r25, 0x2035
     d40:	fc 01       	movw	r30, r24
     d42:	09 95       	icall
     d44:	df 91       	pop	r29
     d46:	cf 91       	pop	r28
     d48:	ff 91       	pop	r31
     d4a:	ef 91       	pop	r30
     d4c:	bf 91       	pop	r27
     d4e:	af 91       	pop	r26
     d50:	9f 91       	pop	r25
     d52:	8f 91       	pop	r24
     d54:	7f 91       	pop	r23
     d56:	6f 91       	pop	r22
     d58:	5f 91       	pop	r21
     d5a:	4f 91       	pop	r20
     d5c:	3f 91       	pop	r19
     d5e:	2f 91       	pop	r18
     d60:	0f 90       	pop	r0
     d62:	00 92 3f 00 	sts	0x003F, r0
     d66:	0f 90       	pop	r0
     d68:	1f 90       	pop	r1
     d6a:	18 95       	reti

00000d6c <__vector_77>:
     d6c:	1f 92       	push	r1
     d6e:	0f 92       	push	r0
     d70:	00 90 3f 00 	lds	r0, 0x003F
     d74:	0f 92       	push	r0
     d76:	11 24       	eor	r1, r1
     d78:	2f 93       	push	r18
     d7a:	3f 93       	push	r19
     d7c:	4f 93       	push	r20
     d7e:	5f 93       	push	r21
     d80:	6f 93       	push	r22
     d82:	7f 93       	push	r23
     d84:	8f 93       	push	r24
     d86:	9f 93       	push	r25
     d88:	af 93       	push	r26
     d8a:	bf 93       	push	r27
     d8c:	ef 93       	push	r30
     d8e:	ff 93       	push	r31
     d90:	cf 93       	push	r28
     d92:	df 93       	push	r29
     d94:	cd b7       	in	r28, 0x3d	; 61
     d96:	de b7       	in	r29, 0x3e	; 62
     d98:	80 91 36 20 	lds	r24, 0x2036
     d9c:	90 91 37 20 	lds	r25, 0x2037
     da0:	00 97       	sbiw	r24, 0x00	; 0
     da2:	31 f0       	breq	.+12     	; 0xdb0 <__vector_77+0x44>
     da4:	80 91 36 20 	lds	r24, 0x2036
     da8:	90 91 37 20 	lds	r25, 0x2037
     dac:	fc 01       	movw	r30, r24
     dae:	09 95       	icall
     db0:	df 91       	pop	r29
     db2:	cf 91       	pop	r28
     db4:	ff 91       	pop	r31
     db6:	ef 91       	pop	r30
     db8:	bf 91       	pop	r27
     dba:	af 91       	pop	r26
     dbc:	9f 91       	pop	r25
     dbe:	8f 91       	pop	r24
     dc0:	7f 91       	pop	r23
     dc2:	6f 91       	pop	r22
     dc4:	5f 91       	pop	r21
     dc6:	4f 91       	pop	r20
     dc8:	3f 91       	pop	r19
     dca:	2f 91       	pop	r18
     dcc:	0f 90       	pop	r0
     dce:	00 92 3f 00 	sts	0x003F, r0
     dd2:	0f 90       	pop	r0
     dd4:	1f 90       	pop	r1
     dd6:	18 95       	reti

00000dd8 <__vector_78>:
     dd8:	1f 92       	push	r1
     dda:	0f 92       	push	r0
     ddc:	00 90 3f 00 	lds	r0, 0x003F
     de0:	0f 92       	push	r0
     de2:	11 24       	eor	r1, r1
     de4:	2f 93       	push	r18
     de6:	3f 93       	push	r19
     de8:	4f 93       	push	r20
     dea:	5f 93       	push	r21
     dec:	6f 93       	push	r22
     dee:	7f 93       	push	r23
     df0:	8f 93       	push	r24
     df2:	9f 93       	push	r25
     df4:	af 93       	push	r26
     df6:	bf 93       	push	r27
     df8:	ef 93       	push	r30
     dfa:	ff 93       	push	r31
     dfc:	cf 93       	push	r28
     dfe:	df 93       	push	r29
     e00:	cd b7       	in	r28, 0x3d	; 61
     e02:	de b7       	in	r29, 0x3e	; 62
     e04:	80 91 38 20 	lds	r24, 0x2038
     e08:	90 91 39 20 	lds	r25, 0x2039
     e0c:	00 97       	sbiw	r24, 0x00	; 0
     e0e:	31 f0       	breq	.+12     	; 0xe1c <__vector_78+0x44>
     e10:	80 91 38 20 	lds	r24, 0x2038
     e14:	90 91 39 20 	lds	r25, 0x2039
     e18:	fc 01       	movw	r30, r24
     e1a:	09 95       	icall
     e1c:	df 91       	pop	r29
     e1e:	cf 91       	pop	r28
     e20:	ff 91       	pop	r31
     e22:	ef 91       	pop	r30
     e24:	bf 91       	pop	r27
     e26:	af 91       	pop	r26
     e28:	9f 91       	pop	r25
     e2a:	8f 91       	pop	r24
     e2c:	7f 91       	pop	r23
     e2e:	6f 91       	pop	r22
     e30:	5f 91       	pop	r21
     e32:	4f 91       	pop	r20
     e34:	3f 91       	pop	r19
     e36:	2f 91       	pop	r18
     e38:	0f 90       	pop	r0
     e3a:	00 92 3f 00 	sts	0x003F, r0
     e3e:	0f 90       	pop	r0
     e40:	1f 90       	pop	r1
     e42:	18 95       	reti

00000e44 <__vector_79>:
     e44:	1f 92       	push	r1
     e46:	0f 92       	push	r0
     e48:	00 90 3f 00 	lds	r0, 0x003F
     e4c:	0f 92       	push	r0
     e4e:	11 24       	eor	r1, r1
     e50:	2f 93       	push	r18
     e52:	3f 93       	push	r19
     e54:	4f 93       	push	r20
     e56:	5f 93       	push	r21
     e58:	6f 93       	push	r22
     e5a:	7f 93       	push	r23
     e5c:	8f 93       	push	r24
     e5e:	9f 93       	push	r25
     e60:	af 93       	push	r26
     e62:	bf 93       	push	r27
     e64:	ef 93       	push	r30
     e66:	ff 93       	push	r31
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
     e70:	80 91 3a 20 	lds	r24, 0x203A
     e74:	90 91 3b 20 	lds	r25, 0x203B
     e78:	00 97       	sbiw	r24, 0x00	; 0
     e7a:	31 f0       	breq	.+12     	; 0xe88 <__vector_79+0x44>
     e7c:	80 91 3a 20 	lds	r24, 0x203A
     e80:	90 91 3b 20 	lds	r25, 0x203B
     e84:	fc 01       	movw	r30, r24
     e86:	09 95       	icall
     e88:	df 91       	pop	r29
     e8a:	cf 91       	pop	r28
     e8c:	ff 91       	pop	r31
     e8e:	ef 91       	pop	r30
     e90:	bf 91       	pop	r27
     e92:	af 91       	pop	r26
     e94:	9f 91       	pop	r25
     e96:	8f 91       	pop	r24
     e98:	7f 91       	pop	r23
     e9a:	6f 91       	pop	r22
     e9c:	5f 91       	pop	r21
     e9e:	4f 91       	pop	r20
     ea0:	3f 91       	pop	r19
     ea2:	2f 91       	pop	r18
     ea4:	0f 90       	pop	r0
     ea6:	00 92 3f 00 	sts	0x003F, r0
     eaa:	0f 90       	pop	r0
     eac:	1f 90       	pop	r1
     eae:	18 95       	reti

00000eb0 <__vector_80>:
     eb0:	1f 92       	push	r1
     eb2:	0f 92       	push	r0
     eb4:	00 90 3f 00 	lds	r0, 0x003F
     eb8:	0f 92       	push	r0
     eba:	11 24       	eor	r1, r1
     ebc:	2f 93       	push	r18
     ebe:	3f 93       	push	r19
     ec0:	4f 93       	push	r20
     ec2:	5f 93       	push	r21
     ec4:	6f 93       	push	r22
     ec6:	7f 93       	push	r23
     ec8:	8f 93       	push	r24
     eca:	9f 93       	push	r25
     ecc:	af 93       	push	r26
     ece:	bf 93       	push	r27
     ed0:	ef 93       	push	r30
     ed2:	ff 93       	push	r31
     ed4:	cf 93       	push	r28
     ed6:	df 93       	push	r29
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
     edc:	80 91 3c 20 	lds	r24, 0x203C
     ee0:	90 91 3d 20 	lds	r25, 0x203D
     ee4:	00 97       	sbiw	r24, 0x00	; 0
     ee6:	31 f0       	breq	.+12     	; 0xef4 <__vector_80+0x44>
     ee8:	80 91 3c 20 	lds	r24, 0x203C
     eec:	90 91 3d 20 	lds	r25, 0x203D
     ef0:	fc 01       	movw	r30, r24
     ef2:	09 95       	icall
     ef4:	df 91       	pop	r29
     ef6:	cf 91       	pop	r28
     ef8:	ff 91       	pop	r31
     efa:	ef 91       	pop	r30
     efc:	bf 91       	pop	r27
     efe:	af 91       	pop	r26
     f00:	9f 91       	pop	r25
     f02:	8f 91       	pop	r24
     f04:	7f 91       	pop	r23
     f06:	6f 91       	pop	r22
     f08:	5f 91       	pop	r21
     f0a:	4f 91       	pop	r20
     f0c:	3f 91       	pop	r19
     f0e:	2f 91       	pop	r18
     f10:	0f 90       	pop	r0
     f12:	00 92 3f 00 	sts	0x003F, r0
     f16:	0f 90       	pop	r0
     f18:	1f 90       	pop	r1
     f1a:	18 95       	reti

00000f1c <__vector_81>:
     f1c:	1f 92       	push	r1
     f1e:	0f 92       	push	r0
     f20:	00 90 3f 00 	lds	r0, 0x003F
     f24:	0f 92       	push	r0
     f26:	11 24       	eor	r1, r1
     f28:	2f 93       	push	r18
     f2a:	3f 93       	push	r19
     f2c:	4f 93       	push	r20
     f2e:	5f 93       	push	r21
     f30:	6f 93       	push	r22
     f32:	7f 93       	push	r23
     f34:	8f 93       	push	r24
     f36:	9f 93       	push	r25
     f38:	af 93       	push	r26
     f3a:	bf 93       	push	r27
     f3c:	ef 93       	push	r30
     f3e:	ff 93       	push	r31
     f40:	cf 93       	push	r28
     f42:	df 93       	push	r29
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
     f48:	80 91 3e 20 	lds	r24, 0x203E
     f4c:	90 91 3f 20 	lds	r25, 0x203F
     f50:	00 97       	sbiw	r24, 0x00	; 0
     f52:	31 f0       	breq	.+12     	; 0xf60 <__vector_81+0x44>
     f54:	80 91 3e 20 	lds	r24, 0x203E
     f58:	90 91 3f 20 	lds	r25, 0x203F
     f5c:	fc 01       	movw	r30, r24
     f5e:	09 95       	icall
     f60:	df 91       	pop	r29
     f62:	cf 91       	pop	r28
     f64:	ff 91       	pop	r31
     f66:	ef 91       	pop	r30
     f68:	bf 91       	pop	r27
     f6a:	af 91       	pop	r26
     f6c:	9f 91       	pop	r25
     f6e:	8f 91       	pop	r24
     f70:	7f 91       	pop	r23
     f72:	6f 91       	pop	r22
     f74:	5f 91       	pop	r21
     f76:	4f 91       	pop	r20
     f78:	3f 91       	pop	r19
     f7a:	2f 91       	pop	r18
     f7c:	0f 90       	pop	r0
     f7e:	00 92 3f 00 	sts	0x003F, r0
     f82:	0f 90       	pop	r0
     f84:	1f 90       	pop	r1
     f86:	18 95       	reti

00000f88 <__vector_82>:
     f88:	1f 92       	push	r1
     f8a:	0f 92       	push	r0
     f8c:	00 90 3f 00 	lds	r0, 0x003F
     f90:	0f 92       	push	r0
     f92:	11 24       	eor	r1, r1
     f94:	2f 93       	push	r18
     f96:	3f 93       	push	r19
     f98:	4f 93       	push	r20
     f9a:	5f 93       	push	r21
     f9c:	6f 93       	push	r22
     f9e:	7f 93       	push	r23
     fa0:	8f 93       	push	r24
     fa2:	9f 93       	push	r25
     fa4:	af 93       	push	r26
     fa6:	bf 93       	push	r27
     fa8:	ef 93       	push	r30
     faa:	ff 93       	push	r31
     fac:	cf 93       	push	r28
     fae:	df 93       	push	r29
     fb0:	cd b7       	in	r28, 0x3d	; 61
     fb2:	de b7       	in	r29, 0x3e	; 62
     fb4:	80 91 40 20 	lds	r24, 0x2040
     fb8:	90 91 41 20 	lds	r25, 0x2041
     fbc:	00 97       	sbiw	r24, 0x00	; 0
     fbe:	31 f0       	breq	.+12     	; 0xfcc <__vector_82+0x44>
     fc0:	80 91 40 20 	lds	r24, 0x2040
     fc4:	90 91 41 20 	lds	r25, 0x2041
     fc8:	fc 01       	movw	r30, r24
     fca:	09 95       	icall
     fcc:	df 91       	pop	r29
     fce:	cf 91       	pop	r28
     fd0:	ff 91       	pop	r31
     fd2:	ef 91       	pop	r30
     fd4:	bf 91       	pop	r27
     fd6:	af 91       	pop	r26
     fd8:	9f 91       	pop	r25
     fda:	8f 91       	pop	r24
     fdc:	7f 91       	pop	r23
     fde:	6f 91       	pop	r22
     fe0:	5f 91       	pop	r21
     fe2:	4f 91       	pop	r20
     fe4:	3f 91       	pop	r19
     fe6:	2f 91       	pop	r18
     fe8:	0f 90       	pop	r0
     fea:	00 92 3f 00 	sts	0x003F, r0
     fee:	0f 90       	pop	r0
     ff0:	1f 90       	pop	r1
     ff2:	18 95       	reti

00000ff4 <__vector_83>:
     ff4:	1f 92       	push	r1
     ff6:	0f 92       	push	r0
     ff8:	00 90 3f 00 	lds	r0, 0x003F
     ffc:	0f 92       	push	r0
     ffe:	11 24       	eor	r1, r1
    1000:	2f 93       	push	r18
    1002:	3f 93       	push	r19
    1004:	4f 93       	push	r20
    1006:	5f 93       	push	r21
    1008:	6f 93       	push	r22
    100a:	7f 93       	push	r23
    100c:	8f 93       	push	r24
    100e:	9f 93       	push	r25
    1010:	af 93       	push	r26
    1012:	bf 93       	push	r27
    1014:	ef 93       	push	r30
    1016:	ff 93       	push	r31
    1018:	cf 93       	push	r28
    101a:	df 93       	push	r29
    101c:	cd b7       	in	r28, 0x3d	; 61
    101e:	de b7       	in	r29, 0x3e	; 62
    1020:	80 91 42 20 	lds	r24, 0x2042
    1024:	90 91 43 20 	lds	r25, 0x2043
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	31 f0       	breq	.+12     	; 0x1038 <__vector_83+0x44>
    102c:	80 91 42 20 	lds	r24, 0x2042
    1030:	90 91 43 20 	lds	r25, 0x2043
    1034:	fc 01       	movw	r30, r24
    1036:	09 95       	icall
    1038:	df 91       	pop	r29
    103a:	cf 91       	pop	r28
    103c:	ff 91       	pop	r31
    103e:	ef 91       	pop	r30
    1040:	bf 91       	pop	r27
    1042:	af 91       	pop	r26
    1044:	9f 91       	pop	r25
    1046:	8f 91       	pop	r24
    1048:	7f 91       	pop	r23
    104a:	6f 91       	pop	r22
    104c:	5f 91       	pop	r21
    104e:	4f 91       	pop	r20
    1050:	3f 91       	pop	r19
    1052:	2f 91       	pop	r18
    1054:	0f 90       	pop	r0
    1056:	00 92 3f 00 	sts	0x003F, r0
    105a:	0f 90       	pop	r0
    105c:	1f 90       	pop	r1
    105e:	18 95       	reti

00001060 <__vector_84>:
    1060:	1f 92       	push	r1
    1062:	0f 92       	push	r0
    1064:	00 90 3f 00 	lds	r0, 0x003F
    1068:	0f 92       	push	r0
    106a:	11 24       	eor	r1, r1
    106c:	2f 93       	push	r18
    106e:	3f 93       	push	r19
    1070:	4f 93       	push	r20
    1072:	5f 93       	push	r21
    1074:	6f 93       	push	r22
    1076:	7f 93       	push	r23
    1078:	8f 93       	push	r24
    107a:	9f 93       	push	r25
    107c:	af 93       	push	r26
    107e:	bf 93       	push	r27
    1080:	ef 93       	push	r30
    1082:	ff 93       	push	r31
    1084:	cf 93       	push	r28
    1086:	df 93       	push	r29
    1088:	cd b7       	in	r28, 0x3d	; 61
    108a:	de b7       	in	r29, 0x3e	; 62
    108c:	80 91 44 20 	lds	r24, 0x2044
    1090:	90 91 45 20 	lds	r25, 0x2045
    1094:	00 97       	sbiw	r24, 0x00	; 0
    1096:	31 f0       	breq	.+12     	; 0x10a4 <__vector_84+0x44>
    1098:	80 91 44 20 	lds	r24, 0x2044
    109c:	90 91 45 20 	lds	r25, 0x2045
    10a0:	fc 01       	movw	r30, r24
    10a2:	09 95       	icall
    10a4:	df 91       	pop	r29
    10a6:	cf 91       	pop	r28
    10a8:	ff 91       	pop	r31
    10aa:	ef 91       	pop	r30
    10ac:	bf 91       	pop	r27
    10ae:	af 91       	pop	r26
    10b0:	9f 91       	pop	r25
    10b2:	8f 91       	pop	r24
    10b4:	7f 91       	pop	r23
    10b6:	6f 91       	pop	r22
    10b8:	5f 91       	pop	r21
    10ba:	4f 91       	pop	r20
    10bc:	3f 91       	pop	r19
    10be:	2f 91       	pop	r18
    10c0:	0f 90       	pop	r0
    10c2:	00 92 3f 00 	sts	0x003F, r0
    10c6:	0f 90       	pop	r0
    10c8:	1f 90       	pop	r1
    10ca:	18 95       	reti

000010cc <__vector_85>:
    10cc:	1f 92       	push	r1
    10ce:	0f 92       	push	r0
    10d0:	00 90 3f 00 	lds	r0, 0x003F
    10d4:	0f 92       	push	r0
    10d6:	11 24       	eor	r1, r1
    10d8:	2f 93       	push	r18
    10da:	3f 93       	push	r19
    10dc:	4f 93       	push	r20
    10de:	5f 93       	push	r21
    10e0:	6f 93       	push	r22
    10e2:	7f 93       	push	r23
    10e4:	8f 93       	push	r24
    10e6:	9f 93       	push	r25
    10e8:	af 93       	push	r26
    10ea:	bf 93       	push	r27
    10ec:	ef 93       	push	r30
    10ee:	ff 93       	push	r31
    10f0:	cf 93       	push	r28
    10f2:	df 93       	push	r29
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
    10f8:	80 91 46 20 	lds	r24, 0x2046
    10fc:	90 91 47 20 	lds	r25, 0x2047
    1100:	00 97       	sbiw	r24, 0x00	; 0
    1102:	31 f0       	breq	.+12     	; 0x1110 <__vector_85+0x44>
    1104:	80 91 46 20 	lds	r24, 0x2046
    1108:	90 91 47 20 	lds	r25, 0x2047
    110c:	fc 01       	movw	r30, r24
    110e:	09 95       	icall
    1110:	df 91       	pop	r29
    1112:	cf 91       	pop	r28
    1114:	ff 91       	pop	r31
    1116:	ef 91       	pop	r30
    1118:	bf 91       	pop	r27
    111a:	af 91       	pop	r26
    111c:	9f 91       	pop	r25
    111e:	8f 91       	pop	r24
    1120:	7f 91       	pop	r23
    1122:	6f 91       	pop	r22
    1124:	5f 91       	pop	r21
    1126:	4f 91       	pop	r20
    1128:	3f 91       	pop	r19
    112a:	2f 91       	pop	r18
    112c:	0f 90       	pop	r0
    112e:	00 92 3f 00 	sts	0x003F, r0
    1132:	0f 90       	pop	r0
    1134:	1f 90       	pop	r1
    1136:	18 95       	reti

00001138 <__vector_86>:
    1138:	1f 92       	push	r1
    113a:	0f 92       	push	r0
    113c:	00 90 3f 00 	lds	r0, 0x003F
    1140:	0f 92       	push	r0
    1142:	11 24       	eor	r1, r1
    1144:	2f 93       	push	r18
    1146:	3f 93       	push	r19
    1148:	4f 93       	push	r20
    114a:	5f 93       	push	r21
    114c:	6f 93       	push	r22
    114e:	7f 93       	push	r23
    1150:	8f 93       	push	r24
    1152:	9f 93       	push	r25
    1154:	af 93       	push	r26
    1156:	bf 93       	push	r27
    1158:	ef 93       	push	r30
    115a:	ff 93       	push	r31
    115c:	cf 93       	push	r28
    115e:	df 93       	push	r29
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
    1164:	80 91 48 20 	lds	r24, 0x2048
    1168:	90 91 49 20 	lds	r25, 0x2049
    116c:	00 97       	sbiw	r24, 0x00	; 0
    116e:	31 f0       	breq	.+12     	; 0x117c <__vector_86+0x44>
    1170:	80 91 48 20 	lds	r24, 0x2048
    1174:	90 91 49 20 	lds	r25, 0x2049
    1178:	fc 01       	movw	r30, r24
    117a:	09 95       	icall
    117c:	df 91       	pop	r29
    117e:	cf 91       	pop	r28
    1180:	ff 91       	pop	r31
    1182:	ef 91       	pop	r30
    1184:	bf 91       	pop	r27
    1186:	af 91       	pop	r26
    1188:	9f 91       	pop	r25
    118a:	8f 91       	pop	r24
    118c:	7f 91       	pop	r23
    118e:	6f 91       	pop	r22
    1190:	5f 91       	pop	r21
    1192:	4f 91       	pop	r20
    1194:	3f 91       	pop	r19
    1196:	2f 91       	pop	r18
    1198:	0f 90       	pop	r0
    119a:	00 92 3f 00 	sts	0x003F, r0
    119e:	0f 90       	pop	r0
    11a0:	1f 90       	pop	r1
    11a2:	18 95       	reti

000011a4 <__vector_47>:
    11a4:	1f 92       	push	r1
    11a6:	0f 92       	push	r0
    11a8:	00 90 3f 00 	lds	r0, 0x003F
    11ac:	0f 92       	push	r0
    11ae:	11 24       	eor	r1, r1
    11b0:	2f 93       	push	r18
    11b2:	3f 93       	push	r19
    11b4:	4f 93       	push	r20
    11b6:	5f 93       	push	r21
    11b8:	6f 93       	push	r22
    11ba:	7f 93       	push	r23
    11bc:	8f 93       	push	r24
    11be:	9f 93       	push	r25
    11c0:	af 93       	push	r26
    11c2:	bf 93       	push	r27
    11c4:	ef 93       	push	r30
    11c6:	ff 93       	push	r31
    11c8:	cf 93       	push	r28
    11ca:	df 93       	push	r29
    11cc:	cd b7       	in	r28, 0x3d	; 61
    11ce:	de b7       	in	r29, 0x3e	; 62
    11d0:	80 91 4a 20 	lds	r24, 0x204A
    11d4:	90 91 4b 20 	lds	r25, 0x204B
    11d8:	00 97       	sbiw	r24, 0x00	; 0
    11da:	31 f0       	breq	.+12     	; 0x11e8 <__vector_47+0x44>
    11dc:	80 91 4a 20 	lds	r24, 0x204A
    11e0:	90 91 4b 20 	lds	r25, 0x204B
    11e4:	fc 01       	movw	r30, r24
    11e6:	09 95       	icall
    11e8:	df 91       	pop	r29
    11ea:	cf 91       	pop	r28
    11ec:	ff 91       	pop	r31
    11ee:	ef 91       	pop	r30
    11f0:	bf 91       	pop	r27
    11f2:	af 91       	pop	r26
    11f4:	9f 91       	pop	r25
    11f6:	8f 91       	pop	r24
    11f8:	7f 91       	pop	r23
    11fa:	6f 91       	pop	r22
    11fc:	5f 91       	pop	r21
    11fe:	4f 91       	pop	r20
    1200:	3f 91       	pop	r19
    1202:	2f 91       	pop	r18
    1204:	0f 90       	pop	r0
    1206:	00 92 3f 00 	sts	0x003F, r0
    120a:	0f 90       	pop	r0
    120c:	1f 90       	pop	r1
    120e:	18 95       	reti

00001210 <__vector_48>:
    1210:	1f 92       	push	r1
    1212:	0f 92       	push	r0
    1214:	00 90 3f 00 	lds	r0, 0x003F
    1218:	0f 92       	push	r0
    121a:	11 24       	eor	r1, r1
    121c:	2f 93       	push	r18
    121e:	3f 93       	push	r19
    1220:	4f 93       	push	r20
    1222:	5f 93       	push	r21
    1224:	6f 93       	push	r22
    1226:	7f 93       	push	r23
    1228:	8f 93       	push	r24
    122a:	9f 93       	push	r25
    122c:	af 93       	push	r26
    122e:	bf 93       	push	r27
    1230:	ef 93       	push	r30
    1232:	ff 93       	push	r31
    1234:	cf 93       	push	r28
    1236:	df 93       	push	r29
    1238:	cd b7       	in	r28, 0x3d	; 61
    123a:	de b7       	in	r29, 0x3e	; 62
    123c:	80 91 4c 20 	lds	r24, 0x204C
    1240:	90 91 4d 20 	lds	r25, 0x204D
    1244:	00 97       	sbiw	r24, 0x00	; 0
    1246:	31 f0       	breq	.+12     	; 0x1254 <__vector_48+0x44>
    1248:	80 91 4c 20 	lds	r24, 0x204C
    124c:	90 91 4d 20 	lds	r25, 0x204D
    1250:	fc 01       	movw	r30, r24
    1252:	09 95       	icall
    1254:	df 91       	pop	r29
    1256:	cf 91       	pop	r28
    1258:	ff 91       	pop	r31
    125a:	ef 91       	pop	r30
    125c:	bf 91       	pop	r27
    125e:	af 91       	pop	r26
    1260:	9f 91       	pop	r25
    1262:	8f 91       	pop	r24
    1264:	7f 91       	pop	r23
    1266:	6f 91       	pop	r22
    1268:	5f 91       	pop	r21
    126a:	4f 91       	pop	r20
    126c:	3f 91       	pop	r19
    126e:	2f 91       	pop	r18
    1270:	0f 90       	pop	r0
    1272:	00 92 3f 00 	sts	0x003F, r0
    1276:	0f 90       	pop	r0
    1278:	1f 90       	pop	r1
    127a:	18 95       	reti

0000127c <__vector_49>:
    127c:	1f 92       	push	r1
    127e:	0f 92       	push	r0
    1280:	00 90 3f 00 	lds	r0, 0x003F
    1284:	0f 92       	push	r0
    1286:	11 24       	eor	r1, r1
    1288:	2f 93       	push	r18
    128a:	3f 93       	push	r19
    128c:	4f 93       	push	r20
    128e:	5f 93       	push	r21
    1290:	6f 93       	push	r22
    1292:	7f 93       	push	r23
    1294:	8f 93       	push	r24
    1296:	9f 93       	push	r25
    1298:	af 93       	push	r26
    129a:	bf 93       	push	r27
    129c:	ef 93       	push	r30
    129e:	ff 93       	push	r31
    12a0:	cf 93       	push	r28
    12a2:	df 93       	push	r29
    12a4:	cd b7       	in	r28, 0x3d	; 61
    12a6:	de b7       	in	r29, 0x3e	; 62
    12a8:	80 91 4e 20 	lds	r24, 0x204E
    12ac:	90 91 4f 20 	lds	r25, 0x204F
    12b0:	00 97       	sbiw	r24, 0x00	; 0
    12b2:	31 f0       	breq	.+12     	; 0x12c0 <__vector_49+0x44>
    12b4:	80 91 4e 20 	lds	r24, 0x204E
    12b8:	90 91 4f 20 	lds	r25, 0x204F
    12bc:	fc 01       	movw	r30, r24
    12be:	09 95       	icall
    12c0:	df 91       	pop	r29
    12c2:	cf 91       	pop	r28
    12c4:	ff 91       	pop	r31
    12c6:	ef 91       	pop	r30
    12c8:	bf 91       	pop	r27
    12ca:	af 91       	pop	r26
    12cc:	9f 91       	pop	r25
    12ce:	8f 91       	pop	r24
    12d0:	7f 91       	pop	r23
    12d2:	6f 91       	pop	r22
    12d4:	5f 91       	pop	r21
    12d6:	4f 91       	pop	r20
    12d8:	3f 91       	pop	r19
    12da:	2f 91       	pop	r18
    12dc:	0f 90       	pop	r0
    12de:	00 92 3f 00 	sts	0x003F, r0
    12e2:	0f 90       	pop	r0
    12e4:	1f 90       	pop	r1
    12e6:	18 95       	reti

000012e8 <__vector_50>:
    12e8:	1f 92       	push	r1
    12ea:	0f 92       	push	r0
    12ec:	00 90 3f 00 	lds	r0, 0x003F
    12f0:	0f 92       	push	r0
    12f2:	11 24       	eor	r1, r1
    12f4:	2f 93       	push	r18
    12f6:	3f 93       	push	r19
    12f8:	4f 93       	push	r20
    12fa:	5f 93       	push	r21
    12fc:	6f 93       	push	r22
    12fe:	7f 93       	push	r23
    1300:	8f 93       	push	r24
    1302:	9f 93       	push	r25
    1304:	af 93       	push	r26
    1306:	bf 93       	push	r27
    1308:	ef 93       	push	r30
    130a:	ff 93       	push	r31
    130c:	cf 93       	push	r28
    130e:	df 93       	push	r29
    1310:	cd b7       	in	r28, 0x3d	; 61
    1312:	de b7       	in	r29, 0x3e	; 62
    1314:	80 91 50 20 	lds	r24, 0x2050
    1318:	90 91 51 20 	lds	r25, 0x2051
    131c:	00 97       	sbiw	r24, 0x00	; 0
    131e:	31 f0       	breq	.+12     	; 0x132c <__vector_50+0x44>
    1320:	80 91 50 20 	lds	r24, 0x2050
    1324:	90 91 51 20 	lds	r25, 0x2051
    1328:	fc 01       	movw	r30, r24
    132a:	09 95       	icall
    132c:	df 91       	pop	r29
    132e:	cf 91       	pop	r28
    1330:	ff 91       	pop	r31
    1332:	ef 91       	pop	r30
    1334:	bf 91       	pop	r27
    1336:	af 91       	pop	r26
    1338:	9f 91       	pop	r25
    133a:	8f 91       	pop	r24
    133c:	7f 91       	pop	r23
    133e:	6f 91       	pop	r22
    1340:	5f 91       	pop	r21
    1342:	4f 91       	pop	r20
    1344:	3f 91       	pop	r19
    1346:	2f 91       	pop	r18
    1348:	0f 90       	pop	r0
    134a:	00 92 3f 00 	sts	0x003F, r0
    134e:	0f 90       	pop	r0
    1350:	1f 90       	pop	r1
    1352:	18 95       	reti

00001354 <__vector_51>:
    1354:	1f 92       	push	r1
    1356:	0f 92       	push	r0
    1358:	00 90 3f 00 	lds	r0, 0x003F
    135c:	0f 92       	push	r0
    135e:	11 24       	eor	r1, r1
    1360:	2f 93       	push	r18
    1362:	3f 93       	push	r19
    1364:	4f 93       	push	r20
    1366:	5f 93       	push	r21
    1368:	6f 93       	push	r22
    136a:	7f 93       	push	r23
    136c:	8f 93       	push	r24
    136e:	9f 93       	push	r25
    1370:	af 93       	push	r26
    1372:	bf 93       	push	r27
    1374:	ef 93       	push	r30
    1376:	ff 93       	push	r31
    1378:	cf 93       	push	r28
    137a:	df 93       	push	r29
    137c:	cd b7       	in	r28, 0x3d	; 61
    137e:	de b7       	in	r29, 0x3e	; 62
    1380:	80 91 52 20 	lds	r24, 0x2052
    1384:	90 91 53 20 	lds	r25, 0x2053
    1388:	00 97       	sbiw	r24, 0x00	; 0
    138a:	31 f0       	breq	.+12     	; 0x1398 <__vector_51+0x44>
    138c:	80 91 52 20 	lds	r24, 0x2052
    1390:	90 91 53 20 	lds	r25, 0x2053
    1394:	fc 01       	movw	r30, r24
    1396:	09 95       	icall
    1398:	df 91       	pop	r29
    139a:	cf 91       	pop	r28
    139c:	ff 91       	pop	r31
    139e:	ef 91       	pop	r30
    13a0:	bf 91       	pop	r27
    13a2:	af 91       	pop	r26
    13a4:	9f 91       	pop	r25
    13a6:	8f 91       	pop	r24
    13a8:	7f 91       	pop	r23
    13aa:	6f 91       	pop	r22
    13ac:	5f 91       	pop	r21
    13ae:	4f 91       	pop	r20
    13b0:	3f 91       	pop	r19
    13b2:	2f 91       	pop	r18
    13b4:	0f 90       	pop	r0
    13b6:	00 92 3f 00 	sts	0x003F, r0
    13ba:	0f 90       	pop	r0
    13bc:	1f 90       	pop	r1
    13be:	18 95       	reti

000013c0 <__vector_52>:
    13c0:	1f 92       	push	r1
    13c2:	0f 92       	push	r0
    13c4:	00 90 3f 00 	lds	r0, 0x003F
    13c8:	0f 92       	push	r0
    13ca:	11 24       	eor	r1, r1
    13cc:	2f 93       	push	r18
    13ce:	3f 93       	push	r19
    13d0:	4f 93       	push	r20
    13d2:	5f 93       	push	r21
    13d4:	6f 93       	push	r22
    13d6:	7f 93       	push	r23
    13d8:	8f 93       	push	r24
    13da:	9f 93       	push	r25
    13dc:	af 93       	push	r26
    13de:	bf 93       	push	r27
    13e0:	ef 93       	push	r30
    13e2:	ff 93       	push	r31
    13e4:	cf 93       	push	r28
    13e6:	df 93       	push	r29
    13e8:	cd b7       	in	r28, 0x3d	; 61
    13ea:	de b7       	in	r29, 0x3e	; 62
    13ec:	80 91 54 20 	lds	r24, 0x2054
    13f0:	90 91 55 20 	lds	r25, 0x2055
    13f4:	00 97       	sbiw	r24, 0x00	; 0
    13f6:	31 f0       	breq	.+12     	; 0x1404 <__vector_52+0x44>
    13f8:	80 91 54 20 	lds	r24, 0x2054
    13fc:	90 91 55 20 	lds	r25, 0x2055
    1400:	fc 01       	movw	r30, r24
    1402:	09 95       	icall
    1404:	df 91       	pop	r29
    1406:	cf 91       	pop	r28
    1408:	ff 91       	pop	r31
    140a:	ef 91       	pop	r30
    140c:	bf 91       	pop	r27
    140e:	af 91       	pop	r26
    1410:	9f 91       	pop	r25
    1412:	8f 91       	pop	r24
    1414:	7f 91       	pop	r23
    1416:	6f 91       	pop	r22
    1418:	5f 91       	pop	r21
    141a:	4f 91       	pop	r20
    141c:	3f 91       	pop	r19
    141e:	2f 91       	pop	r18
    1420:	0f 90       	pop	r0
    1422:	00 92 3f 00 	sts	0x003F, r0
    1426:	0f 90       	pop	r0
    1428:	1f 90       	pop	r1
    142a:	18 95       	reti

0000142c <tc_enable>:
    142c:	cf 93       	push	r28
    142e:	df 93       	push	r29
    1430:	00 d0       	rcall	.+0      	; 0x1432 <tc_enable+0x6>
    1432:	1f 92       	push	r1
    1434:	cd b7       	in	r28, 0x3d	; 61
    1436:	de b7       	in	r29, 0x3e	; 62
    1438:	8a 83       	std	Y+2, r24	; 0x02
    143a:	9b 83       	std	Y+3, r25	; 0x03
    143c:	3c da       	rcall	.-2952   	; 0x8b6 <cpu_irq_save>
    143e:	89 83       	std	Y+1, r24	; 0x01
    1440:	8a 81       	ldd	r24, Y+2	; 0x02
    1442:	9b 81       	ldd	r25, Y+3	; 0x03
    1444:	81 15       	cp	r24, r1
    1446:	28 e0       	ldi	r18, 0x08	; 8
    1448:	92 07       	cpc	r25, r18
    144a:	59 f4       	brne	.+22     	; 0x1462 <tc_enable+0x36>
    144c:	61 e0       	ldi	r22, 0x01	; 1
    144e:	83 e0       	ldi	r24, 0x03	; 3
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1456:	64 e0       	ldi	r22, 0x04	; 4
    1458:	83 e0       	ldi	r24, 0x03	; 3
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1460:	47 c0       	rjmp	.+142    	; 0x14f0 <tc_enable+0xc4>
    1462:	8a 81       	ldd	r24, Y+2	; 0x02
    1464:	9b 81       	ldd	r25, Y+3	; 0x03
    1466:	80 34       	cpi	r24, 0x40	; 64
    1468:	28 e0       	ldi	r18, 0x08	; 8
    146a:	92 07       	cpc	r25, r18
    146c:	59 f4       	brne	.+22     	; 0x1484 <tc_enable+0x58>
    146e:	62 e0       	ldi	r22, 0x02	; 2
    1470:	83 e0       	ldi	r24, 0x03	; 3
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1478:	64 e0       	ldi	r22, 0x04	; 4
    147a:	83 e0       	ldi	r24, 0x03	; 3
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1482:	36 c0       	rjmp	.+108    	; 0x14f0 <tc_enable+0xc4>
    1484:	8a 81       	ldd	r24, Y+2	; 0x02
    1486:	9b 81       	ldd	r25, Y+3	; 0x03
    1488:	81 15       	cp	r24, r1
    148a:	29 e0       	ldi	r18, 0x09	; 9
    148c:	92 07       	cpc	r25, r18
    148e:	59 f4       	brne	.+22     	; 0x14a6 <tc_enable+0x7a>
    1490:	61 e0       	ldi	r22, 0x01	; 1
    1492:	84 e0       	ldi	r24, 0x04	; 4
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    149a:	64 e0       	ldi	r22, 0x04	; 4
    149c:	84 e0       	ldi	r24, 0x04	; 4
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    14a4:	25 c0       	rjmp	.+74     	; 0x14f0 <tc_enable+0xc4>
    14a6:	8a 81       	ldd	r24, Y+2	; 0x02
    14a8:	9b 81       	ldd	r25, Y+3	; 0x03
    14aa:	80 34       	cpi	r24, 0x40	; 64
    14ac:	29 e0       	ldi	r18, 0x09	; 9
    14ae:	92 07       	cpc	r25, r18
    14b0:	59 f4       	brne	.+22     	; 0x14c8 <tc_enable+0x9c>
    14b2:	62 e0       	ldi	r22, 0x02	; 2
    14b4:	84 e0       	ldi	r24, 0x04	; 4
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    14bc:	64 e0       	ldi	r22, 0x04	; 4
    14be:	84 e0       	ldi	r24, 0x04	; 4
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    14c6:	14 c0       	rjmp	.+40     	; 0x14f0 <tc_enable+0xc4>
    14c8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ca:	9b 81       	ldd	r25, Y+3	; 0x03
    14cc:	81 15       	cp	r24, r1
    14ce:	2a e0       	ldi	r18, 0x0A	; 10
    14d0:	92 07       	cpc	r25, r18
    14d2:	59 f4       	brne	.+22     	; 0x14ea <tc_enable+0xbe>
    14d4:	61 e0       	ldi	r22, 0x01	; 1
    14d6:	85 e0       	ldi	r24, 0x05	; 5
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    14de:	64 e0       	ldi	r22, 0x04	; 4
    14e0:	85 e0       	ldi	r24, 0x05	; 5
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    14e8:	03 c0       	rjmp	.+6      	; 0x14f0 <tc_enable+0xc4>
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	f4 d9       	rcall	.-3096   	; 0x8d6 <cpu_irq_restore>
    14ee:	05 c0       	rjmp	.+10     	; 0x14fa <tc_enable+0xce>
    14f0:	81 e0       	ldi	r24, 0x01	; 1
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	ff d9       	rcall	.-3074   	; 0x8f4 <sleepmgr_lock_mode>
    14f6:	89 81       	ldd	r24, Y+1	; 0x01
    14f8:	ee d9       	rcall	.-3108   	; 0x8d6 <cpu_irq_restore>
    14fa:	23 96       	adiw	r28, 0x03	; 3
    14fc:	cd bf       	out	0x3d, r28	; 61
    14fe:	de bf       	out	0x3e, r29	; 62
    1500:	df 91       	pop	r29
    1502:	cf 91       	pop	r28
    1504:	08 95       	ret

00001506 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    1506:	cf 93       	push	r28
    1508:	df 93       	push	r29
    150a:	00 d0       	rcall	.+0      	; 0x150c <tc_set_overflow_interrupt_callback+0x6>
    150c:	00 d0       	rcall	.+0      	; 0x150e <tc_set_overflow_interrupt_callback+0x8>
    150e:	cd b7       	in	r28, 0x3d	; 61
    1510:	de b7       	in	r29, 0x3e	; 62
    1512:	89 83       	std	Y+1, r24	; 0x01
    1514:	9a 83       	std	Y+2, r25	; 0x02
    1516:	6b 83       	std	Y+3, r22	; 0x03
    1518:	7c 83       	std	Y+4, r23	; 0x04
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	9a 81       	ldd	r25, Y+2	; 0x02
    151e:	81 15       	cp	r24, r1
    1520:	28 e0       	ldi	r18, 0x08	; 8
    1522:	92 07       	cpc	r25, r18
    1524:	39 f4       	brne	.+14     	; 0x1534 <tc_set_overflow_interrupt_callback+0x2e>
		tc_tcc0_ovf_callback = callback;
    1526:	8b 81       	ldd	r24, Y+3	; 0x03
    1528:	9c 81       	ldd	r25, Y+4	; 0x04
    152a:	80 93 22 20 	sts	0x2022, r24
    152e:	90 93 23 20 	sts	0x2023, r25
    1532:	33 c0       	rjmp	.+102    	; 0x159a <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1534:	89 81       	ldd	r24, Y+1	; 0x01
    1536:	9a 81       	ldd	r25, Y+2	; 0x02
    1538:	80 34       	cpi	r24, 0x40	; 64
    153a:	28 e0       	ldi	r18, 0x08	; 8
    153c:	92 07       	cpc	r25, r18
    153e:	39 f4       	brne	.+14     	; 0x154e <tc_set_overflow_interrupt_callback+0x48>
		tc_tcc1_ovf_callback = callback;
    1540:	8b 81       	ldd	r24, Y+3	; 0x03
    1542:	9c 81       	ldd	r25, Y+4	; 0x04
    1544:	80 93 2e 20 	sts	0x202E, r24
    1548:	90 93 2f 20 	sts	0x202F, r25
    154c:	26 c0       	rjmp	.+76     	; 0x159a <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    154e:	89 81       	ldd	r24, Y+1	; 0x01
    1550:	9a 81       	ldd	r25, Y+2	; 0x02
    1552:	81 15       	cp	r24, r1
    1554:	29 e0       	ldi	r18, 0x09	; 9
    1556:	92 07       	cpc	r25, r18
    1558:	39 f4       	brne	.+14     	; 0x1568 <tc_set_overflow_interrupt_callback+0x62>
		tc_tcd0_ovf_callback = callback;
    155a:	8b 81       	ldd	r24, Y+3	; 0x03
    155c:	9c 81       	ldd	r25, Y+4	; 0x04
    155e:	80 93 36 20 	sts	0x2036, r24
    1562:	90 93 37 20 	sts	0x2037, r25
    1566:	19 c0       	rjmp	.+50     	; 0x159a <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1568:	89 81       	ldd	r24, Y+1	; 0x01
    156a:	9a 81       	ldd	r25, Y+2	; 0x02
    156c:	80 34       	cpi	r24, 0x40	; 64
    156e:	29 e0       	ldi	r18, 0x09	; 9
    1570:	92 07       	cpc	r25, r18
    1572:	39 f4       	brne	.+14     	; 0x1582 <tc_set_overflow_interrupt_callback+0x7c>
		tc_tcd1_ovf_callback = callback;
    1574:	8b 81       	ldd	r24, Y+3	; 0x03
    1576:	9c 81       	ldd	r25, Y+4	; 0x04
    1578:	80 93 42 20 	sts	0x2042, r24
    157c:	90 93 43 20 	sts	0x2043, r25
    1580:	0c c0       	rjmp	.+24     	; 0x159a <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1582:	89 81       	ldd	r24, Y+1	; 0x01
    1584:	9a 81       	ldd	r25, Y+2	; 0x02
    1586:	81 15       	cp	r24, r1
    1588:	2a e0       	ldi	r18, 0x0A	; 10
    158a:	92 07       	cpc	r25, r18
    158c:	31 f4       	brne	.+12     	; 0x159a <tc_set_overflow_interrupt_callback+0x94>
		tc_tce0_ovf_callback = callback;
    158e:	8b 81       	ldd	r24, Y+3	; 0x03
    1590:	9c 81       	ldd	r25, Y+4	; 0x04
    1592:	80 93 4a 20 	sts	0x204A, r24
    1596:	90 93 4b 20 	sts	0x204B, r25
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
    159a:	24 96       	adiw	r28, 0x04	; 4
    159c:	cd bf       	out	0x3d, r28	; 61
    159e:	de bf       	out	0x3e, r29	; 62
    15a0:	df 91       	pop	r29
    15a2:	cf 91       	pop	r28
    15a4:	08 95       	ret

000015a6 <usart_rx_enable>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    15a6:	cf 93       	push	r28
    15a8:	df 93       	push	r29
    15aa:	00 d0       	rcall	.+0      	; 0x15ac <usart_rx_enable+0x6>
    15ac:	cd b7       	in	r28, 0x3d	; 61
    15ae:	de b7       	in	r29, 0x3e	; 62
    15b0:	89 83       	std	Y+1, r24	; 0x01
    15b2:	9a 83       	std	Y+2, r25	; 0x02
    15b4:	89 81       	ldd	r24, Y+1	; 0x01
    15b6:	9a 81       	ldd	r25, Y+2	; 0x02
    15b8:	fc 01       	movw	r30, r24
    15ba:	84 81       	ldd	r24, Z+4	; 0x04
    15bc:	28 2f       	mov	r18, r24
    15be:	20 61       	ori	r18, 0x10	; 16
    15c0:	89 81       	ldd	r24, Y+1	; 0x01
    15c2:	9a 81       	ldd	r25, Y+2	; 0x02
    15c4:	fc 01       	movw	r30, r24
    15c6:	24 83       	std	Z+4, r18	; 0x04
    15c8:	0f 90       	pop	r0
    15ca:	0f 90       	pop	r0
    15cc:	df 91       	pop	r29
    15ce:	cf 91       	pop	r28
    15d0:	08 95       	ret

000015d2 <usart_format_set>:
    15d2:	cf 93       	push	r28
    15d4:	df 93       	push	r29
    15d6:	cd b7       	in	r28, 0x3d	; 61
    15d8:	de b7       	in	r29, 0x3e	; 62
    15da:	27 97       	sbiw	r28, 0x07	; 7
    15dc:	cd bf       	out	0x3d, r28	; 61
    15de:	de bf       	out	0x3e, r29	; 62
    15e0:	89 83       	std	Y+1, r24	; 0x01
    15e2:	9a 83       	std	Y+2, r25	; 0x02
    15e4:	6b 83       	std	Y+3, r22	; 0x03
    15e6:	7c 83       	std	Y+4, r23	; 0x04
    15e8:	4d 83       	std	Y+5, r20	; 0x05
    15ea:	5e 83       	std	Y+6, r21	; 0x06
    15ec:	2f 83       	std	Y+7, r18	; 0x07
    15ee:	9b 81       	ldd	r25, Y+3	; 0x03
    15f0:	8d 81       	ldd	r24, Y+5	; 0x05
    15f2:	98 2b       	or	r25, r24
    15f4:	8f 81       	ldd	r24, Y+7	; 0x07
    15f6:	88 23       	and	r24, r24
    15f8:	11 f0       	breq	.+4      	; 0x15fe <usart_format_set+0x2c>
    15fa:	88 e0       	ldi	r24, 0x08	; 8
    15fc:	01 c0       	rjmp	.+2      	; 0x1600 <usart_format_set+0x2e>
    15fe:	80 e0       	ldi	r24, 0x00	; 0
    1600:	29 2f       	mov	r18, r25
    1602:	28 2b       	or	r18, r24
    1604:	89 81       	ldd	r24, Y+1	; 0x01
    1606:	9a 81       	ldd	r25, Y+2	; 0x02
    1608:	fc 01       	movw	r30, r24
    160a:	25 83       	std	Z+5, r18	; 0x05
    160c:	27 96       	adiw	r28, 0x07	; 7
    160e:	cd bf       	out	0x3d, r28	; 61
    1610:	de bf       	out	0x3e, r29	; 62
    1612:	df 91       	pop	r29
    1614:	cf 91       	pop	r28
    1616:	08 95       	ret

00001618 <usart_tx_enable>:
    1618:	cf 93       	push	r28
    161a:	df 93       	push	r29
    161c:	00 d0       	rcall	.+0      	; 0x161e <usart_tx_enable+0x6>
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
    1622:	89 83       	std	Y+1, r24	; 0x01
    1624:	9a 83       	std	Y+2, r25	; 0x02
    1626:	89 81       	ldd	r24, Y+1	; 0x01
    1628:	9a 81       	ldd	r25, Y+2	; 0x02
    162a:	fc 01       	movw	r30, r24
    162c:	84 81       	ldd	r24, Z+4	; 0x04
    162e:	28 2f       	mov	r18, r24
    1630:	28 60       	ori	r18, 0x08	; 8
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	9a 81       	ldd	r25, Y+2	; 0x02
    1636:	fc 01       	movw	r30, r24
    1638:	24 83       	std	Z+4, r18	; 0x04
    163a:	0f 90       	pop	r0
    163c:	0f 90       	pop	r0
    163e:	df 91       	pop	r29
    1640:	cf 91       	pop	r28
    1642:	08 95       	ret

00001644 <usart_set_mode>:
    1644:	cf 93       	push	r28
    1646:	df 93       	push	r29
    1648:	00 d0       	rcall	.+0      	; 0x164a <usart_set_mode+0x6>
    164a:	00 d0       	rcall	.+0      	; 0x164c <usart_set_mode+0x8>
    164c:	cd b7       	in	r28, 0x3d	; 61
    164e:	de b7       	in	r29, 0x3e	; 62
    1650:	89 83       	std	Y+1, r24	; 0x01
    1652:	9a 83       	std	Y+2, r25	; 0x02
    1654:	6b 83       	std	Y+3, r22	; 0x03
    1656:	7c 83       	std	Y+4, r23	; 0x04
    1658:	89 81       	ldd	r24, Y+1	; 0x01
    165a:	9a 81       	ldd	r25, Y+2	; 0x02
    165c:	fc 01       	movw	r30, r24
    165e:	85 81       	ldd	r24, Z+5	; 0x05
    1660:	98 2f       	mov	r25, r24
    1662:	9f 73       	andi	r25, 0x3F	; 63
    1664:	8b 81       	ldd	r24, Y+3	; 0x03
    1666:	29 2f       	mov	r18, r25
    1668:	28 2b       	or	r18, r24
    166a:	89 81       	ldd	r24, Y+1	; 0x01
    166c:	9a 81       	ldd	r25, Y+2	; 0x02
    166e:	fc 01       	movw	r30, r24
    1670:	25 83       	std	Z+5, r18	; 0x05
    1672:	24 96       	adiw	r28, 0x04	; 4
    1674:	cd bf       	out	0x3d, r28	; 61
    1676:	de bf       	out	0x3e, r29	; 62
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	08 95       	ret

0000167e <usart_data_register_is_empty>:
    167e:	cf 93       	push	r28
    1680:	df 93       	push	r29
    1682:	00 d0       	rcall	.+0      	; 0x1684 <usart_data_register_is_empty+0x6>
    1684:	cd b7       	in	r28, 0x3d	; 61
    1686:	de b7       	in	r29, 0x3e	; 62
    1688:	89 83       	std	Y+1, r24	; 0x01
    168a:	9a 83       	std	Y+2, r25	; 0x02
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	9a 81       	ldd	r25, Y+2	; 0x02
    1690:	fc 01       	movw	r30, r24
    1692:	81 81       	ldd	r24, Z+1	; 0x01
    1694:	88 2f       	mov	r24, r24
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	80 72       	andi	r24, 0x20	; 32
    169a:	99 27       	eor	r25, r25
    169c:	21 e0       	ldi	r18, 0x01	; 1
    169e:	00 97       	sbiw	r24, 0x00	; 0
    16a0:	09 f4       	brne	.+2      	; 0x16a4 <usart_data_register_is_empty+0x26>
    16a2:	20 e0       	ldi	r18, 0x00	; 0
    16a4:	82 2f       	mov	r24, r18
    16a6:	0f 90       	pop	r0
    16a8:	0f 90       	pop	r0
    16aa:	df 91       	pop	r29
    16ac:	cf 91       	pop	r28
    16ae:	08 95       	ret

000016b0 <sysclk_get_main_hz>:
    16b0:	cf 93       	push	r28
    16b2:	df 93       	push	r29
    16b4:	cd b7       	in	r28, 0x3d	; 61
    16b6:	de b7       	in	r29, 0x3e	; 62
    16b8:	80 e0       	ldi	r24, 0x00	; 0
    16ba:	98 e4       	ldi	r25, 0x48	; 72
    16bc:	a8 ee       	ldi	r26, 0xE8	; 232
    16be:	b1 e0       	ldi	r27, 0x01	; 1
    16c0:	bc 01       	movw	r22, r24
    16c2:	cd 01       	movw	r24, r26
    16c4:	df 91       	pop	r29
    16c6:	cf 91       	pop	r28
    16c8:	08 95       	ret

000016ca <sysclk_get_per4_hz>:
    16ca:	cf 93       	push	r28
    16cc:	df 93       	push	r29
    16ce:	1f 92       	push	r1
    16d0:	cd b7       	in	r28, 0x3d	; 61
    16d2:	de b7       	in	r29, 0x3e	; 62
    16d4:	19 82       	std	Y+1, r1	; 0x01
    16d6:	ec df       	rcall	.-40     	; 0x16b0 <sysclk_get_main_hz>
    16d8:	dc 01       	movw	r26, r24
    16da:	cb 01       	movw	r24, r22
    16dc:	29 81       	ldd	r18, Y+1	; 0x01
    16de:	22 2f       	mov	r18, r18
    16e0:	30 e0       	ldi	r19, 0x00	; 0
    16e2:	02 2e       	mov	r0, r18
    16e4:	04 c0       	rjmp	.+8      	; 0x16ee <sysclk_get_per4_hz+0x24>
    16e6:	b6 95       	lsr	r27
    16e8:	a7 95       	ror	r26
    16ea:	97 95       	ror	r25
    16ec:	87 95       	ror	r24
    16ee:	0a 94       	dec	r0
    16f0:	d2 f7       	brpl	.-12     	; 0x16e6 <sysclk_get_per4_hz+0x1c>
    16f2:	bc 01       	movw	r22, r24
    16f4:	cd 01       	movw	r24, r26
    16f6:	0f 90       	pop	r0
    16f8:	df 91       	pop	r29
    16fa:	cf 91       	pop	r28
    16fc:	08 95       	ret

000016fe <sysclk_get_per2_hz>:
    16fe:	cf 93       	push	r28
    1700:	df 93       	push	r29
    1702:	cd b7       	in	r28, 0x3d	; 61
    1704:	de b7       	in	r29, 0x3e	; 62
    1706:	e1 df       	rcall	.-62     	; 0x16ca <sysclk_get_per4_hz>
    1708:	dc 01       	movw	r26, r24
    170a:	cb 01       	movw	r24, r22
    170c:	bc 01       	movw	r22, r24
    170e:	cd 01       	movw	r24, r26
    1710:	df 91       	pop	r29
    1712:	cf 91       	pop	r28
    1714:	08 95       	ret

00001716 <sysclk_get_per_hz>:
    1716:	cf 93       	push	r28
    1718:	df 93       	push	r29
    171a:	cd b7       	in	r28, 0x3d	; 61
    171c:	de b7       	in	r29, 0x3e	; 62
    171e:	ef df       	rcall	.-34     	; 0x16fe <sysclk_get_per2_hz>
    1720:	dc 01       	movw	r26, r24
    1722:	cb 01       	movw	r24, r22
    1724:	bc 01       	movw	r22, r24
    1726:	cd 01       	movw	r24, r26
    1728:	df 91       	pop	r29
    172a:	cf 91       	pop	r28
    172c:	08 95       	ret

0000172e <sysclk_enable_peripheral_clock>:
    172e:	cf 93       	push	r28
    1730:	df 93       	push	r29
    1732:	00 d0       	rcall	.+0      	; 0x1734 <sysclk_enable_peripheral_clock+0x6>
    1734:	cd b7       	in	r28, 0x3d	; 61
    1736:	de b7       	in	r29, 0x3e	; 62
    1738:	89 83       	std	Y+1, r24	; 0x01
    173a:	9a 83       	std	Y+2, r25	; 0x02
    173c:	89 81       	ldd	r24, Y+1	; 0x01
    173e:	9a 81       	ldd	r25, Y+2	; 0x02
    1740:	00 97       	sbiw	r24, 0x00	; 0
    1742:	09 f4       	brne	.+2      	; 0x1746 <sysclk_enable_peripheral_clock+0x18>
    1744:	1e c1       	rjmp	.+572    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1746:	89 81       	ldd	r24, Y+1	; 0x01
    1748:	9a 81       	ldd	r25, Y+2	; 0x02
    174a:	80 3c       	cpi	r24, 0xC0	; 192
    174c:	91 05       	cpc	r25, r1
    174e:	31 f4       	brne	.+12     	; 0x175c <sysclk_enable_peripheral_clock+0x2e>
    1750:	60 e1       	ldi	r22, 0x10	; 16
    1752:	80 e0       	ldi	r24, 0x00	; 0
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    175a:	13 c1       	rjmp	.+550    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    175c:	89 81       	ldd	r24, Y+1	; 0x01
    175e:	9a 81       	ldd	r25, Y+2	; 0x02
    1760:	81 15       	cp	r24, r1
    1762:	24 e0       	ldi	r18, 0x04	; 4
    1764:	92 07       	cpc	r25, r18
    1766:	31 f4       	brne	.+12     	; 0x1774 <sysclk_enable_peripheral_clock+0x46>
    1768:	64 e0       	ldi	r22, 0x04	; 4
    176a:	80 e0       	ldi	r24, 0x00	; 0
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1772:	07 c1       	rjmp	.+526    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1774:	89 81       	ldd	r24, Y+1	; 0x01
    1776:	9a 81       	ldd	r25, Y+2	; 0x02
    1778:	80 38       	cpi	r24, 0x80	; 128
    177a:	21 e0       	ldi	r18, 0x01	; 1
    177c:	92 07       	cpc	r25, r18
    177e:	31 f4       	brne	.+12     	; 0x178c <sysclk_enable_peripheral_clock+0x5e>
    1780:	62 e0       	ldi	r22, 0x02	; 2
    1782:	80 e0       	ldi	r24, 0x00	; 0
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    178a:	fb c0       	rjmp	.+502    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	9a 81       	ldd	r25, Y+2	; 0x02
    1790:	81 15       	cp	r24, r1
    1792:	21 e0       	ldi	r18, 0x01	; 1
    1794:	92 07       	cpc	r25, r18
    1796:	31 f4       	brne	.+12     	; 0x17a4 <sysclk_enable_peripheral_clock+0x76>
    1798:	61 e0       	ldi	r22, 0x01	; 1
    179a:	80 e0       	ldi	r24, 0x00	; 0
    179c:	90 e0       	ldi	r25, 0x00	; 0
    179e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    17a2:	ef c0       	rjmp	.+478    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    17a4:	89 81       	ldd	r24, Y+1	; 0x01
    17a6:	9a 81       	ldd	r25, Y+2	; 0x02
    17a8:	80 38       	cpi	r24, 0x80	; 128
    17aa:	23 e0       	ldi	r18, 0x03	; 3
    17ac:	92 07       	cpc	r25, r18
    17ae:	31 f4       	brne	.+12     	; 0x17bc <sysclk_enable_peripheral_clock+0x8e>
    17b0:	61 e0       	ldi	r22, 0x01	; 1
    17b2:	81 e0       	ldi	r24, 0x01	; 1
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    17ba:	e3 c0       	rjmp	.+454    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    17bc:	89 81       	ldd	r24, Y+1	; 0x01
    17be:	9a 81       	ldd	r25, Y+2	; 0x02
    17c0:	81 15       	cp	r24, r1
    17c2:	22 e0       	ldi	r18, 0x02	; 2
    17c4:	92 07       	cpc	r25, r18
    17c6:	31 f4       	brne	.+12     	; 0x17d4 <sysclk_enable_peripheral_clock+0xa6>
    17c8:	62 e0       	ldi	r22, 0x02	; 2
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    17d2:	d7 c0       	rjmp	.+430    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    17d4:	89 81       	ldd	r24, Y+1	; 0x01
    17d6:	9a 81       	ldd	r25, Y+2	; 0x02
    17d8:	80 32       	cpi	r24, 0x20	; 32
    17da:	23 e0       	ldi	r18, 0x03	; 3
    17dc:	92 07       	cpc	r25, r18
    17de:	31 f4       	brne	.+12     	; 0x17ec <sysclk_enable_peripheral_clock+0xbe>
    17e0:	64 e0       	ldi	r22, 0x04	; 4
    17e2:	82 e0       	ldi	r24, 0x02	; 2
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    17ea:	cb c0       	rjmp	.+406    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    17ec:	89 81       	ldd	r24, Y+1	; 0x01
    17ee:	9a 81       	ldd	r25, Y+2	; 0x02
    17f0:	81 15       	cp	r24, r1
    17f2:	28 e0       	ldi	r18, 0x08	; 8
    17f4:	92 07       	cpc	r25, r18
    17f6:	31 f4       	brne	.+12     	; 0x1804 <sysclk_enable_peripheral_clock+0xd6>
    17f8:	61 e0       	ldi	r22, 0x01	; 1
    17fa:	83 e0       	ldi	r24, 0x03	; 3
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1802:	bf c0       	rjmp	.+382    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1804:	89 81       	ldd	r24, Y+1	; 0x01
    1806:	9a 81       	ldd	r25, Y+2	; 0x02
    1808:	81 15       	cp	r24, r1
    180a:	29 e0       	ldi	r18, 0x09	; 9
    180c:	92 07       	cpc	r25, r18
    180e:	31 f4       	brne	.+12     	; 0x181c <sysclk_enable_peripheral_clock+0xee>
    1810:	61 e0       	ldi	r22, 0x01	; 1
    1812:	84 e0       	ldi	r24, 0x04	; 4
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    181a:	b3 c0       	rjmp	.+358    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    181c:	89 81       	ldd	r24, Y+1	; 0x01
    181e:	9a 81       	ldd	r25, Y+2	; 0x02
    1820:	81 15       	cp	r24, r1
    1822:	2a e0       	ldi	r18, 0x0A	; 10
    1824:	92 07       	cpc	r25, r18
    1826:	31 f4       	brne	.+12     	; 0x1834 <sysclk_enable_peripheral_clock+0x106>
    1828:	61 e0       	ldi	r22, 0x01	; 1
    182a:	85 e0       	ldi	r24, 0x05	; 5
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1832:	a7 c0       	rjmp	.+334    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1834:	89 81       	ldd	r24, Y+1	; 0x01
    1836:	9a 81       	ldd	r25, Y+2	; 0x02
    1838:	80 34       	cpi	r24, 0x40	; 64
    183a:	28 e0       	ldi	r18, 0x08	; 8
    183c:	92 07       	cpc	r25, r18
    183e:	31 f4       	brne	.+12     	; 0x184c <sysclk_enable_peripheral_clock+0x11e>
    1840:	62 e0       	ldi	r22, 0x02	; 2
    1842:	83 e0       	ldi	r24, 0x03	; 3
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    184a:	9b c0       	rjmp	.+310    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    184c:	89 81       	ldd	r24, Y+1	; 0x01
    184e:	9a 81       	ldd	r25, Y+2	; 0x02
    1850:	80 34       	cpi	r24, 0x40	; 64
    1852:	29 e0       	ldi	r18, 0x09	; 9
    1854:	92 07       	cpc	r25, r18
    1856:	31 f4       	brne	.+12     	; 0x1864 <sysclk_enable_peripheral_clock+0x136>
    1858:	62 e0       	ldi	r22, 0x02	; 2
    185a:	84 e0       	ldi	r24, 0x04	; 4
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1862:	8f c0       	rjmp	.+286    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1864:	89 81       	ldd	r24, Y+1	; 0x01
    1866:	9a 81       	ldd	r25, Y+2	; 0x02
    1868:	80 39       	cpi	r24, 0x90	; 144
    186a:	28 e0       	ldi	r18, 0x08	; 8
    186c:	92 07       	cpc	r25, r18
    186e:	31 f4       	brne	.+12     	; 0x187c <sysclk_enable_peripheral_clock+0x14e>
    1870:	64 e0       	ldi	r22, 0x04	; 4
    1872:	83 e0       	ldi	r24, 0x03	; 3
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    187a:	83 c0       	rjmp	.+262    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    187c:	89 81       	ldd	r24, Y+1	; 0x01
    187e:	9a 81       	ldd	r25, Y+2	; 0x02
    1880:	80 39       	cpi	r24, 0x90	; 144
    1882:	29 e0       	ldi	r18, 0x09	; 9
    1884:	92 07       	cpc	r25, r18
    1886:	31 f4       	brne	.+12     	; 0x1894 <sysclk_enable_peripheral_clock+0x166>
    1888:	64 e0       	ldi	r22, 0x04	; 4
    188a:	84 e0       	ldi	r24, 0x04	; 4
    188c:	90 e0       	ldi	r25, 0x00	; 0
    188e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1892:	77 c0       	rjmp	.+238    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1894:	89 81       	ldd	r24, Y+1	; 0x01
    1896:	9a 81       	ldd	r25, Y+2	; 0x02
    1898:	80 39       	cpi	r24, 0x90	; 144
    189a:	2a e0       	ldi	r18, 0x0A	; 10
    189c:	92 07       	cpc	r25, r18
    189e:	31 f4       	brne	.+12     	; 0x18ac <sysclk_enable_peripheral_clock+0x17e>
    18a0:	64 e0       	ldi	r22, 0x04	; 4
    18a2:	85 e0       	ldi	r24, 0x05	; 5
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    18aa:	6b c0       	rjmp	.+214    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    18ac:	89 81       	ldd	r24, Y+1	; 0x01
    18ae:	9a 81       	ldd	r25, Y+2	; 0x02
    18b0:	80 3c       	cpi	r24, 0xC0	; 192
    18b2:	28 e0       	ldi	r18, 0x08	; 8
    18b4:	92 07       	cpc	r25, r18
    18b6:	31 f4       	brne	.+12     	; 0x18c4 <sysclk_enable_peripheral_clock+0x196>
    18b8:	68 e0       	ldi	r22, 0x08	; 8
    18ba:	83 e0       	ldi	r24, 0x03	; 3
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    18c2:	5f c0       	rjmp	.+190    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	9a 81       	ldd	r25, Y+2	; 0x02
    18c8:	80 3c       	cpi	r24, 0xC0	; 192
    18ca:	29 e0       	ldi	r18, 0x09	; 9
    18cc:	92 07       	cpc	r25, r18
    18ce:	31 f4       	brne	.+12     	; 0x18dc <sysclk_enable_peripheral_clock+0x1ae>
    18d0:	68 e0       	ldi	r22, 0x08	; 8
    18d2:	84 e0       	ldi	r24, 0x04	; 4
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    18da:	53 c0       	rjmp	.+166    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    18dc:	89 81       	ldd	r24, Y+1	; 0x01
    18de:	9a 81       	ldd	r25, Y+2	; 0x02
    18e0:	80 3a       	cpi	r24, 0xA0	; 160
    18e2:	28 e0       	ldi	r18, 0x08	; 8
    18e4:	92 07       	cpc	r25, r18
    18e6:	31 f4       	brne	.+12     	; 0x18f4 <sysclk_enable_peripheral_clock+0x1c6>
    18e8:	60 e1       	ldi	r22, 0x10	; 16
    18ea:	83 e0       	ldi	r24, 0x03	; 3
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    18f2:	47 c0       	rjmp	.+142    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    18f4:	89 81       	ldd	r24, Y+1	; 0x01
    18f6:	9a 81       	ldd	r25, Y+2	; 0x02
    18f8:	80 3a       	cpi	r24, 0xA0	; 160
    18fa:	29 e0       	ldi	r18, 0x09	; 9
    18fc:	92 07       	cpc	r25, r18
    18fe:	31 f4       	brne	.+12     	; 0x190c <sysclk_enable_peripheral_clock+0x1de>
    1900:	60 e1       	ldi	r22, 0x10	; 16
    1902:	84 e0       	ldi	r24, 0x04	; 4
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    190a:	3b c0       	rjmp	.+118    	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    190c:	89 81       	ldd	r24, Y+1	; 0x01
    190e:	9a 81       	ldd	r25, Y+2	; 0x02
    1910:	80 3a       	cpi	r24, 0xA0	; 160
    1912:	2a e0       	ldi	r18, 0x0A	; 10
    1914:	92 07       	cpc	r25, r18
    1916:	31 f4       	brne	.+12     	; 0x1924 <sysclk_enable_peripheral_clock+0x1f6>
    1918:	60 e1       	ldi	r22, 0x10	; 16
    191a:	85 e0       	ldi	r24, 0x05	; 5
    191c:	90 e0       	ldi	r25, 0x00	; 0
    191e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1922:	2f c0       	rjmp	.+94     	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1924:	89 81       	ldd	r24, Y+1	; 0x01
    1926:	9a 81       	ldd	r25, Y+2	; 0x02
    1928:	80 3b       	cpi	r24, 0xB0	; 176
    192a:	28 e0       	ldi	r18, 0x08	; 8
    192c:	92 07       	cpc	r25, r18
    192e:	31 f4       	brne	.+12     	; 0x193c <sysclk_enable_peripheral_clock+0x20e>
    1930:	60 e2       	ldi	r22, 0x20	; 32
    1932:	83 e0       	ldi	r24, 0x03	; 3
    1934:	90 e0       	ldi	r25, 0x00	; 0
    1936:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    193a:	23 c0       	rjmp	.+70     	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    193c:	89 81       	ldd	r24, Y+1	; 0x01
    193e:	9a 81       	ldd	r25, Y+2	; 0x02
    1940:	80 3b       	cpi	r24, 0xB0	; 176
    1942:	29 e0       	ldi	r18, 0x09	; 9
    1944:	92 07       	cpc	r25, r18
    1946:	31 f4       	brne	.+12     	; 0x1954 <sysclk_enable_peripheral_clock+0x226>
    1948:	60 e2       	ldi	r22, 0x20	; 32
    194a:	84 e0       	ldi	r24, 0x04	; 4
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1952:	17 c0       	rjmp	.+46     	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1954:	89 81       	ldd	r24, Y+1	; 0x01
    1956:	9a 81       	ldd	r25, Y+2	; 0x02
    1958:	80 38       	cpi	r24, 0x80	; 128
    195a:	24 e0       	ldi	r18, 0x04	; 4
    195c:	92 07       	cpc	r25, r18
    195e:	31 f4       	brne	.+12     	; 0x196c <sysclk_enable_peripheral_clock+0x23e>
    1960:	60 e4       	ldi	r22, 0x40	; 64
    1962:	83 e0       	ldi	r24, 0x03	; 3
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    196a:	0b c0       	rjmp	.+22     	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    196c:	89 81       	ldd	r24, Y+1	; 0x01
    196e:	9a 81       	ldd	r25, Y+2	; 0x02
    1970:	80 3a       	cpi	r24, 0xA0	; 160
    1972:	24 e0       	ldi	r18, 0x04	; 4
    1974:	92 07       	cpc	r25, r18
    1976:	29 f4       	brne	.+10     	; 0x1982 <sysclk_enable_peripheral_clock+0x254>
    1978:	60 e4       	ldi	r22, 0x40	; 64
    197a:	85 e0       	ldi	r24, 0x05	; 5
    197c:	90 e0       	ldi	r25, 0x00	; 0
    197e:	0e 94 81 01 	call	0x302	; 0x302 <sysclk_enable_module>
    1982:	0f 90       	pop	r0
    1984:	0f 90       	pop	r0
    1986:	df 91       	pop	r29
    1988:	cf 91       	pop	r28
    198a:	08 95       	ret

0000198c <usart_init_rs232>:
    198c:	0f 93       	push	r16
    198e:	1f 93       	push	r17
    1990:	cf 93       	push	r28
    1992:	df 93       	push	r29
    1994:	cd b7       	in	r28, 0x3d	; 61
    1996:	de b7       	in	r29, 0x3e	; 62
    1998:	25 97       	sbiw	r28, 0x05	; 5
    199a:	cd bf       	out	0x3d, r28	; 61
    199c:	de bf       	out	0x3e, r29	; 62
    199e:	8a 83       	std	Y+2, r24	; 0x02
    19a0:	9b 83       	std	Y+3, r25	; 0x03
    19a2:	6c 83       	std	Y+4, r22	; 0x04
    19a4:	7d 83       	std	Y+5, r23	; 0x05
    19a6:	8a 81       	ldd	r24, Y+2	; 0x02
    19a8:	9b 81       	ldd	r25, Y+3	; 0x03
    19aa:	c1 de       	rcall	.-638    	; 0x172e <sysclk_enable_peripheral_clock>
    19ac:	8a 81       	ldd	r24, Y+2	; 0x02
    19ae:	9b 81       	ldd	r25, Y+3	; 0x03
    19b0:	60 e0       	ldi	r22, 0x00	; 0
    19b2:	70 e0       	ldi	r23, 0x00	; 0
    19b4:	47 de       	rcall	.-882    	; 0x1644 <usart_set_mode>
    19b6:	8c 81       	ldd	r24, Y+4	; 0x04
    19b8:	9d 81       	ldd	r25, Y+5	; 0x05
    19ba:	fc 01       	movw	r30, r24
    19bc:	20 85       	ldd	r18, Z+8	; 0x08
    19be:	8c 81       	ldd	r24, Y+4	; 0x04
    19c0:	9d 81       	ldd	r25, Y+5	; 0x05
    19c2:	fc 01       	movw	r30, r24
    19c4:	46 81       	ldd	r20, Z+6	; 0x06
    19c6:	57 81       	ldd	r21, Z+7	; 0x07
    19c8:	8c 81       	ldd	r24, Y+4	; 0x04
    19ca:	9d 81       	ldd	r25, Y+5	; 0x05
    19cc:	fc 01       	movw	r30, r24
    19ce:	64 81       	ldd	r22, Z+4	; 0x04
    19d0:	75 81       	ldd	r23, Z+5	; 0x05
    19d2:	8a 81       	ldd	r24, Y+2	; 0x02
    19d4:	9b 81       	ldd	r25, Y+3	; 0x03
    19d6:	fd dd       	rcall	.-1030   	; 0x15d2 <usart_format_set>
    19d8:	9e de       	rcall	.-708    	; 0x1716 <sysclk_get_per_hz>
    19da:	9b 01       	movw	r18, r22
    19dc:	ac 01       	movw	r20, r24
    19de:	8c 81       	ldd	r24, Y+4	; 0x04
    19e0:	9d 81       	ldd	r25, Y+5	; 0x05
    19e2:	fc 01       	movw	r30, r24
    19e4:	80 81       	ld	r24, Z
    19e6:	91 81       	ldd	r25, Z+1	; 0x01
    19e8:	a2 81       	ldd	r26, Z+2	; 0x02
    19ea:	b3 81       	ldd	r27, Z+3	; 0x03
    19ec:	ea 81       	ldd	r30, Y+2	; 0x02
    19ee:	fb 81       	ldd	r31, Y+3	; 0x03
    19f0:	89 01       	movw	r16, r18
    19f2:	9a 01       	movw	r18, r20
    19f4:	ac 01       	movw	r20, r24
    19f6:	bd 01       	movw	r22, r26
    19f8:	cf 01       	movw	r24, r30
    19fa:	2f d0       	rcall	.+94     	; 0x1a5a <usart_set_baudrate>
    19fc:	89 83       	std	Y+1, r24	; 0x01
    19fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1a00:	9b 81       	ldd	r25, Y+3	; 0x03
    1a02:	0a de       	rcall	.-1004   	; 0x1618 <usart_tx_enable>
    1a04:	8a 81       	ldd	r24, Y+2	; 0x02
    1a06:	9b 81       	ldd	r25, Y+3	; 0x03
    1a08:	ce dd       	rcall	.-1124   	; 0x15a6 <usart_rx_enable>
    1a0a:	89 81       	ldd	r24, Y+1	; 0x01
    1a0c:	25 96       	adiw	r28, 0x05	; 5
    1a0e:	cd bf       	out	0x3d, r28	; 61
    1a10:	de bf       	out	0x3e, r29	; 62
    1a12:	df 91       	pop	r29
    1a14:	cf 91       	pop	r28
    1a16:	1f 91       	pop	r17
    1a18:	0f 91       	pop	r16
    1a1a:	08 95       	ret

00001a1c <usart_putchar>:
    1a1c:	cf 93       	push	r28
    1a1e:	df 93       	push	r29
    1a20:	00 d0       	rcall	.+0      	; 0x1a22 <usart_putchar+0x6>
    1a22:	1f 92       	push	r1
    1a24:	cd b7       	in	r28, 0x3d	; 61
    1a26:	de b7       	in	r29, 0x3e	; 62
    1a28:	89 83       	std	Y+1, r24	; 0x01
    1a2a:	9a 83       	std	Y+2, r25	; 0x02
    1a2c:	6b 83       	std	Y+3, r22	; 0x03
    1a2e:	00 00       	nop
    1a30:	89 81       	ldd	r24, Y+1	; 0x01
    1a32:	9a 81       	ldd	r25, Y+2	; 0x02
    1a34:	24 de       	rcall	.-952    	; 0x167e <usart_data_register_is_empty>
    1a36:	98 2f       	mov	r25, r24
    1a38:	81 e0       	ldi	r24, 0x01	; 1
    1a3a:	89 27       	eor	r24, r25
    1a3c:	88 23       	and	r24, r24
    1a3e:	c1 f7       	brne	.-16     	; 0x1a30 <usart_putchar+0x14>
    1a40:	89 81       	ldd	r24, Y+1	; 0x01
    1a42:	9a 81       	ldd	r25, Y+2	; 0x02
    1a44:	2b 81       	ldd	r18, Y+3	; 0x03
    1a46:	fc 01       	movw	r30, r24
    1a48:	20 83       	st	Z, r18
    1a4a:	80 e0       	ldi	r24, 0x00	; 0
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	23 96       	adiw	r28, 0x03	; 3
    1a50:	cd bf       	out	0x3d, r28	; 61
    1a52:	de bf       	out	0x3e, r29	; 62
    1a54:	df 91       	pop	r29
    1a56:	cf 91       	pop	r28
    1a58:	08 95       	ret

00001a5a <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1a5a:	ef 92       	push	r14
    1a5c:	ff 92       	push	r15
    1a5e:	0f 93       	push	r16
    1a60:	1f 93       	push	r17
    1a62:	cf 93       	push	r28
    1a64:	df 93       	push	r29
    1a66:	cd b7       	in	r28, 0x3d	; 61
    1a68:	de b7       	in	r29, 0x3e	; 62
    1a6a:	6f 97       	sbiw	r28, 0x1f	; 31
    1a6c:	cd bf       	out	0x3d, r28	; 61
    1a6e:	de bf       	out	0x3e, r29	; 62
    1a70:	8e 8b       	std	Y+22, r24	; 0x16
    1a72:	9f 8b       	std	Y+23, r25	; 0x17
    1a74:	48 8f       	std	Y+24, r20	; 0x18
    1a76:	59 8f       	std	Y+25, r21	; 0x19
    1a78:	6a 8f       	std	Y+26, r22	; 0x1a
    1a7a:	7b 8f       	std	Y+27, r23	; 0x1b
    1a7c:	0c 8f       	std	Y+28, r16	; 0x1c
    1a7e:	1d 8f       	std	Y+29, r17	; 0x1d
    1a80:	2e 8f       	std	Y+30, r18	; 0x1e
    1a82:	3f 8f       	std	Y+31, r19	; 0x1f

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1a84:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1a86:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1a88:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1a8a:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1a8c:	68 94       	set
    1a8e:	12 f8       	bld	r1, 2
    1a90:	b6 95       	lsr	r27
    1a92:	a7 95       	ror	r26
    1a94:	97 95       	ror	r25
    1a96:	87 95       	ror	r24
    1a98:	16 94       	lsr	r1
    1a9a:	d1 f7       	brne	.-12     	; 0x1a90 <usart_set_baudrate+0x36>
    1a9c:	8e 87       	std	Y+14, r24	; 0x0e
    1a9e:	9f 87       	std	Y+15, r25	; 0x0f
    1aa0:	a8 8b       	std	Y+16, r26	; 0x10
    1aa2:	b9 8b       	std	Y+17, r27	; 0x11
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1aa4:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1aa6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1aa8:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1aaa:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1aac:	07 2e       	mov	r0, r23
    1aae:	76 e1       	ldi	r23, 0x16	; 22
    1ab0:	b6 95       	lsr	r27
    1ab2:	a7 95       	ror	r26
    1ab4:	97 95       	ror	r25
    1ab6:	87 95       	ror	r24
    1ab8:	7a 95       	dec	r23
    1aba:	d1 f7       	brne	.-12     	; 0x1ab0 <usart_set_baudrate+0x56>
    1abc:	70 2d       	mov	r23, r0
    1abe:	8a 87       	std	Y+10, r24	; 0x0a
    1ac0:	9b 87       	std	Y+11, r25	; 0x0b
    1ac2:	ac 87       	std	Y+12, r26	; 0x0c
    1ac4:	bd 87       	std	Y+13, r27	; 0x0d

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1ac6:	8e 89       	ldd	r24, Y+22	; 0x16
    1ac8:	9f 89       	ldd	r25, Y+23	; 0x17
    1aca:	fc 01       	movw	r30, r24
    1acc:	84 81       	ldd	r24, Z+4	; 0x04
    1ace:	88 2f       	mov	r24, r24
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	84 70       	andi	r24, 0x04	; 4
    1ad4:	99 27       	eor	r25, r25
    1ad6:	00 97       	sbiw	r24, 0x00	; 0
    1ad8:	c1 f4       	brne	.+48     	; 0x1b0a <usart_set_baudrate+0xb0>
		max_rate /= 2;
    1ada:	8e 85       	ldd	r24, Y+14	; 0x0e
    1adc:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ade:	a8 89       	ldd	r26, Y+16	; 0x10
    1ae0:	b9 89       	ldd	r27, Y+17	; 0x11
    1ae2:	b6 95       	lsr	r27
    1ae4:	a7 95       	ror	r26
    1ae6:	97 95       	ror	r25
    1ae8:	87 95       	ror	r24
    1aea:	8e 87       	std	Y+14, r24	; 0x0e
    1aec:	9f 87       	std	Y+15, r25	; 0x0f
    1aee:	a8 8b       	std	Y+16, r26	; 0x10
    1af0:	b9 8b       	std	Y+17, r27	; 0x11
		min_rate /= 2;
    1af2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1af4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1af6:	ac 85       	ldd	r26, Y+12	; 0x0c
    1af8:	bd 85       	ldd	r27, Y+13	; 0x0d
    1afa:	b6 95       	lsr	r27
    1afc:	a7 95       	ror	r26
    1afe:	97 95       	ror	r25
    1b00:	87 95       	ror	r24
    1b02:	8a 87       	std	Y+10, r24	; 0x0a
    1b04:	9b 87       	std	Y+11, r25	; 0x0b
    1b06:	ac 87       	std	Y+12, r26	; 0x0c
    1b08:	bd 87       	std	Y+13, r27	; 0x0d
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1b0a:	28 8d       	ldd	r18, Y+24	; 0x18
    1b0c:	39 8d       	ldd	r19, Y+25	; 0x19
    1b0e:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1b10:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1b12:	8e 85       	ldd	r24, Y+14	; 0x0e
    1b14:	9f 85       	ldd	r25, Y+15	; 0x0f
    1b16:	a8 89       	ldd	r26, Y+16	; 0x10
    1b18:	b9 89       	ldd	r27, Y+17	; 0x11
    1b1a:	82 17       	cp	r24, r18
    1b1c:	93 07       	cpc	r25, r19
    1b1e:	a4 07       	cpc	r26, r20
    1b20:	b5 07       	cpc	r27, r21
    1b22:	68 f0       	brcs	.+26     	; 0x1b3e <usart_set_baudrate+0xe4>
    1b24:	28 8d       	ldd	r18, Y+24	; 0x18
    1b26:	39 8d       	ldd	r19, Y+25	; 0x19
    1b28:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1b2a:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1b2c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b2e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1b30:	ac 85       	ldd	r26, Y+12	; 0x0c
    1b32:	bd 85       	ldd	r27, Y+13	; 0x0d
    1b34:	28 17       	cp	r18, r24
    1b36:	39 07       	cpc	r19, r25
    1b38:	4a 07       	cpc	r20, r26
    1b3a:	5b 07       	cpc	r21, r27
    1b3c:	10 f4       	brcc	.+4      	; 0x1b42 <usart_set_baudrate+0xe8>
		return false;
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
    1b40:	3c c1       	rjmp	.+632    	; 0x1dba <usart_set_baudrate+0x360>
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1b42:	8e 89       	ldd	r24, Y+22	; 0x16
    1b44:	9f 89       	ldd	r25, Y+23	; 0x17
    1b46:	fc 01       	movw	r30, r24
    1b48:	84 81       	ldd	r24, Z+4	; 0x04
    1b4a:	88 2f       	mov	r24, r24
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	84 70       	andi	r24, 0x04	; 4
    1b50:	99 27       	eor	r25, r25
    1b52:	00 97       	sbiw	r24, 0x00	; 0
    1b54:	61 f4       	brne	.+24     	; 0x1b6e <usart_set_baudrate+0x114>
		baud *= 2;
    1b56:	88 8d       	ldd	r24, Y+24	; 0x18
    1b58:	99 8d       	ldd	r25, Y+25	; 0x19
    1b5a:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1b5c:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1b5e:	88 0f       	add	r24, r24
    1b60:	99 1f       	adc	r25, r25
    1b62:	aa 1f       	adc	r26, r26
    1b64:	bb 1f       	adc	r27, r27
    1b66:	88 8f       	std	Y+24, r24	; 0x18
    1b68:	99 8f       	std	Y+25, r25	; 0x19
    1b6a:	aa 8f       	std	Y+26, r26	; 0x1a
    1b6c:	bb 8f       	std	Y+27, r27	; 0x1b
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1b6e:	8f ef       	ldi	r24, 0xFF	; 255
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	a0 e0       	ldi	r26, 0x00	; 0
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	8e 83       	std	Y+6, r24	; 0x06
    1b78:	9f 83       	std	Y+7, r25	; 0x07
    1b7a:	a8 87       	std	Y+8, r26	; 0x08
    1b7c:	b9 87       	std	Y+9, r27	; 0x09
	ratio = cpu_hz / baud;
    1b7e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b80:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b82:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1b84:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1b86:	28 8d       	ldd	r18, Y+24	; 0x18
    1b88:	39 8d       	ldd	r19, Y+25	; 0x19
    1b8a:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1b8c:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1b8e:	bc 01       	movw	r22, r24
    1b90:	cd 01       	movw	r24, r26
    1b92:	0e 94 4a 1a 	call	0x3494	; 0x3494 <__udivmodsi4>
    1b96:	2a 8b       	std	Y+18, r18	; 0x12
    1b98:	3b 8b       	std	Y+19, r19	; 0x13
    1b9a:	4c 8b       	std	Y+20, r20	; 0x14
    1b9c:	5d 8b       	std	Y+21, r21	; 0x15

	for (exp = -7; exp < 7; exp++) {
    1b9e:	89 ef       	ldi	r24, 0xF9	; 249
    1ba0:	89 83       	std	Y+1, r24	; 0x01
    1ba2:	28 c0       	rjmp	.+80     	; 0x1bf4 <usart_set_baudrate+0x19a>
		if (ratio < limit) {
    1ba4:	2a 89       	ldd	r18, Y+18	; 0x12
    1ba6:	3b 89       	ldd	r19, Y+19	; 0x13
    1ba8:	4c 89       	ldd	r20, Y+20	; 0x14
    1baa:	5d 89       	ldd	r21, Y+21	; 0x15
    1bac:	8e 81       	ldd	r24, Y+6	; 0x06
    1bae:	9f 81       	ldd	r25, Y+7	; 0x07
    1bb0:	a8 85       	ldd	r26, Y+8	; 0x08
    1bb2:	b9 85       	ldd	r27, Y+9	; 0x09
    1bb4:	28 17       	cp	r18, r24
    1bb6:	39 07       	cpc	r19, r25
    1bb8:	4a 07       	cpc	r20, r26
    1bba:	5b 07       	cpc	r21, r27
    1bbc:	f8 f0       	brcs	.+62     	; 0x1bfc <usart_set_baudrate+0x1a2>
			break;
		}

		limit <<= 1;
    1bbe:	8e 81       	ldd	r24, Y+6	; 0x06
    1bc0:	9f 81       	ldd	r25, Y+7	; 0x07
    1bc2:	a8 85       	ldd	r26, Y+8	; 0x08
    1bc4:	b9 85       	ldd	r27, Y+9	; 0x09
    1bc6:	88 0f       	add	r24, r24
    1bc8:	99 1f       	adc	r25, r25
    1bca:	aa 1f       	adc	r26, r26
    1bcc:	bb 1f       	adc	r27, r27
    1bce:	8e 83       	std	Y+6, r24	; 0x06
    1bd0:	9f 83       	std	Y+7, r25	; 0x07
    1bd2:	a8 87       	std	Y+8, r26	; 0x08
    1bd4:	b9 87       	std	Y+9, r27	; 0x09

		if (exp < -3) {
    1bd6:	89 81       	ldd	r24, Y+1	; 0x01
    1bd8:	8d 3f       	cpi	r24, 0xFD	; 253
    1bda:	4c f4       	brge	.+18     	; 0x1bee <usart_set_baudrate+0x194>
			limit |= 1;
    1bdc:	8e 81       	ldd	r24, Y+6	; 0x06
    1bde:	9f 81       	ldd	r25, Y+7	; 0x07
    1be0:	a8 85       	ldd	r26, Y+8	; 0x08
    1be2:	b9 85       	ldd	r27, Y+9	; 0x09
    1be4:	81 60       	ori	r24, 0x01	; 1
    1be6:	8e 83       	std	Y+6, r24	; 0x06
    1be8:	9f 83       	std	Y+7, r25	; 0x07
    1bea:	a8 87       	std	Y+8, r26	; 0x08
    1bec:	b9 87       	std	Y+9, r27	; 0x09

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
    1bf0:	8f 5f       	subi	r24, 0xFF	; 255
    1bf2:	89 83       	std	Y+1, r24	; 0x01
    1bf4:	89 81       	ldd	r24, Y+1	; 0x01
    1bf6:	87 30       	cpi	r24, 0x07	; 7
    1bf8:	ac f2       	brlt	.-86     	; 0x1ba4 <usart_set_baudrate+0x14a>
    1bfa:	01 c0       	rjmp	.+2      	; 0x1bfe <usart_set_baudrate+0x1a4>
		if (ratio < limit) {
			break;
    1bfc:	00 00       	nop
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1bfe:	89 81       	ldd	r24, Y+1	; 0x01
    1c00:	88 23       	and	r24, r24
    1c02:	0c f0       	brlt	.+2      	; 0x1c06 <usart_set_baudrate+0x1ac>
    1c04:	88 c0       	rjmp	.+272    	; 0x1d16 <usart_set_baudrate+0x2bc>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1c06:	88 8d       	ldd	r24, Y+24	; 0x18
    1c08:	99 8d       	ldd	r25, Y+25	; 0x19
    1c0a:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1c0c:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1c0e:	88 0f       	add	r24, r24
    1c10:	99 1f       	adc	r25, r25
    1c12:	aa 1f       	adc	r26, r26
    1c14:	bb 1f       	adc	r27, r27
    1c16:	88 0f       	add	r24, r24
    1c18:	99 1f       	adc	r25, r25
    1c1a:	aa 1f       	adc	r26, r26
    1c1c:	bb 1f       	adc	r27, r27
    1c1e:	88 0f       	add	r24, r24
    1c20:	99 1f       	adc	r25, r25
    1c22:	aa 1f       	adc	r26, r26
    1c24:	bb 1f       	adc	r27, r27
    1c26:	2c 8d       	ldd	r18, Y+28	; 0x1c
    1c28:	3d 8d       	ldd	r19, Y+29	; 0x1d
    1c2a:	4e 8d       	ldd	r20, Y+30	; 0x1e
    1c2c:	5f 8d       	ldd	r21, Y+31	; 0x1f
    1c2e:	79 01       	movw	r14, r18
    1c30:	8a 01       	movw	r16, r20
    1c32:	e8 1a       	sub	r14, r24
    1c34:	f9 0a       	sbc	r15, r25
    1c36:	0a 0b       	sbc	r16, r26
    1c38:	1b 0b       	sbc	r17, r27
    1c3a:	d8 01       	movw	r26, r16
    1c3c:	c7 01       	movw	r24, r14
    1c3e:	8c 8f       	std	Y+28, r24	; 0x1c
    1c40:	9d 8f       	std	Y+29, r25	; 0x1d
    1c42:	ae 8f       	std	Y+30, r26	; 0x1e
    1c44:	bf 8f       	std	Y+31, r27	; 0x1f
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1c46:	89 81       	ldd	r24, Y+1	; 0x01
    1c48:	8e 3f       	cpi	r24, 0xFE	; 254
    1c4a:	84 f5       	brge	.+96     	; 0x1cac <usart_set_baudrate+0x252>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1c4c:	89 81       	ldd	r24, Y+1	; 0x01
    1c4e:	99 27       	eor	r25, r25
    1c50:	87 fd       	sbrc	r24, 7
    1c52:	90 95       	com	r25
    1c54:	2d ef       	ldi	r18, 0xFD	; 253
    1c56:	3f ef       	ldi	r19, 0xFF	; 255
    1c58:	28 1b       	sub	r18, r24
    1c5a:	39 0b       	sbc	r19, r25
    1c5c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1c5e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1c60:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1c62:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1c64:	7c 01       	movw	r14, r24
    1c66:	8d 01       	movw	r16, r26
    1c68:	04 c0       	rjmp	.+8      	; 0x1c72 <usart_set_baudrate+0x218>
    1c6a:	ee 0c       	add	r14, r14
    1c6c:	ff 1c       	adc	r15, r15
    1c6e:	00 1f       	adc	r16, r16
    1c70:	11 1f       	adc	r17, r17
    1c72:	2a 95       	dec	r18
    1c74:	d2 f7       	brpl	.-12     	; 0x1c6a <usart_set_baudrate+0x210>
    1c76:	a8 01       	movw	r20, r16
    1c78:	97 01       	movw	r18, r14
    1c7a:	88 8d       	ldd	r24, Y+24	; 0x18
    1c7c:	99 8d       	ldd	r25, Y+25	; 0x19
    1c7e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1c80:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1c82:	b6 95       	lsr	r27
    1c84:	a7 95       	ror	r26
    1c86:	97 95       	ror	r25
    1c88:	87 95       	ror	r24
    1c8a:	82 0f       	add	r24, r18
    1c8c:	93 1f       	adc	r25, r19
    1c8e:	a4 1f       	adc	r26, r20
    1c90:	b5 1f       	adc	r27, r21
    1c92:	28 8d       	ldd	r18, Y+24	; 0x18
    1c94:	39 8d       	ldd	r19, Y+25	; 0x19
    1c96:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1c98:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1c9a:	bc 01       	movw	r22, r24
    1c9c:	cd 01       	movw	r24, r26
    1c9e:	0e 94 4a 1a 	call	0x3494	; 0x3494 <__udivmodsi4>
    1ca2:	2a 83       	std	Y+2, r18	; 0x02
    1ca4:	3b 83       	std	Y+3, r19	; 0x03
    1ca6:	4c 83       	std	Y+4, r20	; 0x04
    1ca8:	5d 83       	std	Y+5, r21	; 0x05
    1caa:	6e c0       	rjmp	.+220    	; 0x1d88 <usart_set_baudrate+0x32e>
		} else {
			baud <<= exp + 3;
    1cac:	89 81       	ldd	r24, Y+1	; 0x01
    1cae:	99 27       	eor	r25, r25
    1cb0:	87 fd       	sbrc	r24, 7
    1cb2:	90 95       	com	r25
    1cb4:	9c 01       	movw	r18, r24
    1cb6:	2d 5f       	subi	r18, 0xFD	; 253
    1cb8:	3f 4f       	sbci	r19, 0xFF	; 255
    1cba:	88 8d       	ldd	r24, Y+24	; 0x18
    1cbc:	99 8d       	ldd	r25, Y+25	; 0x19
    1cbe:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1cc0:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1cc2:	04 c0       	rjmp	.+8      	; 0x1ccc <usart_set_baudrate+0x272>
    1cc4:	88 0f       	add	r24, r24
    1cc6:	99 1f       	adc	r25, r25
    1cc8:	aa 1f       	adc	r26, r26
    1cca:	bb 1f       	adc	r27, r27
    1ccc:	2a 95       	dec	r18
    1cce:	d2 f7       	brpl	.-12     	; 0x1cc4 <usart_set_baudrate+0x26a>
    1cd0:	88 8f       	std	Y+24, r24	; 0x18
    1cd2:	99 8f       	std	Y+25, r25	; 0x19
    1cd4:	aa 8f       	std	Y+26, r26	; 0x1a
    1cd6:	bb 8f       	std	Y+27, r27	; 0x1b
			div = (cpu_hz + baud / 2) / baud;
    1cd8:	88 8d       	ldd	r24, Y+24	; 0x18
    1cda:	99 8d       	ldd	r25, Y+25	; 0x19
    1cdc:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1cde:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1ce0:	9c 01       	movw	r18, r24
    1ce2:	ad 01       	movw	r20, r26
    1ce4:	56 95       	lsr	r21
    1ce6:	47 95       	ror	r20
    1ce8:	37 95       	ror	r19
    1cea:	27 95       	ror	r18
    1cec:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1cee:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1cf0:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1cf2:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1cf4:	82 0f       	add	r24, r18
    1cf6:	93 1f       	adc	r25, r19
    1cf8:	a4 1f       	adc	r26, r20
    1cfa:	b5 1f       	adc	r27, r21
    1cfc:	28 8d       	ldd	r18, Y+24	; 0x18
    1cfe:	39 8d       	ldd	r19, Y+25	; 0x19
    1d00:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1d02:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1d04:	bc 01       	movw	r22, r24
    1d06:	cd 01       	movw	r24, r26
    1d08:	0e 94 4a 1a 	call	0x3494	; 0x3494 <__udivmodsi4>
    1d0c:	2a 83       	std	Y+2, r18	; 0x02
    1d0e:	3b 83       	std	Y+3, r19	; 0x03
    1d10:	4c 83       	std	Y+4, r20	; 0x04
    1d12:	5d 83       	std	Y+5, r21	; 0x05
    1d14:	39 c0       	rjmp	.+114    	; 0x1d88 <usart_set_baudrate+0x32e>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1d16:	89 81       	ldd	r24, Y+1	; 0x01
    1d18:	99 27       	eor	r25, r25
    1d1a:	87 fd       	sbrc	r24, 7
    1d1c:	90 95       	com	r25
    1d1e:	9c 01       	movw	r18, r24
    1d20:	2d 5f       	subi	r18, 0xFD	; 253
    1d22:	3f 4f       	sbci	r19, 0xFF	; 255
    1d24:	88 8d       	ldd	r24, Y+24	; 0x18
    1d26:	99 8d       	ldd	r25, Y+25	; 0x19
    1d28:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1d2a:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1d2c:	04 c0       	rjmp	.+8      	; 0x1d36 <usart_set_baudrate+0x2dc>
    1d2e:	88 0f       	add	r24, r24
    1d30:	99 1f       	adc	r25, r25
    1d32:	aa 1f       	adc	r26, r26
    1d34:	bb 1f       	adc	r27, r27
    1d36:	2a 95       	dec	r18
    1d38:	d2 f7       	brpl	.-12     	; 0x1d2e <usart_set_baudrate+0x2d4>
    1d3a:	88 8f       	std	Y+24, r24	; 0x18
    1d3c:	99 8f       	std	Y+25, r25	; 0x19
    1d3e:	aa 8f       	std	Y+26, r26	; 0x1a
    1d40:	bb 8f       	std	Y+27, r27	; 0x1b
		div = (cpu_hz + baud / 2) / baud - 1;
    1d42:	88 8d       	ldd	r24, Y+24	; 0x18
    1d44:	99 8d       	ldd	r25, Y+25	; 0x19
    1d46:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1d48:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1d4a:	9c 01       	movw	r18, r24
    1d4c:	ad 01       	movw	r20, r26
    1d4e:	56 95       	lsr	r21
    1d50:	47 95       	ror	r20
    1d52:	37 95       	ror	r19
    1d54:	27 95       	ror	r18
    1d56:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1d58:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1d5a:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1d5c:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1d5e:	82 0f       	add	r24, r18
    1d60:	93 1f       	adc	r25, r19
    1d62:	a4 1f       	adc	r26, r20
    1d64:	b5 1f       	adc	r27, r21
    1d66:	28 8d       	ldd	r18, Y+24	; 0x18
    1d68:	39 8d       	ldd	r19, Y+25	; 0x19
    1d6a:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1d6c:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1d6e:	bc 01       	movw	r22, r24
    1d70:	cd 01       	movw	r24, r26
    1d72:	0e 94 4a 1a 	call	0x3494	; 0x3494 <__udivmodsi4>
    1d76:	da 01       	movw	r26, r20
    1d78:	c9 01       	movw	r24, r18
    1d7a:	01 97       	sbiw	r24, 0x01	; 1
    1d7c:	a1 09       	sbc	r26, r1
    1d7e:	b1 09       	sbc	r27, r1
    1d80:	8a 83       	std	Y+2, r24	; 0x02
    1d82:	9b 83       	std	Y+3, r25	; 0x03
    1d84:	ac 83       	std	Y+4, r26	; 0x04
    1d86:	bd 83       	std	Y+5, r27	; 0x05
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1d88:	8a 81       	ldd	r24, Y+2	; 0x02
    1d8a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d8c:	ac 81       	ldd	r26, Y+4	; 0x04
    1d8e:	bd 81       	ldd	r27, Y+5	; 0x05
    1d90:	89 2f       	mov	r24, r25
    1d92:	9a 2f       	mov	r25, r26
    1d94:	ab 2f       	mov	r26, r27
    1d96:	bb 27       	eor	r27, r27
    1d98:	98 2f       	mov	r25, r24
    1d9a:	9f 70       	andi	r25, 0x0F	; 15
    1d9c:	89 81       	ldd	r24, Y+1	; 0x01
    1d9e:	82 95       	swap	r24
    1da0:	80 7f       	andi	r24, 0xF0	; 240
    1da2:	29 2f       	mov	r18, r25
    1da4:	28 2b       	or	r18, r24
    1da6:	8e 89       	ldd	r24, Y+22	; 0x16
    1da8:	9f 89       	ldd	r25, Y+23	; 0x17
    1daa:	fc 01       	movw	r30, r24
    1dac:	27 83       	std	Z+7, r18	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1dae:	2a 81       	ldd	r18, Y+2	; 0x02
    1db0:	8e 89       	ldd	r24, Y+22	; 0x16
    1db2:	9f 89       	ldd	r25, Y+23	; 0x17
    1db4:	fc 01       	movw	r30, r24
    1db6:	26 83       	std	Z+6, r18	; 0x06

	return true;
    1db8:	81 e0       	ldi	r24, 0x01	; 1
}
    1dba:	6f 96       	adiw	r28, 0x1f	; 31
    1dbc:	cd bf       	out	0x3d, r28	; 61
    1dbe:	de bf       	out	0x3e, r29	; 62
    1dc0:	df 91       	pop	r29
    1dc2:	cf 91       	pop	r28
    1dc4:	1f 91       	pop	r17
    1dc6:	0f 91       	pop	r16
    1dc8:	ff 90       	pop	r15
    1dca:	ef 90       	pop	r14
    1dcc:	08 95       	ret

00001dce <cpu_irq_save>:
	//:    ()
	usart_putchar(USART_COMP,COMMAND_KEY);							//':'
	usart_putchar(USART_COMP,DATA);									//<data>
	usart_putchar(USART_COMP, (uint8_t)(256 - DATA));				//<CS>
	usart_putchar(USART_COMP,COMMAND_LOCK);							//'\r'
}
    1dce:	cf 93       	push	r28
    1dd0:	df 93       	push	r29
    1dd2:	1f 92       	push	r1
    1dd4:	cd b7       	in	r28, 0x3d	; 61
    1dd6:	de b7       	in	r29, 0x3e	; 62
    1dd8:	8f e3       	ldi	r24, 0x3F	; 63
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	fc 01       	movw	r30, r24
    1dde:	80 81       	ld	r24, Z
    1de0:	89 83       	std	Y+1, r24	; 0x01
    1de2:	f8 94       	cli
    1de4:	89 81       	ldd	r24, Y+1	; 0x01
    1de6:	0f 90       	pop	r0
    1de8:	df 91       	pop	r29
    1dea:	cf 91       	pop	r28
    1dec:	08 95       	ret

00001dee <cpu_irq_restore>:
    1dee:	cf 93       	push	r28
    1df0:	df 93       	push	r29
    1df2:	1f 92       	push	r1
    1df4:	cd b7       	in	r28, 0x3d	; 61
    1df6:	de b7       	in	r29, 0x3e	; 62
    1df8:	89 83       	std	Y+1, r24	; 0x01
    1dfa:	8f e3       	ldi	r24, 0x3F	; 63
    1dfc:	90 e0       	ldi	r25, 0x00	; 0
    1dfe:	29 81       	ldd	r18, Y+1	; 0x01
    1e00:	fc 01       	movw	r30, r24
    1e02:	20 83       	st	Z, r18
    1e04:	0f 90       	pop	r0
    1e06:	df 91       	pop	r29
    1e08:	cf 91       	pop	r28
    1e0a:	08 95       	ret

00001e0c <osc_enable_internal>:
    1e0c:	cf 93       	push	r28
    1e0e:	df 93       	push	r29
    1e10:	00 d0       	rcall	.+0      	; 0x1e12 <osc_enable_internal+0x6>
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
    1e16:	8a 83       	std	Y+2, r24	; 0x02
    1e18:	da df       	rcall	.-76     	; 0x1dce <cpu_irq_save>
    1e1a:	89 83       	std	Y+1, r24	; 0x01
    1e1c:	80 e5       	ldi	r24, 0x50	; 80
    1e1e:	90 e0       	ldi	r25, 0x00	; 0
    1e20:	20 e5       	ldi	r18, 0x50	; 80
    1e22:	30 e0       	ldi	r19, 0x00	; 0
    1e24:	f9 01       	movw	r30, r18
    1e26:	30 81       	ld	r19, Z
    1e28:	2a 81       	ldd	r18, Y+2	; 0x02
    1e2a:	23 2b       	or	r18, r19
    1e2c:	fc 01       	movw	r30, r24
    1e2e:	20 83       	st	Z, r18
    1e30:	89 81       	ldd	r24, Y+1	; 0x01
    1e32:	dd df       	rcall	.-70     	; 0x1dee <cpu_irq_restore>
    1e34:	0f 90       	pop	r0
    1e36:	0f 90       	pop	r0
    1e38:	df 91       	pop	r29
    1e3a:	cf 91       	pop	r28
    1e3c:	08 95       	ret

00001e3e <osc_enable_external>:
    1e3e:	cf 93       	push	r28
    1e40:	df 93       	push	r29
    1e42:	1f 92       	push	r1
    1e44:	cd b7       	in	r28, 0x3d	; 61
    1e46:	de b7       	in	r29, 0x3e	; 62
    1e48:	89 83       	std	Y+1, r24	; 0x01
    1e4a:	0f 90       	pop	r0
    1e4c:	df 91       	pop	r29
    1e4e:	cf 91       	pop	r28
    1e50:	08 95       	ret

00001e52 <osc_disable>:
    1e52:	cf 93       	push	r28
    1e54:	df 93       	push	r29
    1e56:	00 d0       	rcall	.+0      	; 0x1e58 <osc_disable+0x6>
    1e58:	cd b7       	in	r28, 0x3d	; 61
    1e5a:	de b7       	in	r29, 0x3e	; 62
    1e5c:	8a 83       	std	Y+2, r24	; 0x02
    1e5e:	b7 df       	rcall	.-146    	; 0x1dce <cpu_irq_save>
    1e60:	89 83       	std	Y+1, r24	; 0x01
    1e62:	80 e5       	ldi	r24, 0x50	; 80
    1e64:	90 e0       	ldi	r25, 0x00	; 0
    1e66:	20 e5       	ldi	r18, 0x50	; 80
    1e68:	30 e0       	ldi	r19, 0x00	; 0
    1e6a:	f9 01       	movw	r30, r18
    1e6c:	20 81       	ld	r18, Z
    1e6e:	32 2f       	mov	r19, r18
    1e70:	2a 81       	ldd	r18, Y+2	; 0x02
    1e72:	20 95       	com	r18
    1e74:	23 23       	and	r18, r19
    1e76:	fc 01       	movw	r30, r24
    1e78:	20 83       	st	Z, r18
    1e7a:	89 81       	ldd	r24, Y+1	; 0x01
    1e7c:	b8 df       	rcall	.-144    	; 0x1dee <cpu_irq_restore>
    1e7e:	0f 90       	pop	r0
    1e80:	0f 90       	pop	r0
    1e82:	df 91       	pop	r29
    1e84:	cf 91       	pop	r28
    1e86:	08 95       	ret

00001e88 <osc_enable>:
    1e88:	cf 93       	push	r28
    1e8a:	df 93       	push	r29
    1e8c:	1f 92       	push	r1
    1e8e:	cd b7       	in	r28, 0x3d	; 61
    1e90:	de b7       	in	r29, 0x3e	; 62
    1e92:	89 83       	std	Y+1, r24	; 0x01
    1e94:	89 81       	ldd	r24, Y+1	; 0x01
    1e96:	88 30       	cpi	r24, 0x08	; 8
    1e98:	19 f0       	breq	.+6      	; 0x1ea0 <osc_enable+0x18>
    1e9a:	89 81       	ldd	r24, Y+1	; 0x01
    1e9c:	b7 df       	rcall	.-146    	; 0x1e0c <osc_enable_internal>
    1e9e:	02 c0       	rjmp	.+4      	; 0x1ea4 <osc_enable+0x1c>
    1ea0:	89 81       	ldd	r24, Y+1	; 0x01
    1ea2:	cd df       	rcall	.-102    	; 0x1e3e <osc_enable_external>
    1ea4:	0f 90       	pop	r0
    1ea6:	df 91       	pop	r29
    1ea8:	cf 91       	pop	r28
    1eaa:	08 95       	ret

00001eac <osc_is_ready>:
    1eac:	cf 93       	push	r28
    1eae:	df 93       	push	r29
    1eb0:	1f 92       	push	r1
    1eb2:	cd b7       	in	r28, 0x3d	; 61
    1eb4:	de b7       	in	r29, 0x3e	; 62
    1eb6:	89 83       	std	Y+1, r24	; 0x01
    1eb8:	80 e5       	ldi	r24, 0x50	; 80
    1eba:	90 e0       	ldi	r25, 0x00	; 0
    1ebc:	fc 01       	movw	r30, r24
    1ebe:	91 81       	ldd	r25, Z+1	; 0x01
    1ec0:	89 81       	ldd	r24, Y+1	; 0x01
    1ec2:	98 23       	and	r25, r24
    1ec4:	81 e0       	ldi	r24, 0x01	; 1
    1ec6:	99 23       	and	r25, r25
    1ec8:	09 f4       	brne	.+2      	; 0x1ecc <osc_is_ready+0x20>
    1eca:	80 e0       	ldi	r24, 0x00	; 0
    1ecc:	0f 90       	pop	r0
    1ece:	df 91       	pop	r29
    1ed0:	cf 91       	pop	r28
    1ed2:	08 95       	ret

00001ed4 <osc_wait_ready>:
    1ed4:	cf 93       	push	r28
    1ed6:	df 93       	push	r29
    1ed8:	1f 92       	push	r1
    1eda:	cd b7       	in	r28, 0x3d	; 61
    1edc:	de b7       	in	r29, 0x3e	; 62
    1ede:	89 83       	std	Y+1, r24	; 0x01
    1ee0:	00 00       	nop
    1ee2:	89 81       	ldd	r24, Y+1	; 0x01
    1ee4:	e3 df       	rcall	.-58     	; 0x1eac <osc_is_ready>
    1ee6:	98 2f       	mov	r25, r24
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
    1eea:	89 27       	eor	r24, r25
    1eec:	88 23       	and	r24, r24
    1eee:	c9 f7       	brne	.-14     	; 0x1ee2 <osc_wait_ready+0xe>
    1ef0:	0f 90       	pop	r0
    1ef2:	df 91       	pop	r29
    1ef4:	cf 91       	pop	r28
    1ef6:	08 95       	ret

00001ef8 <sysclk_get_main_hz>:
    1ef8:	cf 93       	push	r28
    1efa:	df 93       	push	r29
    1efc:	cd b7       	in	r28, 0x3d	; 61
    1efe:	de b7       	in	r29, 0x3e	; 62
    1f00:	80 e0       	ldi	r24, 0x00	; 0
    1f02:	98 e4       	ldi	r25, 0x48	; 72
    1f04:	a8 ee       	ldi	r26, 0xE8	; 232
    1f06:	b1 e0       	ldi	r27, 0x01	; 1
    1f08:	bc 01       	movw	r22, r24
    1f0a:	cd 01       	movw	r24, r26
    1f0c:	df 91       	pop	r29
    1f0e:	cf 91       	pop	r28
    1f10:	08 95       	ret

00001f12 <sysclk_get_per4_hz>:
    1f12:	cf 93       	push	r28
    1f14:	df 93       	push	r29
    1f16:	1f 92       	push	r1
    1f18:	cd b7       	in	r28, 0x3d	; 61
    1f1a:	de b7       	in	r29, 0x3e	; 62
    1f1c:	19 82       	std	Y+1, r1	; 0x01
    1f1e:	ec df       	rcall	.-40     	; 0x1ef8 <sysclk_get_main_hz>
    1f20:	dc 01       	movw	r26, r24
    1f22:	cb 01       	movw	r24, r22
    1f24:	29 81       	ldd	r18, Y+1	; 0x01
    1f26:	22 2f       	mov	r18, r18
    1f28:	30 e0       	ldi	r19, 0x00	; 0
    1f2a:	02 2e       	mov	r0, r18
    1f2c:	04 c0       	rjmp	.+8      	; 0x1f36 <sysclk_get_per4_hz+0x24>
    1f2e:	b6 95       	lsr	r27
    1f30:	a7 95       	ror	r26
    1f32:	97 95       	ror	r25
    1f34:	87 95       	ror	r24
    1f36:	0a 94       	dec	r0
    1f38:	d2 f7       	brpl	.-12     	; 0x1f2e <sysclk_get_per4_hz+0x1c>
    1f3a:	bc 01       	movw	r22, r24
    1f3c:	cd 01       	movw	r24, r26
    1f3e:	0f 90       	pop	r0
    1f40:	df 91       	pop	r29
    1f42:	cf 91       	pop	r28
    1f44:	08 95       	ret

00001f46 <sysclk_get_per2_hz>:
    1f46:	cf 93       	push	r28
    1f48:	df 93       	push	r29
    1f4a:	cd b7       	in	r28, 0x3d	; 61
    1f4c:	de b7       	in	r29, 0x3e	; 62
    1f4e:	e1 df       	rcall	.-62     	; 0x1f12 <sysclk_get_per4_hz>
    1f50:	dc 01       	movw	r26, r24
    1f52:	cb 01       	movw	r24, r22
    1f54:	bc 01       	movw	r22, r24
    1f56:	cd 01       	movw	r24, r26
    1f58:	df 91       	pop	r29
    1f5a:	cf 91       	pop	r28
    1f5c:	08 95       	ret

00001f5e <sysclk_get_per_hz>:
    1f5e:	cf 93       	push	r28
    1f60:	df 93       	push	r29
    1f62:	cd b7       	in	r28, 0x3d	; 61
    1f64:	de b7       	in	r29, 0x3e	; 62
    1f66:	ef df       	rcall	.-34     	; 0x1f46 <sysclk_get_per2_hz>
    1f68:	dc 01       	movw	r26, r24
    1f6a:	cb 01       	movw	r24, r22
    1f6c:	bc 01       	movw	r22, r24
    1f6e:	cd 01       	movw	r24, r26
    1f70:	df 91       	pop	r29
    1f72:	cf 91       	pop	r28
    1f74:	08 95       	ret

00001f76 <sysclk_get_cpu_hz>:
    1f76:	cf 93       	push	r28
    1f78:	df 93       	push	r29
    1f7a:	cd b7       	in	r28, 0x3d	; 61
    1f7c:	de b7       	in	r29, 0x3e	; 62
    1f7e:	ef df       	rcall	.-34     	; 0x1f5e <sysclk_get_per_hz>
    1f80:	dc 01       	movw	r26, r24
    1f82:	cb 01       	movw	r24, r22
    1f84:	bc 01       	movw	r22, r24
    1f86:	cd 01       	movw	r24, r26
    1f88:	df 91       	pop	r29
    1f8a:	cf 91       	pop	r28
    1f8c:	08 95       	ret

00001f8e <__portable_avr_delay_cycles>:
    1f8e:	61 50       	subi	r22, 0x01	; 1
    1f90:	71 09       	sbc	r23, r1
    1f92:	81 09       	sbc	r24, r1
    1f94:	91 09       	sbc	r25, r1
    1f96:	d9 f7       	brne	.-10     	; 0x1f8e <__portable_avr_delay_cycles>
    1f98:	08 95       	ret

00001f9a <ioport_set_value>:
    1f9a:	cf 93       	push	r28
    1f9c:	df 93       	push	r29
    1f9e:	cd b7       	in	r28, 0x3d	; 61
    1fa0:	de b7       	in	r29, 0x3e	; 62
    1fa2:	2b 97       	sbiw	r28, 0x0b	; 11
    1fa4:	cd bf       	out	0x3d, r28	; 61
    1fa6:	de bf       	out	0x3e, r29	; 62
    1fa8:	8a 87       	std	Y+10, r24	; 0x0a
    1faa:	6b 87       	std	Y+11, r22	; 0x0b
    1fac:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fae:	89 83       	std	Y+1, r24	; 0x01
    1fb0:	8b 85       	ldd	r24, Y+11	; 0x0b
    1fb2:	8a 83       	std	Y+2, r24	; 0x02
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	8b 83       	std	Y+3, r24	; 0x03
    1fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fba:	8c 83       	std	Y+4, r24	; 0x04
    1fbc:	8c 81       	ldd	r24, Y+4	; 0x04
    1fbe:	86 95       	lsr	r24
    1fc0:	86 95       	lsr	r24
    1fc2:	86 95       	lsr	r24
    1fc4:	8d 83       	std	Y+5, r24	; 0x05
    1fc6:	8d 81       	ldd	r24, Y+5	; 0x05
    1fc8:	88 2f       	mov	r24, r24
    1fca:	90 e0       	ldi	r25, 0x00	; 0
    1fcc:	88 0f       	add	r24, r24
    1fce:	99 1f       	adc	r25, r25
    1fd0:	82 95       	swap	r24
    1fd2:	92 95       	swap	r25
    1fd4:	90 7f       	andi	r25, 0xF0	; 240
    1fd6:	98 27       	eor	r25, r24
    1fd8:	80 7f       	andi	r24, 0xF0	; 240
    1fda:	98 27       	eor	r25, r24
    1fdc:	9a 5f       	subi	r25, 0xFA	; 250
    1fde:	8e 83       	std	Y+6, r24	; 0x06
    1fe0:	9f 83       	std	Y+7, r25	; 0x07
    1fe2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe4:	88 23       	and	r24, r24
    1fe6:	a9 f0       	breq	.+42     	; 0x2012 <ioport_set_value+0x78>
    1fe8:	89 81       	ldd	r24, Y+1	; 0x01
    1fea:	88 87       	std	Y+8, r24	; 0x08
    1fec:	88 85       	ldd	r24, Y+8	; 0x08
    1fee:	88 2f       	mov	r24, r24
    1ff0:	90 e0       	ldi	r25, 0x00	; 0
    1ff2:	9c 01       	movw	r18, r24
    1ff4:	27 70       	andi	r18, 0x07	; 7
    1ff6:	33 27       	eor	r19, r19
    1ff8:	81 e0       	ldi	r24, 0x01	; 1
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	02 c0       	rjmp	.+4      	; 0x2002 <ioport_set_value+0x68>
    1ffe:	88 0f       	add	r24, r24
    2000:	99 1f       	adc	r25, r25
    2002:	2a 95       	dec	r18
    2004:	e2 f7       	brpl	.-8      	; 0x1ffe <ioport_set_value+0x64>
    2006:	28 2f       	mov	r18, r24
    2008:	8e 81       	ldd	r24, Y+6	; 0x06
    200a:	9f 81       	ldd	r25, Y+7	; 0x07
    200c:	fc 01       	movw	r30, r24
    200e:	25 83       	std	Z+5, r18	; 0x05
    2010:	14 c0       	rjmp	.+40     	; 0x203a <ioport_set_value+0xa0>
    2012:	89 81       	ldd	r24, Y+1	; 0x01
    2014:	89 87       	std	Y+9, r24	; 0x09
    2016:	89 85       	ldd	r24, Y+9	; 0x09
    2018:	88 2f       	mov	r24, r24
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	9c 01       	movw	r18, r24
    201e:	27 70       	andi	r18, 0x07	; 7
    2020:	33 27       	eor	r19, r19
    2022:	81 e0       	ldi	r24, 0x01	; 1
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	02 c0       	rjmp	.+4      	; 0x202c <ioport_set_value+0x92>
    2028:	88 0f       	add	r24, r24
    202a:	99 1f       	adc	r25, r25
    202c:	2a 95       	dec	r18
    202e:	e2 f7       	brpl	.-8      	; 0x2028 <ioport_set_value+0x8e>
    2030:	28 2f       	mov	r18, r24
    2032:	8e 81       	ldd	r24, Y+6	; 0x06
    2034:	9f 81       	ldd	r25, Y+7	; 0x07
    2036:	fc 01       	movw	r30, r24
    2038:	26 83       	std	Z+6, r18	; 0x06
    203a:	2b 96       	adiw	r28, 0x0b	; 11
    203c:	cd bf       	out	0x3d, r28	; 61
    203e:	de bf       	out	0x3e, r29	; 62
    2040:	df 91       	pop	r29
    2042:	cf 91       	pop	r28
    2044:	08 95       	ret

00002046 <pmic_init>:
    2046:	cf 93       	push	r28
    2048:	df 93       	push	r29
    204a:	cd b7       	in	r28, 0x3d	; 61
    204c:	de b7       	in	r29, 0x3e	; 62
    204e:	80 ea       	ldi	r24, 0xA0	; 160
    2050:	90 e0       	ldi	r25, 0x00	; 0
    2052:	27 e0       	ldi	r18, 0x07	; 7
    2054:	fc 01       	movw	r30, r24
    2056:	22 83       	std	Z+2, r18	; 0x02
    2058:	df 91       	pop	r29
    205a:	cf 91       	pop	r28
    205c:	08 95       	ret

0000205e <tc_set_overflow_interrupt_level>:
    205e:	cf 93       	push	r28
    2060:	df 93       	push	r29
    2062:	00 d0       	rcall	.+0      	; 0x2064 <tc_set_overflow_interrupt_level+0x6>
    2064:	00 d0       	rcall	.+0      	; 0x2066 <tc_set_overflow_interrupt_level+0x8>
    2066:	cd b7       	in	r28, 0x3d	; 61
    2068:	de b7       	in	r29, 0x3e	; 62
    206a:	89 83       	std	Y+1, r24	; 0x01
    206c:	9a 83       	std	Y+2, r25	; 0x02
    206e:	6b 83       	std	Y+3, r22	; 0x03
    2070:	7c 83       	std	Y+4, r23	; 0x04
    2072:	89 81       	ldd	r24, Y+1	; 0x01
    2074:	9a 81       	ldd	r25, Y+2	; 0x02
    2076:	fc 01       	movw	r30, r24
    2078:	86 81       	ldd	r24, Z+6	; 0x06
    207a:	28 2f       	mov	r18, r24
    207c:	2c 7f       	andi	r18, 0xFC	; 252
    207e:	89 81       	ldd	r24, Y+1	; 0x01
    2080:	9a 81       	ldd	r25, Y+2	; 0x02
    2082:	fc 01       	movw	r30, r24
    2084:	26 83       	std	Z+6, r18	; 0x06
    2086:	89 81       	ldd	r24, Y+1	; 0x01
    2088:	9a 81       	ldd	r25, Y+2	; 0x02
    208a:	fc 01       	movw	r30, r24
    208c:	96 81       	ldd	r25, Z+6	; 0x06
    208e:	8b 81       	ldd	r24, Y+3	; 0x03
    2090:	29 2f       	mov	r18, r25
    2092:	28 2b       	or	r18, r24
    2094:	89 81       	ldd	r24, Y+1	; 0x01
    2096:	9a 81       	ldd	r25, Y+2	; 0x02
    2098:	fc 01       	movw	r30, r24
    209a:	26 83       	std	Z+6, r18	; 0x06
    209c:	24 96       	adiw	r28, 0x04	; 4
    209e:	cd bf       	out	0x3d, r28	; 61
    20a0:	de bf       	out	0x3e, r29	; 62
    20a2:	df 91       	pop	r29
    20a4:	cf 91       	pop	r28
    20a6:	08 95       	ret

000020a8 <tc_write_clock_source>:
    20a8:	cf 93       	push	r28
    20aa:	df 93       	push	r29
    20ac:	00 d0       	rcall	.+0      	; 0x20ae <tc_write_clock_source+0x6>
    20ae:	00 d0       	rcall	.+0      	; 0x20b0 <tc_write_clock_source+0x8>
    20b0:	cd b7       	in	r28, 0x3d	; 61
    20b2:	de b7       	in	r29, 0x3e	; 62
    20b4:	89 83       	std	Y+1, r24	; 0x01
    20b6:	9a 83       	std	Y+2, r25	; 0x02
    20b8:	6b 83       	std	Y+3, r22	; 0x03
    20ba:	7c 83       	std	Y+4, r23	; 0x04
    20bc:	89 81       	ldd	r24, Y+1	; 0x01
    20be:	9a 81       	ldd	r25, Y+2	; 0x02
    20c0:	fc 01       	movw	r30, r24
    20c2:	80 81       	ld	r24, Z
    20c4:	98 2f       	mov	r25, r24
    20c6:	90 7f       	andi	r25, 0xF0	; 240
    20c8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ca:	29 2f       	mov	r18, r25
    20cc:	28 2b       	or	r18, r24
    20ce:	89 81       	ldd	r24, Y+1	; 0x01
    20d0:	9a 81       	ldd	r25, Y+2	; 0x02
    20d2:	fc 01       	movw	r30, r24
    20d4:	20 83       	st	Z, r18
    20d6:	24 96       	adiw	r28, 0x04	; 4
    20d8:	cd bf       	out	0x3d, r28	; 61
    20da:	de bf       	out	0x3e, r29	; 62
    20dc:	df 91       	pop	r29
    20de:	cf 91       	pop	r28
    20e0:	08 95       	ret

000020e2 <tc_set_wgm>:
    20e2:	cf 93       	push	r28
    20e4:	df 93       	push	r29
    20e6:	00 d0       	rcall	.+0      	; 0x20e8 <tc_set_wgm+0x6>
    20e8:	00 d0       	rcall	.+0      	; 0x20ea <tc_set_wgm+0x8>
    20ea:	cd b7       	in	r28, 0x3d	; 61
    20ec:	de b7       	in	r29, 0x3e	; 62
    20ee:	89 83       	std	Y+1, r24	; 0x01
    20f0:	9a 83       	std	Y+2, r25	; 0x02
    20f2:	6b 83       	std	Y+3, r22	; 0x03
    20f4:	7c 83       	std	Y+4, r23	; 0x04
    20f6:	89 81       	ldd	r24, Y+1	; 0x01
    20f8:	9a 81       	ldd	r25, Y+2	; 0x02
    20fa:	fc 01       	movw	r30, r24
    20fc:	81 81       	ldd	r24, Z+1	; 0x01
    20fe:	98 2f       	mov	r25, r24
    2100:	98 7f       	andi	r25, 0xF8	; 248
    2102:	8b 81       	ldd	r24, Y+3	; 0x03
    2104:	29 2f       	mov	r18, r25
    2106:	28 2b       	or	r18, r24
    2108:	89 81       	ldd	r24, Y+1	; 0x01
    210a:	9a 81       	ldd	r25, Y+2	; 0x02
    210c:	fc 01       	movw	r30, r24
    210e:	21 83       	std	Z+1, r18	; 0x01
    2110:	24 96       	adiw	r28, 0x04	; 4
    2112:	cd bf       	out	0x3d, r28	; 61
    2114:	de bf       	out	0x3e, r29	; 62
    2116:	df 91       	pop	r29
    2118:	cf 91       	pop	r28
    211a:	08 95       	ret

0000211c <usart_set_rx_interrupt_level>:
    211c:	cf 93       	push	r28
    211e:	df 93       	push	r29
    2120:	00 d0       	rcall	.+0      	; 0x2122 <usart_set_rx_interrupt_level+0x6>
    2122:	00 d0       	rcall	.+0      	; 0x2124 <usart_set_rx_interrupt_level+0x8>
    2124:	cd b7       	in	r28, 0x3d	; 61
    2126:	de b7       	in	r29, 0x3e	; 62
    2128:	89 83       	std	Y+1, r24	; 0x01
    212a:	9a 83       	std	Y+2, r25	; 0x02
    212c:	6b 83       	std	Y+3, r22	; 0x03
    212e:	7c 83       	std	Y+4, r23	; 0x04
    2130:	89 81       	ldd	r24, Y+1	; 0x01
    2132:	9a 81       	ldd	r25, Y+2	; 0x02
    2134:	fc 01       	movw	r30, r24
    2136:	83 81       	ldd	r24, Z+3	; 0x03
    2138:	98 2f       	mov	r25, r24
    213a:	9f 7c       	andi	r25, 0xCF	; 207
    213c:	8b 81       	ldd	r24, Y+3	; 0x03
    213e:	82 95       	swap	r24
    2140:	80 7f       	andi	r24, 0xF0	; 240
    2142:	29 2f       	mov	r18, r25
    2144:	28 2b       	or	r18, r24
    2146:	89 81       	ldd	r24, Y+1	; 0x01
    2148:	9a 81       	ldd	r25, Y+2	; 0x02
    214a:	fc 01       	movw	r30, r24
    214c:	23 83       	std	Z+3, r18	; 0x03
    214e:	24 96       	adiw	r28, 0x04	; 4
    2150:	cd bf       	out	0x3d, r28	; 61
    2152:	de bf       	out	0x3e, r29	; 62
    2154:	df 91       	pop	r29
    2156:	cf 91       	pop	r28
    2158:	08 95       	ret

0000215a <__vector_88>:
    215a:	1f 92       	push	r1
    215c:	0f 92       	push	r0
    215e:	00 90 3f 00 	lds	r0, 0x003F
    2162:	0f 92       	push	r0
    2164:	11 24       	eor	r1, r1
    2166:	2f 93       	push	r18
    2168:	8f 93       	push	r24
    216a:	9f 93       	push	r25
    216c:	ef 93       	push	r30
    216e:	ff 93       	push	r31
    2170:	cf 93       	push	r28
    2172:	df 93       	push	r29
    2174:	cd b7       	in	r28, 0x3d	; 61
    2176:	de b7       	in	r29, 0x3e	; 62
    2178:	f8 94       	cli
    217a:	80 ea       	ldi	r24, 0xA0	; 160
    217c:	99 e0       	ldi	r25, 0x09	; 9
    217e:	fc 01       	movw	r30, r24
    2180:	80 81       	ld	r24, Z
    2182:	80 93 5c 20 	sts	0x205C, r24
    2186:	80 91 59 20 	lds	r24, 0x2059
    218a:	90 91 5a 20 	lds	r25, 0x205A
    218e:	00 97       	sbiw	r24, 0x00	; 0
    2190:	f9 f0       	breq	.+62     	; 0x21d0 <__vector_88+0x76>
    2192:	81 e0       	ldi	r24, 0x01	; 1
    2194:	90 e0       	ldi	r25, 0x00	; 0
    2196:	80 93 59 20 	sts	0x2059, r24
    219a:	90 93 5a 20 	sts	0x205A, r25
    219e:	80 91 58 20 	lds	r24, 0x2058
    21a2:	88 2f       	mov	r24, r24
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	20 91 5c 20 	lds	r18, 0x205C
    21aa:	88 51       	subi	r24, 0x18	; 24
    21ac:	9f 4d       	sbci	r25, 0xDF	; 223
    21ae:	fc 01       	movw	r30, r24
    21b0:	20 83       	st	Z, r18
    21b2:	80 91 58 20 	lds	r24, 0x2058
    21b6:	8f 5f       	subi	r24, 0xFF	; 255
    21b8:	80 93 58 20 	sts	0x2058, r24
    21bc:	10 92 5b 20 	sts	0x205B, r1
    21c0:	80 91 5c 20 	lds	r24, 0x205C
    21c4:	8d 30       	cpi	r24, 0x0D	; 13
    21c6:	e9 f4       	brne	.+58     	; 0x2202 <__vector_88+0xa8>
    21c8:	81 e0       	ldi	r24, 0x01	; 1
    21ca:	80 93 5b 20 	sts	0x205B, r24
    21ce:	19 c0       	rjmp	.+50     	; 0x2202 <__vector_88+0xa8>
    21d0:	80 91 5c 20 	lds	r24, 0x205C
    21d4:	8a 33       	cpi	r24, 0x3A	; 58
    21d6:	a9 f4       	brne	.+42     	; 0x2202 <__vector_88+0xa8>
    21d8:	80 91 6f 20 	lds	r24, 0x206F
    21dc:	82 70       	andi	r24, 0x02	; 2
    21de:	88 23       	and	r24, r24
    21e0:	59 f4       	brne	.+22     	; 0x21f8 <__vector_88+0x9e>
    21e2:	81 e0       	ldi	r24, 0x01	; 1
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	80 93 59 20 	sts	0x2059, r24
    21ea:	90 93 5a 20 	sts	0x205A, r25
    21ee:	10 92 58 20 	sts	0x2058, r1
    21f2:	10 92 5b 20 	sts	0x205B, r1
    21f6:	05 c0       	rjmp	.+10     	; 0x2202 <__vector_88+0xa8>
    21f8:	80 91 70 20 	lds	r24, 0x2070
    21fc:	88 60       	ori	r24, 0x08	; 8
    21fe:	80 93 70 20 	sts	0x2070, r24
    2202:	78 94       	sei
    2204:	df 91       	pop	r29
    2206:	cf 91       	pop	r28
    2208:	ff 91       	pop	r31
    220a:	ef 91       	pop	r30
    220c:	9f 91       	pop	r25
    220e:	8f 91       	pop	r24
    2210:	2f 91       	pop	r18
    2212:	0f 90       	pop	r0
    2214:	00 92 3f 00 	sts	0x003F, r0
    2218:	0f 90       	pop	r0
    221a:	1f 90       	pop	r1
    221c:	18 95       	reti

0000221e <__vector_58>:
    221e:	1f 92       	push	r1
    2220:	0f 92       	push	r0
    2222:	00 90 3f 00 	lds	r0, 0x003F
    2226:	0f 92       	push	r0
    2228:	11 24       	eor	r1, r1
    222a:	8f 93       	push	r24
    222c:	9f 93       	push	r25
    222e:	ef 93       	push	r30
    2230:	ff 93       	push	r31
    2232:	cf 93       	push	r28
    2234:	df 93       	push	r29
    2236:	cd b7       	in	r28, 0x3d	; 61
    2238:	de b7       	in	r29, 0x3e	; 62
    223a:	80 ea       	ldi	r24, 0xA0	; 160
    223c:	99 e0       	ldi	r25, 0x09	; 9
    223e:	fc 01       	movw	r30, r24
    2240:	80 81       	ld	r24, Z
    2242:	80 93 5e 20 	sts	0x205E, r24
    2246:	df 91       	pop	r29
    2248:	cf 91       	pop	r28
    224a:	ff 91       	pop	r31
    224c:	ef 91       	pop	r30
    224e:	9f 91       	pop	r25
    2250:	8f 91       	pop	r24
    2252:	0f 90       	pop	r0
    2254:	00 92 3f 00 	sts	0x003F, r0
    2258:	0f 90       	pop	r0
    225a:	1f 90       	pop	r1
    225c:	18 95       	reti

0000225e <__vector_10>:
    225e:	1f 92       	push	r1
    2260:	0f 92       	push	r0
    2262:	00 90 3f 00 	lds	r0, 0x003F
    2266:	0f 92       	push	r0
    2268:	11 24       	eor	r1, r1
    226a:	2f 93       	push	r18
    226c:	3f 93       	push	r19
    226e:	4f 93       	push	r20
    2270:	5f 93       	push	r21
    2272:	6f 93       	push	r22
    2274:	7f 93       	push	r23
    2276:	8f 93       	push	r24
    2278:	9f 93       	push	r25
    227a:	af 93       	push	r26
    227c:	bf 93       	push	r27
    227e:	ef 93       	push	r30
    2280:	ff 93       	push	r31
    2282:	cf 93       	push	r28
    2284:	df 93       	push	r29
    2286:	cd b7       	in	r28, 0x3d	; 61
    2288:	de b7       	in	r29, 0x3e	; 62
    228a:	f8 94       	cli
    228c:	00 e0       	ldi	r16, 0x00	; 0
    228e:	00 93 00 08 	sts	0x0800, r16
    2292:	00 93 00 09 	sts	0x0900, r16
    2296:	00 93 00 0a 	sts	0x0A00, r16
    229a:	00 93 40 08 	sts	0x0840, r16
    229e:	00 93 40 09 	sts	0x0940, r16
    22a2:	00 00       	nop
    22a4:	80 e0       	ldi	r24, 0x00	; 0
    22a6:	94 e0       	ldi	r25, 0x04	; 4
    22a8:	fc 01       	movw	r30, r24
    22aa:	81 81       	ldd	r24, Z+1	; 0x01
    22ac:	88 23       	and	r24, r24
    22ae:	d1 f7       	brne	.-12     	; 0x22a4 <__vector_10+0x46>
    22b0:	80 e0       	ldi	r24, 0x00	; 0
    22b2:	94 e0       	ldi	r25, 0x04	; 4
    22b4:	fc 01       	movw	r30, r24
    22b6:	10 82       	st	Z, r1
    22b8:	80 e4       	ldi	r24, 0x40	; 64
    22ba:	98 e0       	ldi	r25, 0x08	; 8
    22bc:	fc 01       	movw	r30, r24
    22be:	80 a1       	ldd	r24, Z+32	; 0x20
    22c0:	91 a1       	ldd	r25, Z+33	; 0x21
    22c2:	cc 01       	movw	r24, r24
    22c4:	a0 e0       	ldi	r26, 0x00	; 0
    22c6:	b0 e0       	ldi	r27, 0x00	; 0
    22c8:	ac 01       	movw	r20, r24
    22ca:	33 27       	eor	r19, r19
    22cc:	22 27       	eor	r18, r18
    22ce:	80 e0       	ldi	r24, 0x00	; 0
    22d0:	98 e0       	ldi	r25, 0x08	; 8
    22d2:	fc 01       	movw	r30, r24
    22d4:	80 a1       	ldd	r24, Z+32	; 0x20
    22d6:	91 a1       	ldd	r25, Z+33	; 0x21
    22d8:	cc 01       	movw	r24, r24
    22da:	a0 e0       	ldi	r26, 0x00	; 0
    22dc:	b0 e0       	ldi	r27, 0x00	; 0
    22de:	82 0f       	add	r24, r18
    22e0:	93 1f       	adc	r25, r19
    22e2:	a4 1f       	adc	r26, r20
    22e4:	b5 1f       	adc	r27, r21
    22e6:	80 93 60 20 	sts	0x2060, r24
    22ea:	90 93 61 20 	sts	0x2061, r25
    22ee:	a0 93 62 20 	sts	0x2062, r26
    22f2:	b0 93 63 20 	sts	0x2063, r27
    22f6:	80 e4       	ldi	r24, 0x40	; 64
    22f8:	99 e0       	ldi	r25, 0x09	; 9
    22fa:	fc 01       	movw	r30, r24
    22fc:	80 a1       	ldd	r24, Z+32	; 0x20
    22fe:	91 a1       	ldd	r25, Z+33	; 0x21
    2300:	cc 01       	movw	r24, r24
    2302:	a0 e0       	ldi	r26, 0x00	; 0
    2304:	b0 e0       	ldi	r27, 0x00	; 0
    2306:	ac 01       	movw	r20, r24
    2308:	33 27       	eor	r19, r19
    230a:	22 27       	eor	r18, r18
    230c:	80 e0       	ldi	r24, 0x00	; 0
    230e:	99 e0       	ldi	r25, 0x09	; 9
    2310:	fc 01       	movw	r30, r24
    2312:	80 a1       	ldd	r24, Z+32	; 0x20
    2314:	91 a1       	ldd	r25, Z+33	; 0x21
    2316:	cc 01       	movw	r24, r24
    2318:	a0 e0       	ldi	r26, 0x00	; 0
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	82 0f       	add	r24, r18
    231e:	93 1f       	adc	r25, r19
    2320:	a4 1f       	adc	r26, r20
    2322:	b5 1f       	adc	r27, r21
    2324:	80 93 65 20 	sts	0x2065, r24
    2328:	90 93 66 20 	sts	0x2066, r25
    232c:	a0 93 67 20 	sts	0x2067, r26
    2330:	b0 93 68 20 	sts	0x2068, r27
    2334:	80 e0       	ldi	r24, 0x00	; 0
    2336:	9a e0       	ldi	r25, 0x0A	; 10
    2338:	fc 01       	movw	r30, r24
    233a:	80 a1       	ldd	r24, Z+32	; 0x20
    233c:	91 a1       	ldd	r25, Z+33	; 0x21
    233e:	cc 01       	movw	r24, r24
    2340:	a0 e0       	ldi	r26, 0x00	; 0
    2342:	b0 e0       	ldi	r27, 0x00	; 0
    2344:	80 93 6a 20 	sts	0x206A, r24
    2348:	90 93 6b 20 	sts	0x206B, r25
    234c:	a0 93 6c 20 	sts	0x206C, r26
    2350:	b0 93 6d 20 	sts	0x206D, r27
    2354:	10 92 5f 20 	sts	0x205F, r1
    2358:	80 91 5f 20 	lds	r24, 0x205F
    235c:	48 2f       	mov	r20, r24
    235e:	61 e0       	ldi	r22, 0x01	; 1
    2360:	8e ef       	ldi	r24, 0xFE	; 254
    2362:	00 d1       	rcall	.+512    	; 0x2564 <transmit_3bytes>
    2364:	78 94       	sei
    2366:	df 91       	pop	r29
    2368:	cf 91       	pop	r28
    236a:	ff 91       	pop	r31
    236c:	ef 91       	pop	r30
    236e:	bf 91       	pop	r27
    2370:	af 91       	pop	r26
    2372:	9f 91       	pop	r25
    2374:	8f 91       	pop	r24
    2376:	7f 91       	pop	r23
    2378:	6f 91       	pop	r22
    237a:	5f 91       	pop	r21
    237c:	4f 91       	pop	r20
    237e:	3f 91       	pop	r19
    2380:	2f 91       	pop	r18
    2382:	0f 90       	pop	r0
    2384:	00 92 3f 00 	sts	0x003F, r0
    2388:	0f 90       	pop	r0
    238a:	1f 90       	pop	r1
    238c:	18 95       	reti

0000238e <ISR_TCC1>:
    238e:	cf 93       	push	r28
    2390:	df 93       	push	r29
    2392:	cd b7       	in	r28, 0x3d	; 61
    2394:	de b7       	in	r29, 0x3e	; 62
    2396:	80 91 64 20 	lds	r24, 0x2064
    239a:	8f 5f       	subi	r24, 0xFF	; 255
    239c:	80 93 64 20 	sts	0x2064, r24
    23a0:	df 91       	pop	r29
    23a2:	cf 91       	pop	r28
    23a4:	08 95       	ret

000023a6 <ISR_TCD1>:
    23a6:	cf 93       	push	r28
    23a8:	df 93       	push	r29
    23aa:	cd b7       	in	r28, 0x3d	; 61
    23ac:	de b7       	in	r29, 0x3e	; 62
    23ae:	80 91 69 20 	lds	r24, 0x2069
    23b2:	8f 5f       	subi	r24, 0xFF	; 255
    23b4:	80 93 69 20 	sts	0x2069, r24
    23b8:	df 91       	pop	r29
    23ba:	cf 91       	pop	r28
    23bc:	08 95       	ret

000023be <ISR_TCE0>:
    23be:	cf 93       	push	r28
    23c0:	df 93       	push	r29
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	80 91 6e 20 	lds	r24, 0x206E
    23ca:	8f 5f       	subi	r24, 0xFF	; 255
    23cc:	80 93 6e 20 	sts	0x206E, r24
    23d0:	df 91       	pop	r29
    23d2:	cf 91       	pop	r28
    23d4:	08 95       	ret

000023d6 <decode>:
    23d6:	cf 93       	push	r28
    23d8:	df 93       	push	r29
    23da:	cd b7       	in	r28, 0x3d	; 61
    23dc:	de b7       	in	r29, 0x3e	; 62
    23de:	80 91 e8 20 	lds	r24, 0x20E8
    23e2:	88 2f       	mov	r24, r24
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	aa 27       	eor	r26, r26
    23e8:	97 fd       	sbrc	r25, 7
    23ea:	a0 95       	com	r26
    23ec:	ba 2f       	mov	r27, r26
    23ee:	41 e0       	ldi	r20, 0x01	; 1
    23f0:	50 e0       	ldi	r21, 0x00	; 0
    23f2:	25 e4       	ldi	r18, 0x45	; 69
    23f4:	30 e0       	ldi	r19, 0x00	; 0
    23f6:	84 1b       	sub	r24, r20
    23f8:	95 0b       	sbc	r25, r21
    23fa:	28 17       	cp	r18, r24
    23fc:	39 07       	cpc	r19, r25
    23fe:	08 f4       	brcc	.+2      	; 0x2402 <decode+0x2c>
    2400:	49 c0       	rjmp	.+146    	; 0x2494 <decode+0xbe>
    2402:	82 50       	subi	r24, 0x02	; 2
    2404:	9f 4f       	sbci	r25, 0xFF	; 255
    2406:	fc 01       	movw	r30, r24
    2408:	0c 94 6c 1a 	jmp	0x34d8	; 0x34d8 <__tablejump2__>
    240c:	80 91 e6 20 	lds	r24, 0x20E6
    2410:	90 91 e7 20 	lds	r25, 0x20E7
    2414:	fc 01       	movw	r30, r24
    2416:	90 81       	ld	r25, Z
    2418:	80 91 57 20 	lds	r24, 0x2057
    241c:	49 2f       	mov	r20, r25
    241e:	68 2f       	mov	r22, r24
    2420:	84 e1       	ldi	r24, 0x14	; 20
    2422:	a0 d0       	rcall	.+320    	; 0x2564 <transmit_3bytes>
    2424:	3d c0       	rjmp	.+122    	; 0x24a0 <decode+0xca>
    2426:	fd d0       	rcall	.+506    	; 0x2622 <MC_transmit_CPUfreq>
    2428:	3b c0       	rjmp	.+118    	; 0x24a0 <decode+0xca>
    242a:	80 91 00 20 	lds	r24, 0x2000
    242e:	68 2f       	mov	r22, r24
    2430:	81 e0       	ldi	r24, 0x01	; 1
    2432:	71 d0       	rcall	.+226    	; 0x2516 <transmit_2bytes>
    2434:	35 c0       	rjmp	.+106    	; 0x24a0 <decode+0xca>
    2436:	2b d1       	rcall	.+598    	; 0x268e <MC_transmit_Birthday>
    2438:	33 c0       	rjmp	.+102    	; 0x24a0 <decode+0xca>
    243a:	80 d1       	rcall	.+768    	; 0x273c <COUNTERS_start>
    243c:	31 c0       	rjmp	.+98     	; 0x24a0 <decode+0xca>
    243e:	11 d2       	rcall	.+1058   	; 0x2862 <COUNTERS_sendResults>
    2440:	2f c0       	rjmp	.+94     	; 0x24a0 <decode+0xca>
    2442:	a7 d2       	rcall	.+1358   	; 0x2992 <COUNTERS_stop>
    2444:	2d c0       	rjmp	.+90     	; 0x24a0 <decode+0xca>
    2446:	65 d1       	rcall	.+714    	; 0x2712 <MC_reset>
    2448:	2b c0       	rjmp	.+86     	; 0x24a0 <decode+0xca>
    244a:	06 d3       	rcall	.+1548   	; 0x2a58 <TIC_transmit>
    244c:	29 c0       	rjmp	.+82     	; 0x24a0 <decode+0xca>
    244e:	80 91 56 20 	lds	r24, 0x2056
    2452:	68 2f       	mov	r22, r24
    2454:	88 e0       	ldi	r24, 0x08	; 8
    2456:	5f d0       	rcall	.+190    	; 0x2516 <transmit_2bytes>
    2458:	23 c0       	rjmp	.+70     	; 0x24a0 <decode+0xca>
    245a:	81 e0       	ldi	r24, 0x01	; 1
    245c:	48 d3       	rcall	.+1680   	; 0x2aee <SPI_send>
    245e:	20 c0       	rjmp	.+64     	; 0x24a0 <decode+0xca>
    2460:	82 e0       	ldi	r24, 0x02	; 2
    2462:	45 d3       	rcall	.+1674   	; 0x2aee <SPI_send>
    2464:	1d c0       	rjmp	.+58     	; 0x24a0 <decode+0xca>
    2466:	83 e0       	ldi	r24, 0x03	; 3
    2468:	42 d3       	rcall	.+1668   	; 0x2aee <SPI_send>
    246a:	1a c0       	rjmp	.+52     	; 0x24a0 <decode+0xca>
    246c:	84 e0       	ldi	r24, 0x04	; 4
    246e:	3f d3       	rcall	.+1662   	; 0x2aee <SPI_send>
    2470:	17 c0       	rjmp	.+46     	; 0x24a0 <decode+0xca>
    2472:	85 e0       	ldi	r24, 0x05	; 5
    2474:	3c d3       	rcall	.+1656   	; 0x2aee <SPI_send>
    2476:	14 c0       	rjmp	.+40     	; 0x24a0 <decode+0xca>
    2478:	86 e0       	ldi	r24, 0x06	; 6
    247a:	39 d3       	rcall	.+1650   	; 0x2aee <SPI_send>
    247c:	11 c0       	rjmp	.+34     	; 0x24a0 <decode+0xca>
    247e:	87 e0       	ldi	r24, 0x07	; 7
    2480:	36 d3       	rcall	.+1644   	; 0x2aee <SPI_send>
    2482:	0e c0       	rjmp	.+28     	; 0x24a0 <decode+0xca>
    2484:	88 e0       	ldi	r24, 0x08	; 8
    2486:	33 d3       	rcall	.+1638   	; 0x2aee <SPI_send>
    2488:	0b c0       	rjmp	.+22     	; 0x24a0 <decode+0xca>
    248a:	89 e0       	ldi	r24, 0x09	; 9
    248c:	30 d3       	rcall	.+1632   	; 0x2aee <SPI_send>
    248e:	08 c0       	rjmp	.+16     	; 0x24a0 <decode+0xca>
    2490:	2a d4       	rcall	.+2132   	; 0x2ce6 <checkFlags>
    2492:	06 c0       	rjmp	.+12     	; 0x24a0 <decode+0xca>
    2494:	80 91 e8 20 	lds	r24, 0x20E8
    2498:	48 2f       	mov	r20, r24
    249a:	61 e0       	ldi	r22, 0x01	; 1
    249c:	8f ef       	ldi	r24, 0xFF	; 255
    249e:	62 d0       	rcall	.+196    	; 0x2564 <transmit_3bytes>
    24a0:	df 91       	pop	r29
    24a2:	cf 91       	pop	r28
    24a4:	08 95       	ret

000024a6 <transmit>:
    24a6:	cf 93       	push	r28
    24a8:	df 93       	push	r29
    24aa:	00 d0       	rcall	.+0      	; 0x24ac <transmit+0x6>
    24ac:	00 d0       	rcall	.+0      	; 0x24ae <transmit+0x8>
    24ae:	cd b7       	in	r28, 0x3d	; 61
    24b0:	de b7       	in	r29, 0x3e	; 62
    24b2:	8a 83       	std	Y+2, r24	; 0x02
    24b4:	9b 83       	std	Y+3, r25	; 0x03
    24b6:	6c 83       	std	Y+4, r22	; 0x04
    24b8:	6a e3       	ldi	r22, 0x3A	; 58
    24ba:	80 ea       	ldi	r24, 0xA0	; 160
    24bc:	99 e0       	ldi	r25, 0x09	; 9
    24be:	ae da       	rcall	.-2724   	; 0x1a1c <usart_putchar>
    24c0:	19 82       	std	Y+1, r1	; 0x01
    24c2:	10 c0       	rjmp	.+32     	; 0x24e4 <transmit+0x3e>
    24c4:	89 81       	ldd	r24, Y+1	; 0x01
    24c6:	88 2f       	mov	r24, r24
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	2a 81       	ldd	r18, Y+2	; 0x02
    24cc:	3b 81       	ldd	r19, Y+3	; 0x03
    24ce:	82 0f       	add	r24, r18
    24d0:	93 1f       	adc	r25, r19
    24d2:	fc 01       	movw	r30, r24
    24d4:	80 81       	ld	r24, Z
    24d6:	68 2f       	mov	r22, r24
    24d8:	80 ea       	ldi	r24, 0xA0	; 160
    24da:	99 e0       	ldi	r25, 0x09	; 9
    24dc:	9f da       	rcall	.-2754   	; 0x1a1c <usart_putchar>
    24de:	89 81       	ldd	r24, Y+1	; 0x01
    24e0:	8f 5f       	subi	r24, 0xFF	; 255
    24e2:	89 83       	std	Y+1, r24	; 0x01
    24e4:	99 81       	ldd	r25, Y+1	; 0x01
    24e6:	8c 81       	ldd	r24, Y+4	; 0x04
    24e8:	98 17       	cp	r25, r24
    24ea:	60 f3       	brcs	.-40     	; 0x24c4 <transmit+0x1e>
    24ec:	8c 81       	ldd	r24, Y+4	; 0x04
    24ee:	28 2f       	mov	r18, r24
    24f0:	2f 5f       	subi	r18, 0xFF	; 255
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	9b 81       	ldd	r25, Y+3	; 0x03
    24f6:	62 2f       	mov	r22, r18
    24f8:	65 d0       	rcall	.+202    	; 0x25c4 <calcCheckSum>
    24fa:	68 2f       	mov	r22, r24
    24fc:	80 ea       	ldi	r24, 0xA0	; 160
    24fe:	99 e0       	ldi	r25, 0x09	; 9
    2500:	8d da       	rcall	.-2790   	; 0x1a1c <usart_putchar>
    2502:	6d e0       	ldi	r22, 0x0D	; 13
    2504:	80 ea       	ldi	r24, 0xA0	; 160
    2506:	99 e0       	ldi	r25, 0x09	; 9
    2508:	89 da       	rcall	.-2798   	; 0x1a1c <usart_putchar>
    250a:	24 96       	adiw	r28, 0x04	; 4
    250c:	cd bf       	out	0x3d, r28	; 61
    250e:	de bf       	out	0x3e, r29	; 62
    2510:	df 91       	pop	r29
    2512:	cf 91       	pop	r28
    2514:	08 95       	ret

00002516 <transmit_2bytes>:
void transmit_2bytes(uint8_t DATA_1, uint8_t DATA_2)
{
    2516:	cf 93       	push	r28
    2518:	df 93       	push	r29
    251a:	00 d0       	rcall	.+0      	; 0x251c <transmit_2bytes+0x6>
    251c:	cd b7       	in	r28, 0x3d	; 61
    251e:	de b7       	in	r29, 0x3e	; 62
    2520:	89 83       	std	Y+1, r24	; 0x01
    2522:	6a 83       	std	Y+2, r22	; 0x02
	//:    ()
	usart_putchar(USART_COMP,COMMAND_KEY);								//':'
    2524:	6a e3       	ldi	r22, 0x3A	; 58
    2526:	80 ea       	ldi	r24, 0xA0	; 160
    2528:	99 e0       	ldi	r25, 0x09	; 9
    252a:	78 da       	rcall	.-2832   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,DATA_1);
    252c:	69 81       	ldd	r22, Y+1	; 0x01
    252e:	80 ea       	ldi	r24, 0xA0	; 160
    2530:	99 e0       	ldi	r25, 0x09	; 9
    2532:	74 da       	rcall	.-2840   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,DATA_2);									//<data>
    2534:	6a 81       	ldd	r22, Y+2	; 0x02
    2536:	80 ea       	ldi	r24, 0xA0	; 160
    2538:	99 e0       	ldi	r25, 0x09	; 9
    253a:	70 da       	rcall	.-2848   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP, (uint8_t)(256 - DATA_1 - DATA_2));		//<CS>
    253c:	89 81       	ldd	r24, Y+1	; 0x01
    253e:	98 2f       	mov	r25, r24
    2540:	91 95       	neg	r25
    2542:	8a 81       	ldd	r24, Y+2	; 0x02
    2544:	29 2f       	mov	r18, r25
    2546:	28 1b       	sub	r18, r24
    2548:	82 2f       	mov	r24, r18
    254a:	68 2f       	mov	r22, r24
    254c:	80 ea       	ldi	r24, 0xA0	; 160
    254e:	99 e0       	ldi	r25, 0x09	; 9
    2550:	65 da       	rcall	.-2870   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,COMMAND_LOCK);								//'\r'
    2552:	6d e0       	ldi	r22, 0x0D	; 13
    2554:	80 ea       	ldi	r24, 0xA0	; 160
    2556:	99 e0       	ldi	r25, 0x09	; 9
    2558:	61 da       	rcall	.-2878   	; 0x1a1c <usart_putchar>
}
    255a:	0f 90       	pop	r0
    255c:	0f 90       	pop	r0
    255e:	df 91       	pop	r29
    2560:	cf 91       	pop	r28
    2562:	08 95       	ret

00002564 <transmit_3bytes>:
void transmit_3bytes(uint8_t DATA_1, uint8_t DATA_2,uint8_t DATA_3)
{
    2564:	cf 93       	push	r28
    2566:	df 93       	push	r29
    2568:	00 d0       	rcall	.+0      	; 0x256a <transmit_3bytes+0x6>
    256a:	1f 92       	push	r1
    256c:	cd b7       	in	r28, 0x3d	; 61
    256e:	de b7       	in	r29, 0x3e	; 62
    2570:	89 83       	std	Y+1, r24	; 0x01
    2572:	6a 83       	std	Y+2, r22	; 0x02
    2574:	4b 83       	std	Y+3, r20	; 0x03
	//:    ()
	usart_putchar(USART_COMP,COMMAND_KEY);									//':'
    2576:	6a e3       	ldi	r22, 0x3A	; 58
    2578:	80 ea       	ldi	r24, 0xA0	; 160
    257a:	99 e0       	ldi	r25, 0x09	; 9
    257c:	4f da       	rcall	.-2914   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,DATA_1);
    257e:	69 81       	ldd	r22, Y+1	; 0x01
    2580:	80 ea       	ldi	r24, 0xA0	; 160
    2582:	99 e0       	ldi	r25, 0x09	; 9
    2584:	4b da       	rcall	.-2922   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,DATA_2);										//<data>
    2586:	6a 81       	ldd	r22, Y+2	; 0x02
    2588:	80 ea       	ldi	r24, 0xA0	; 160
    258a:	99 e0       	ldi	r25, 0x09	; 9
    258c:	47 da       	rcall	.-2930   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,DATA_3);
    258e:	6b 81       	ldd	r22, Y+3	; 0x03
    2590:	80 ea       	ldi	r24, 0xA0	; 160
    2592:	99 e0       	ldi	r25, 0x09	; 9
    2594:	43 da       	rcall	.-2938   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP, (uint8_t)(256 - DATA_1 - DATA_2 - DATA_3));	//<CS>
    2596:	89 81       	ldd	r24, Y+1	; 0x01
    2598:	98 2f       	mov	r25, r24
    259a:	91 95       	neg	r25
    259c:	8a 81       	ldd	r24, Y+2	; 0x02
    259e:	98 1b       	sub	r25, r24
    25a0:	8b 81       	ldd	r24, Y+3	; 0x03
    25a2:	29 2f       	mov	r18, r25
    25a4:	28 1b       	sub	r18, r24
    25a6:	82 2f       	mov	r24, r18
    25a8:	68 2f       	mov	r22, r24
    25aa:	80 ea       	ldi	r24, 0xA0	; 160
    25ac:	99 e0       	ldi	r25, 0x09	; 9
    25ae:	36 da       	rcall	.-2964   	; 0x1a1c <usart_putchar>
	usart_putchar(USART_COMP,COMMAND_LOCK);									//'\r'
    25b0:	6d e0       	ldi	r22, 0x0D	; 13
    25b2:	80 ea       	ldi	r24, 0xA0	; 160
    25b4:	99 e0       	ldi	r25, 0x09	; 9
    25b6:	32 da       	rcall	.-2972   	; 0x1a1c <usart_putchar>
}
    25b8:	23 96       	adiw	r28, 0x03	; 3
    25ba:	cd bf       	out	0x3d, r28	; 61
    25bc:	de bf       	out	0x3e, r29	; 62
    25be:	df 91       	pop	r29
    25c0:	cf 91       	pop	r28
    25c2:	08 95       	ret

000025c4 <calcCheckSum>:
uint8_t calcCheckSum(uint8_t data[], uint8_t data_length)
{
    25c4:	cf 93       	push	r28
    25c6:	df 93       	push	r29
    25c8:	cd b7       	in	r28, 0x3d	; 61
    25ca:	de b7       	in	r29, 0x3e	; 62
    25cc:	25 97       	sbiw	r28, 0x05	; 5
    25ce:	cd bf       	out	0x3d, r28	; 61
    25d0:	de bf       	out	0x3e, r29	; 62
    25d2:	8b 83       	std	Y+3, r24	; 0x03
    25d4:	9c 83       	std	Y+4, r25	; 0x04
    25d6:	6d 83       	std	Y+5, r22	; 0x05
	//:     
	uint8_t CheckSum = 0;
    25d8:	19 82       	std	Y+1, r1	; 0x01
	for (uint8_t i = 0; i < data_length - 1; i++)
    25da:	1a 82       	std	Y+2, r1	; 0x02
    25dc:	11 c0       	rjmp	.+34     	; 0x2600 <calcCheckSum+0x3c>
	{
		CheckSum -= data[i];
    25de:	8a 81       	ldd	r24, Y+2	; 0x02
    25e0:	88 2f       	mov	r24, r24
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	2b 81       	ldd	r18, Y+3	; 0x03
    25e6:	3c 81       	ldd	r19, Y+4	; 0x04
    25e8:	82 0f       	add	r24, r18
    25ea:	93 1f       	adc	r25, r19
    25ec:	fc 01       	movw	r30, r24
    25ee:	80 81       	ld	r24, Z
    25f0:	99 81       	ldd	r25, Y+1	; 0x01
    25f2:	f9 2f       	mov	r31, r25
    25f4:	f8 1b       	sub	r31, r24
    25f6:	8f 2f       	mov	r24, r31
    25f8:	89 83       	std	Y+1, r24	; 0x01
}
uint8_t calcCheckSum(uint8_t data[], uint8_t data_length)
{
	//:     
	uint8_t CheckSum = 0;
	for (uint8_t i = 0; i < data_length - 1; i++)
    25fa:	8a 81       	ldd	r24, Y+2	; 0x02
    25fc:	8f 5f       	subi	r24, 0xFF	; 255
    25fe:	8a 83       	std	Y+2, r24	; 0x02
    2600:	8a 81       	ldd	r24, Y+2	; 0x02
    2602:	28 2f       	mov	r18, r24
    2604:	30 e0       	ldi	r19, 0x00	; 0
    2606:	8d 81       	ldd	r24, Y+5	; 0x05
    2608:	88 2f       	mov	r24, r24
    260a:	90 e0       	ldi	r25, 0x00	; 0
    260c:	01 97       	sbiw	r24, 0x01	; 1
    260e:	28 17       	cp	r18, r24
    2610:	39 07       	cpc	r19, r25
    2612:	2c f3       	brlt	.-54     	; 0x25de <calcCheckSum+0x1a>
	{
		CheckSum -= data[i];
	}
	return CheckSum;
    2614:	89 81       	ldd	r24, Y+1	; 0x01
}
    2616:	25 96       	adiw	r28, 0x05	; 5
    2618:	cd bf       	out	0x3d, r28	; 61
    261a:	de bf       	out	0x3e, r29	; 62
    261c:	df 91       	pop	r29
    261e:	cf 91       	pop	r28
    2620:	08 95       	ret

00002622 <MC_transmit_CPUfreq>:
//MC
void MC_transmit_CPUfreq(void)
{
    2622:	cf 93       	push	r28
    2624:	df 93       	push	r29
    2626:	cd b7       	in	r28, 0x3d	; 61
    2628:	de b7       	in	r29, 0x3e	; 62
    262a:	29 97       	sbiw	r28, 0x09	; 9
    262c:	cd bf       	out	0x3d, r28	; 61
    262e:	de bf       	out	0x3e, r29	; 62
 	uint32_t freq = sysclk_get_cpu_hz();
    2630:	a2 dc       	rcall	.-1724   	; 0x1f76 <sysclk_get_cpu_hz>
    2632:	dc 01       	movw	r26, r24
    2634:	cb 01       	movw	r24, r22
    2636:	89 83       	std	Y+1, r24	; 0x01
    2638:	9a 83       	std	Y+2, r25	; 0x02
    263a:	ab 83       	std	Y+3, r26	; 0x03
    263c:	bc 83       	std	Y+4, r27	; 0x04
 	uint8_t data[] = {COMMAND_MC_get_CPUfreq,(uint8_t)freq,(uint8_t)(freq >> 8),(uint8_t)(freq >> 16),(uint8_t)(freq >> 24)};
    263e:	83 e0       	ldi	r24, 0x03	; 3
    2640:	8d 83       	std	Y+5, r24	; 0x05
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	8e 83       	std	Y+6, r24	; 0x06
    2646:	89 81       	ldd	r24, Y+1	; 0x01
    2648:	9a 81       	ldd	r25, Y+2	; 0x02
    264a:	ab 81       	ldd	r26, Y+3	; 0x03
    264c:	bc 81       	ldd	r27, Y+4	; 0x04
    264e:	89 2f       	mov	r24, r25
    2650:	9a 2f       	mov	r25, r26
    2652:	ab 2f       	mov	r26, r27
    2654:	bb 27       	eor	r27, r27
    2656:	8f 83       	std	Y+7, r24	; 0x07
    2658:	89 81       	ldd	r24, Y+1	; 0x01
    265a:	9a 81       	ldd	r25, Y+2	; 0x02
    265c:	ab 81       	ldd	r26, Y+3	; 0x03
    265e:	bc 81       	ldd	r27, Y+4	; 0x04
    2660:	cd 01       	movw	r24, r26
    2662:	aa 27       	eor	r26, r26
    2664:	bb 27       	eor	r27, r27
    2666:	88 87       	std	Y+8, r24	; 0x08
    2668:	89 81       	ldd	r24, Y+1	; 0x01
    266a:	9a 81       	ldd	r25, Y+2	; 0x02
    266c:	ab 81       	ldd	r26, Y+3	; 0x03
    266e:	bc 81       	ldd	r27, Y+4	; 0x04
    2670:	8b 2f       	mov	r24, r27
    2672:	99 27       	eor	r25, r25
    2674:	aa 27       	eor	r26, r26
    2676:	bb 27       	eor	r27, r27
    2678:	89 87       	std	Y+9, r24	; 0x09
	transmit(data,5);
    267a:	ce 01       	movw	r24, r28
    267c:	05 96       	adiw	r24, 0x05	; 5
    267e:	65 e0       	ldi	r22, 0x05	; 5
    2680:	12 df       	rcall	.-476    	; 0x24a6 <transmit>
}
    2682:	29 96       	adiw	r28, 0x09	; 9
    2684:	cd bf       	out	0x3d, r28	; 61
    2686:	de bf       	out	0x3e, r29	; 62
    2688:	df 91       	pop	r29
    268a:	cf 91       	pop	r28
    268c:	08 95       	ret

0000268e <MC_transmit_Birthday>:
void MC_transmit_Birthday(void)
{
    268e:	cf 93       	push	r28
    2690:	df 93       	push	r29
    2692:	cd b7       	in	r28, 0x3d	; 61
    2694:	de b7       	in	r29, 0x3e	; 62
    2696:	25 97       	sbiw	r28, 0x05	; 5
    2698:	cd bf       	out	0x3d, r28	; 61
    269a:	de bf       	out	0x3e, r29	; 62
	uint8_t data[] = {COMMAND_MC_get_Birthday, (uint8_t)MC_birthday,(uint8_t)(MC_birthday >> 8),(uint8_t)(MC_birthday>>16),(uint8_t)(MC_birthday>>24)};
    269c:	82 e0       	ldi	r24, 0x02	; 2
    269e:	89 83       	std	Y+1, r24	; 0x01
    26a0:	80 91 01 20 	lds	r24, 0x2001
    26a4:	90 91 02 20 	lds	r25, 0x2002
    26a8:	a0 91 03 20 	lds	r26, 0x2003
    26ac:	b0 91 04 20 	lds	r27, 0x2004
    26b0:	8a 83       	std	Y+2, r24	; 0x02
    26b2:	80 91 01 20 	lds	r24, 0x2001
    26b6:	90 91 02 20 	lds	r25, 0x2002
    26ba:	a0 91 03 20 	lds	r26, 0x2003
    26be:	b0 91 04 20 	lds	r27, 0x2004
    26c2:	89 2f       	mov	r24, r25
    26c4:	9a 2f       	mov	r25, r26
    26c6:	ab 2f       	mov	r26, r27
    26c8:	bb 27       	eor	r27, r27
    26ca:	8b 83       	std	Y+3, r24	; 0x03
    26cc:	80 91 01 20 	lds	r24, 0x2001
    26d0:	90 91 02 20 	lds	r25, 0x2002
    26d4:	a0 91 03 20 	lds	r26, 0x2003
    26d8:	b0 91 04 20 	lds	r27, 0x2004
    26dc:	cd 01       	movw	r24, r26
    26de:	aa 27       	eor	r26, r26
    26e0:	bb 27       	eor	r27, r27
    26e2:	8c 83       	std	Y+4, r24	; 0x04
    26e4:	80 91 01 20 	lds	r24, 0x2001
    26e8:	90 91 02 20 	lds	r25, 0x2002
    26ec:	a0 91 03 20 	lds	r26, 0x2003
    26f0:	b0 91 04 20 	lds	r27, 0x2004
    26f4:	8b 2f       	mov	r24, r27
    26f6:	99 27       	eor	r25, r25
    26f8:	aa 27       	eor	r26, r26
    26fa:	bb 27       	eor	r27, r27
    26fc:	8d 83       	std	Y+5, r24	; 0x05
	transmit(data,5);
    26fe:	65 e0       	ldi	r22, 0x05	; 5
    2700:	ce 01       	movw	r24, r28
    2702:	01 96       	adiw	r24, 0x01	; 1
    2704:	d0 de       	rcall	.-608    	; 0x24a6 <transmit>
}
    2706:	25 96       	adiw	r28, 0x05	; 5
    2708:	cd bf       	out	0x3d, r28	; 61
    270a:	de bf       	out	0x3e, r29	; 62
    270c:	df 91       	pop	r29
    270e:	cf 91       	pop	r28
    2710:	08 95       	ret

00002712 <MC_reset>:
void MC_reset(void)
{
    2712:	cf 93       	push	r28
    2714:	df 93       	push	r29
    2716:	1f 92       	push	r1
    2718:	cd b7       	in	r28, 0x3d	; 61
    271a:	de b7       	in	r29, 0x3e	; 62
	//:  
	//:        ,  
	cpu_irq_disable();
    271c:	f8 94       	cli
	uint8_t data[] = {COMMAND_MC_reset};
    271e:	84 e0       	ldi	r24, 0x04	; 4
    2720:	89 83       	std	Y+1, r24	; 0x01
	transmit(data,1);
    2722:	61 e0       	ldi	r22, 0x01	; 1
    2724:	ce 01       	movw	r24, r28
    2726:	01 96       	adiw	r24, 0x01	; 1
    2728:	be de       	rcall	.-644    	; 0x24a6 <transmit>
	
	RST.CTRL = 1;
    272a:	88 e7       	ldi	r24, 0x78	; 120
    272c:	90 e0       	ldi	r25, 0x00	; 0
    272e:	21 e0       	ldi	r18, 0x01	; 1
    2730:	fc 01       	movw	r30, r24
    2732:	21 83       	std	Z+1, r18	; 0x01
}
    2734:	0f 90       	pop	r0
    2736:	df 91       	pop	r29
    2738:	cf 91       	pop	r28
    273a:	08 95       	ret

0000273c <COUNTERS_start>:
//COUNTERS
void COUNTERS_start(void)
{
    273c:	cf 93       	push	r28
    273e:	df 93       	push	r29
    2740:	cd b7       	in	r28, 0x3d	; 61
    2742:	de b7       	in	r29, 0x3e	; 62
	//:     
	//: <Command><RTC_PRE><RTC_PER[1]><RTC_PER[0]>
	cli();
    2744:	f8 94       	cli
	if((RTC_Status != RTC_Status_busy))
    2746:	80 91 5f 20 	lds	r24, 0x205F
    274a:	82 30       	cpi	r24, 0x02	; 2
    274c:	09 f4       	brne	.+2      	; 0x2750 <COUNTERS_start+0x14>
    274e:	80 c0       	rjmp	.+256    	; 0x2850 <COUNTERS_start+0x114>
	{
		//
		while(RTC.STATUS != 0)
    2750:	00 00       	nop
    2752:	80 e0       	ldi	r24, 0x00	; 0
    2754:	94 e0       	ldi	r25, 0x04	; 4
    2756:	fc 01       	movw	r30, r24
    2758:	81 81       	ldd	r24, Z+1	; 0x01
    275a:	88 23       	and	r24, r24
    275c:	d1 f7       	brne	.-12     	; 0x2752 <COUNTERS_start+0x16>
		{
			//       RTC
		}
		RTC.PER = (COMP_MEM[2] << 8) + COMP_MEM[3];
    275e:	80 e0       	ldi	r24, 0x00	; 0
    2760:	94 e0       	ldi	r25, 0x04	; 4
    2762:	20 91 ea 20 	lds	r18, 0x20EA
    2766:	22 2f       	mov	r18, r18
    2768:	30 e0       	ldi	r19, 0x00	; 0
    276a:	52 2f       	mov	r21, r18
    276c:	44 27       	eor	r20, r20
    276e:	20 91 eb 20 	lds	r18, 0x20EB
    2772:	22 2f       	mov	r18, r18
    2774:	30 e0       	ldi	r19, 0x00	; 0
    2776:	24 0f       	add	r18, r20
    2778:	35 1f       	adc	r19, r21
    277a:	fc 01       	movw	r30, r24
    277c:	22 87       	std	Z+10, r18	; 0x0a
    277e:	33 87       	std	Z+11, r19	; 0x0b
		COA_Measurment = 0;
    2780:	10 92 60 20 	sts	0x2060, r1
    2784:	10 92 61 20 	sts	0x2061, r1
    2788:	10 92 62 20 	sts	0x2062, r1
    278c:	10 92 63 20 	sts	0x2063, r1
		COB_Measurment = 0;
    2790:	10 92 65 20 	sts	0x2065, r1
    2794:	10 92 66 20 	sts	0x2066, r1
    2798:	10 92 67 20 	sts	0x2067, r1
    279c:	10 92 68 20 	sts	0x2068, r1
		COC_Measurment = 0;
    27a0:	10 92 6a 20 	sts	0x206A, r1
    27a4:	10 92 6b 20 	sts	0x206B, r1
    27a8:	10 92 6c 20 	sts	0x206C, r1
    27ac:	10 92 6d 20 	sts	0x206D, r1
		COA_OVF = 0;
    27b0:	10 92 64 20 	sts	0x2064, r1
		COB_OVF = 0;
    27b4:	10 92 69 20 	sts	0x2069, r1
		COC_OVF = 0;
    27b8:	10 92 6e 20 	sts	0x206E, r1
		while(RTC.STATUS != 0)
    27bc:	00 00       	nop
    27be:	80 e0       	ldi	r24, 0x00	; 0
    27c0:	94 e0       	ldi	r25, 0x04	; 4
    27c2:	fc 01       	movw	r30, r24
    27c4:	81 81       	ldd	r24, Z+1	; 0x01
    27c6:	88 23       	and	r24, r24
    27c8:	d1 f7       	brne	.-12     	; 0x27be <COUNTERS_start+0x82>
		{
			//       RTC
		}
		RTC.CNT = 0;
    27ca:	80 e0       	ldi	r24, 0x00	; 0
    27cc:	94 e0       	ldi	r25, 0x04	; 4
    27ce:	fc 01       	movw	r30, r24
    27d0:	10 86       	std	Z+8, r1	; 0x08
    27d2:	11 86       	std	Z+9, r1	; 0x09
		TCC0.CNT = 0;
    27d4:	80 e0       	ldi	r24, 0x00	; 0
    27d6:	98 e0       	ldi	r25, 0x08	; 8
    27d8:	fc 01       	movw	r30, r24
    27da:	10 a2       	std	Z+32, r1	; 0x20
    27dc:	11 a2       	std	Z+33, r1	; 0x21
		TCC1.CNT = 0;
    27de:	80 e4       	ldi	r24, 0x40	; 64
    27e0:	98 e0       	ldi	r25, 0x08	; 8
    27e2:	fc 01       	movw	r30, r24
    27e4:	10 a2       	std	Z+32, r1	; 0x20
    27e6:	11 a2       	std	Z+33, r1	; 0x21
		TCD0.CNT = 0;
    27e8:	80 e0       	ldi	r24, 0x00	; 0
    27ea:	99 e0       	ldi	r25, 0x09	; 9
    27ec:	fc 01       	movw	r30, r24
    27ee:	10 a2       	std	Z+32, r1	; 0x20
    27f0:	11 a2       	std	Z+33, r1	; 0x21
		TCD1.CNT = 0;
    27f2:	80 e4       	ldi	r24, 0x40	; 64
    27f4:	99 e0       	ldi	r25, 0x09	; 9
    27f6:	fc 01       	movw	r30, r24
    27f8:	10 a2       	std	Z+32, r1	; 0x20
    27fa:	11 a2       	std	Z+33, r1	; 0x21
		TCE0.CNT = 0;
    27fc:	80 e0       	ldi	r24, 0x00	; 0
    27fe:	9a e0       	ldi	r25, 0x0A	; 10
    2800:	fc 01       	movw	r30, r24
    2802:	10 a2       	std	Z+32, r1	; 0x20
    2804:	11 a2       	std	Z+33, r1	; 0x21
		//
		while(RTC.STATUS != 0)
    2806:	00 00       	nop
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	94 e0       	ldi	r25, 0x04	; 4
    280c:	fc 01       	movw	r30, r24
    280e:	81 81       	ldd	r24, Z+1	; 0x01
    2810:	88 23       	and	r24, r24
    2812:	d1 f7       	brne	.-12     	; 0x2808 <COUNTERS_start+0xcc>
		{
			//       RTC
		}
		asm(
    2814:	08 e0       	ldi	r16, 0x08	; 8
    2816:	1a e0       	ldi	r17, 0x0A	; 10
    2818:	2c e0       	ldi	r18, 0x0C	; 12
    281a:	49 e0       	ldi	r20, 0x09	; 9
    281c:	5b e0       	ldi	r21, 0x0B	; 11
    281e:	00 93 00 08 	sts	0x0800, r16
    2822:	10 93 00 09 	sts	0x0900, r17
    2826:	20 93 00 0a 	sts	0x0A00, r18
    282a:	40 93 40 08 	sts	0x0840, r20
    282e:	50 93 40 09 	sts	0x0940, r21
		"STS 0x0A00, R18	\n\t"// TCE0.CTRLA = 0x0A00 <-   4
		//"STS 0x0400, R19	\n\t"// RTC.CTRL   = 0x0400 <-  RTC_Prescaler(@0x205F)
		"STS 0x0840, R20	\n\t"// TCC1.CTRLA = 0x0840 <-   1
		"STS 0x0940, R21	\n\t"// TCD1.CTRLA = 0x0940 <-   3
		);
		RTC.CTRL =  COMP_MEM[1];
    2832:	80 e0       	ldi	r24, 0x00	; 0
    2834:	94 e0       	ldi	r25, 0x04	; 4
    2836:	20 91 e9 20 	lds	r18, 0x20E9
    283a:	fc 01       	movw	r30, r24
    283c:	20 83       	st	Z, r18
		//
		transmit_2bytes(COMMAND_COUNTERS_start, RTC_Status);
    283e:	80 91 5f 20 	lds	r24, 0x205F
    2842:	68 2f       	mov	r22, r24
    2844:	8e e1       	ldi	r24, 0x1E	; 30
    2846:	67 de       	rcall	.-818    	; 0x2516 <transmit_2bytes>
		RTC_setStatus_busy;
    2848:	82 e0       	ldi	r24, 0x02	; 2
    284a:	80 93 5f 20 	sts	0x205F, r24
    284e:	05 c0       	rjmp	.+10     	; 0x285a <COUNTERS_start+0x11e>
	}
	else
	{
		//!  !
		transmit_2bytes(COMMAND_COUNTERS_start, RTC_Status);
    2850:	80 91 5f 20 	lds	r24, 0x205F
    2854:	68 2f       	mov	r22, r24
    2856:	8e e1       	ldi	r24, 0x1E	; 30
    2858:	5e de       	rcall	.-836    	; 0x2516 <transmit_2bytes>
	}
	sei();
    285a:	78 94       	sei
}
    285c:	df 91       	pop	r29
    285e:	cf 91       	pop	r28
    2860:	08 95       	ret

00002862 <COUNTERS_sendResults>:
void COUNTERS_sendResults(void)
{
    2862:	cf 93       	push	r28
    2864:	df 93       	push	r29
    2866:	cd b7       	in	r28, 0x3d	; 61
    2868:	de b7       	in	r29, 0x3e	; 62
    286a:	2f 97       	sbiw	r28, 0x0f	; 15
    286c:	cd bf       	out	0x3d, r28	; 61
    286e:	de bf       	out	0x3e, r29	; 62
	//:     ,  
	//: <Command><RTC_Status><COA_OVF><COA_M[3]><COA_M[2]><COA_M[1]><COA_M[0]><CO_OVF><CO_M[3]><CO_M[2]><CO_M[1]><CO_M[0]><CO_OVF><CO_M[1]><CO_M[0]>
	uint8_t wDATA[15];
	wDATA[0] = COMMAND_COUNTERS_sendResults;
    2870:	80 e2       	ldi	r24, 0x20	; 32
    2872:	89 83       	std	Y+1, r24	; 0x01
	wDATA[1] = RTC_Status;
    2874:	80 91 5f 20 	lds	r24, 0x205F
    2878:	8a 83       	std	Y+2, r24	; 0x02
	if(RTC_Status == RTC_Status_ready)
    287a:	80 91 5f 20 	lds	r24, 0x205F
    287e:	88 23       	and	r24, r24
    2880:	09 f0       	breq	.+2      	; 0x2884 <COUNTERS_sendResults+0x22>
    2882:	7d c0       	rjmp	.+250    	; 0x297e <COUNTERS_sendResults+0x11c>
	{
		wDATA[2] = COA_OVF;
    2884:	80 91 64 20 	lds	r24, 0x2064
    2888:	8b 83       	std	Y+3, r24	; 0x03
		wDATA[3] = (COA_Measurment >> 24);
    288a:	80 91 60 20 	lds	r24, 0x2060
    288e:	90 91 61 20 	lds	r25, 0x2061
    2892:	a0 91 62 20 	lds	r26, 0x2062
    2896:	b0 91 63 20 	lds	r27, 0x2063
    289a:	8b 2f       	mov	r24, r27
    289c:	99 27       	eor	r25, r25
    289e:	aa 27       	eor	r26, r26
    28a0:	bb 27       	eor	r27, r27
    28a2:	8c 83       	std	Y+4, r24	; 0x04
		wDATA[4] = (COA_Measurment >> 16);
    28a4:	80 91 60 20 	lds	r24, 0x2060
    28a8:	90 91 61 20 	lds	r25, 0x2061
    28ac:	a0 91 62 20 	lds	r26, 0x2062
    28b0:	b0 91 63 20 	lds	r27, 0x2063
    28b4:	cd 01       	movw	r24, r26
    28b6:	aa 27       	eor	r26, r26
    28b8:	bb 27       	eor	r27, r27
    28ba:	8d 83       	std	Y+5, r24	; 0x05
		wDATA[5] = (COA_Measurment >> 8);
    28bc:	80 91 60 20 	lds	r24, 0x2060
    28c0:	90 91 61 20 	lds	r25, 0x2061
    28c4:	a0 91 62 20 	lds	r26, 0x2062
    28c8:	b0 91 63 20 	lds	r27, 0x2063
    28cc:	89 2f       	mov	r24, r25
    28ce:	9a 2f       	mov	r25, r26
    28d0:	ab 2f       	mov	r26, r27
    28d2:	bb 27       	eor	r27, r27
    28d4:	8e 83       	std	Y+6, r24	; 0x06
		wDATA[6] = COA_Measurment;
    28d6:	80 91 60 20 	lds	r24, 0x2060
    28da:	90 91 61 20 	lds	r25, 0x2061
    28de:	a0 91 62 20 	lds	r26, 0x2062
    28e2:	b0 91 63 20 	lds	r27, 0x2063
    28e6:	8f 83       	std	Y+7, r24	; 0x07
		wDATA[7] = COB_OVF;
    28e8:	80 91 69 20 	lds	r24, 0x2069
    28ec:	88 87       	std	Y+8, r24	; 0x08
		wDATA[8] = (COB_Measurment >> 24);
    28ee:	80 91 65 20 	lds	r24, 0x2065
    28f2:	90 91 66 20 	lds	r25, 0x2066
    28f6:	a0 91 67 20 	lds	r26, 0x2067
    28fa:	b0 91 68 20 	lds	r27, 0x2068
    28fe:	8b 2f       	mov	r24, r27
    2900:	99 27       	eor	r25, r25
    2902:	aa 27       	eor	r26, r26
    2904:	bb 27       	eor	r27, r27
    2906:	89 87       	std	Y+9, r24	; 0x09
		wDATA[9] = (COB_Measurment >> 16);
    2908:	80 91 65 20 	lds	r24, 0x2065
    290c:	90 91 66 20 	lds	r25, 0x2066
    2910:	a0 91 67 20 	lds	r26, 0x2067
    2914:	b0 91 68 20 	lds	r27, 0x2068
    2918:	cd 01       	movw	r24, r26
    291a:	aa 27       	eor	r26, r26
    291c:	bb 27       	eor	r27, r27
    291e:	8a 87       	std	Y+10, r24	; 0x0a
		wDATA[10] = (COB_Measurment >> 8);
    2920:	80 91 65 20 	lds	r24, 0x2065
    2924:	90 91 66 20 	lds	r25, 0x2066
    2928:	a0 91 67 20 	lds	r26, 0x2067
    292c:	b0 91 68 20 	lds	r27, 0x2068
    2930:	89 2f       	mov	r24, r25
    2932:	9a 2f       	mov	r25, r26
    2934:	ab 2f       	mov	r26, r27
    2936:	bb 27       	eor	r27, r27
    2938:	8b 87       	std	Y+11, r24	; 0x0b
		wDATA[11] = COB_Measurment;
    293a:	80 91 65 20 	lds	r24, 0x2065
    293e:	90 91 66 20 	lds	r25, 0x2066
    2942:	a0 91 67 20 	lds	r26, 0x2067
    2946:	b0 91 68 20 	lds	r27, 0x2068
    294a:	8c 87       	std	Y+12, r24	; 0x0c
		wDATA[12] = COC_OVF;
    294c:	80 91 6e 20 	lds	r24, 0x206E
    2950:	8d 87       	std	Y+13, r24	; 0x0d
		wDATA[13] = (COC_Measurment >> 8);
    2952:	80 91 6a 20 	lds	r24, 0x206A
    2956:	90 91 6b 20 	lds	r25, 0x206B
    295a:	a0 91 6c 20 	lds	r26, 0x206C
    295e:	b0 91 6d 20 	lds	r27, 0x206D
    2962:	89 2f       	mov	r24, r25
    2964:	9a 2f       	mov	r25, r26
    2966:	ab 2f       	mov	r26, r27
    2968:	bb 27       	eor	r27, r27
    296a:	8e 87       	std	Y+14, r24	; 0x0e
		wDATA[14] = COC_Measurment;
    296c:	80 91 6a 20 	lds	r24, 0x206A
    2970:	90 91 6b 20 	lds	r25, 0x206B
    2974:	a0 91 6c 20 	lds	r26, 0x206C
    2978:	b0 91 6d 20 	lds	r27, 0x206D
    297c:	8f 87       	std	Y+15, r24	; 0x0f
	}
	transmit(wDATA,15);
    297e:	6f e0       	ldi	r22, 0x0F	; 15
    2980:	ce 01       	movw	r24, r28
    2982:	01 96       	adiw	r24, 0x01	; 1
    2984:	90 dd       	rcall	.-1248   	; 0x24a6 <transmit>
}
    2986:	2f 96       	adiw	r28, 0x0f	; 15
    2988:	cd bf       	out	0x3d, r28	; 61
    298a:	de bf       	out	0x3e, r29	; 62
    298c:	df 91       	pop	r29
    298e:	cf 91       	pop	r28
    2990:	08 95       	ret

00002992 <COUNTERS_stop>:

void COUNTERS_stop(void)
{
    2992:	cf 93       	push	r28
    2994:	df 93       	push	r29
    2996:	cd b7       	in	r28, 0x3d	; 61
    2998:	de b7       	in	r29, 0x3e	; 62
	//:   
	if (RTC_Status == RTC_Status_busy)
    299a:	80 91 5f 20 	lds	r24, 0x205F
    299e:	82 30       	cpi	r24, 0x02	; 2
    29a0:	09 f0       	breq	.+2      	; 0x29a4 <COUNTERS_stop+0x12>
    29a2:	52 c0       	rjmp	.+164    	; 0x2a48 <COUNTERS_stop+0xb6>
	{
		while(RTC.STATUS != 0)
    29a4:	00 00       	nop
    29a6:	80 e0       	ldi	r24, 0x00	; 0
    29a8:	94 e0       	ldi	r25, 0x04	; 4
    29aa:	fc 01       	movw	r30, r24
    29ac:	81 81       	ldd	r24, Z+1	; 0x01
    29ae:	88 23       	and	r24, r24
    29b0:	d1 f7       	brne	.-12     	; 0x29a6 <COUNTERS_stop+0x14>
		{
			//       RTC
		}
		RTC.CTRL = RTC_PRESCALER_OFF_gc;
    29b2:	80 e0       	ldi	r24, 0x00	; 0
    29b4:	94 e0       	ldi	r25, 0x04	; 4
    29b6:	fc 01       	movw	r30, r24
    29b8:	10 82       	st	Z, r1
		tc_write_clock_source(&TCC0, TC_CLKSEL_OFF_gc);
    29ba:	60 e0       	ldi	r22, 0x00	; 0
    29bc:	70 e0       	ldi	r23, 0x00	; 0
    29be:	80 e0       	ldi	r24, 0x00	; 0
    29c0:	98 e0       	ldi	r25, 0x08	; 8
    29c2:	72 db       	rcall	.-2332   	; 0x20a8 <tc_write_clock_source>
		tc_write_clock_source(&TCD0, TC_CLKSEL_OFF_gc);
    29c4:	60 e0       	ldi	r22, 0x00	; 0
    29c6:	70 e0       	ldi	r23, 0x00	; 0
    29c8:	80 e0       	ldi	r24, 0x00	; 0
    29ca:	99 e0       	ldi	r25, 0x09	; 9
    29cc:	6d db       	rcall	.-2342   	; 0x20a8 <tc_write_clock_source>
		tc_write_clock_source(&TCE0, TC_CLKSEL_OFF_gc);
    29ce:	60 e0       	ldi	r22, 0x00	; 0
    29d0:	70 e0       	ldi	r23, 0x00	; 0
    29d2:	80 e0       	ldi	r24, 0x00	; 0
    29d4:	9a e0       	ldi	r25, 0x0A	; 10
    29d6:	68 db       	rcall	.-2352   	; 0x20a8 <tc_write_clock_source>
		tc_write_clock_source(&TCC1, TC_CLKSEL_OFF_gc);
    29d8:	60 e0       	ldi	r22, 0x00	; 0
    29da:	70 e0       	ldi	r23, 0x00	; 0
    29dc:	80 e4       	ldi	r24, 0x40	; 64
    29de:	98 e0       	ldi	r25, 0x08	; 8
    29e0:	63 db       	rcall	.-2362   	; 0x20a8 <tc_write_clock_source>
		tc_write_clock_source(&TCD1, TC_CLKSEL_OFF_gc);
    29e2:	60 e0       	ldi	r22, 0x00	; 0
    29e4:	70 e0       	ldi	r23, 0x00	; 0
    29e6:	80 e4       	ldi	r24, 0x40	; 64
    29e8:	99 e0       	ldi	r25, 0x09	; 9
    29ea:	5e db       	rcall	.-2372   	; 0x20a8 <tc_write_clock_source>
		//  , 
		TCC0.CNT = 0;
    29ec:	80 e0       	ldi	r24, 0x00	; 0
    29ee:	98 e0       	ldi	r25, 0x08	; 8
    29f0:	fc 01       	movw	r30, r24
    29f2:	10 a2       	std	Z+32, r1	; 0x20
    29f4:	11 a2       	std	Z+33, r1	; 0x21
		TCC1.CNT = 0;
    29f6:	80 e4       	ldi	r24, 0x40	; 64
    29f8:	98 e0       	ldi	r25, 0x08	; 8
    29fa:	fc 01       	movw	r30, r24
    29fc:	10 a2       	std	Z+32, r1	; 0x20
    29fe:	11 a2       	std	Z+33, r1	; 0x21
		TCD0.CNT = 0;
    2a00:	80 e0       	ldi	r24, 0x00	; 0
    2a02:	99 e0       	ldi	r25, 0x09	; 9
    2a04:	fc 01       	movw	r30, r24
    2a06:	10 a2       	std	Z+32, r1	; 0x20
    2a08:	11 a2       	std	Z+33, r1	; 0x21
		TCD1.CNT = 0;
    2a0a:	80 e4       	ldi	r24, 0x40	; 64
    2a0c:	99 e0       	ldi	r25, 0x09	; 9
    2a0e:	fc 01       	movw	r30, r24
    2a10:	10 a2       	std	Z+32, r1	; 0x20
    2a12:	11 a2       	std	Z+33, r1	; 0x21
		TCE0.CNT = 0;
    2a14:	80 e0       	ldi	r24, 0x00	; 0
    2a16:	9a e0       	ldi	r25, 0x0A	; 10
    2a18:	fc 01       	movw	r30, r24
    2a1a:	10 a2       	std	Z+32, r1	; 0x20
    2a1c:	11 a2       	std	Z+33, r1	; 0x21
		while(RTC.STATUS != 0)
    2a1e:	00 00       	nop
    2a20:	80 e0       	ldi	r24, 0x00	; 0
    2a22:	94 e0       	ldi	r25, 0x04	; 4
    2a24:	fc 01       	movw	r30, r24
    2a26:	81 81       	ldd	r24, Z+1	; 0x01
    2a28:	88 23       	and	r24, r24
    2a2a:	d1 f7       	brne	.-12     	; 0x2a20 <COUNTERS_stop+0x8e>
		{
			//       RTC
		}
		RTC.CNT = 0;
    2a2c:	80 e0       	ldi	r24, 0x00	; 0
    2a2e:	94 e0       	ldi	r25, 0x04	; 4
    2a30:	fc 01       	movw	r30, r24
    2a32:	10 86       	std	Z+8, r1	; 0x08
    2a34:	11 86       	std	Z+9, r1	; 0x09
		transmit_2bytes(COMMAND_COUNTERS_stop, RTC_Status);
    2a36:	80 91 5f 20 	lds	r24, 0x205F
    2a3a:	68 2f       	mov	r22, r24
    2a3c:	8f e1       	ldi	r24, 0x1F	; 31
    2a3e:	6b dd       	rcall	.-1322   	; 0x2516 <transmit_2bytes>
		RTC_setStatus_stopped;
    2a40:	81 e0       	ldi	r24, 0x01	; 1
    2a42:	80 93 5f 20 	sts	0x205F, r24
    2a46:	05 c0       	rjmp	.+10     	; 0x2a52 <COUNTERS_stop+0xc0>
	}
	else
	{
		transmit_2bytes(COMMAND_COUNTERS_stop, RTC_Status);
    2a48:	80 91 5f 20 	lds	r24, 0x205F
    2a4c:	68 2f       	mov	r22, r24
    2a4e:	8f e1       	ldi	r24, 0x1F	; 31
    2a50:	62 dd       	rcall	.-1340   	; 0x2516 <transmit_2bytes>
	}
}
    2a52:	df 91       	pop	r29
    2a54:	cf 91       	pop	r28
    2a56:	08 95       	ret

00002a58 <TIC_transmit>:
//TIC
void TIC_transmit(void)
{
    2a58:	cf 93       	push	r28
    2a5a:	df 93       	push	r29
    2a5c:	cd b7       	in	r28, 0x3d	; 61
    2a5e:	de b7       	in	r29, 0x3e	; 62
	//	usart_putchar(USART_TIC,USART_MEM[i]);				//USART_TIC
	//	delay_us(usartTIC_delay);
	//}
	//   TIC
	//   
}
    2a60:	df 91       	pop	r29
    2a62:	cf 91       	pop	r28
    2a64:	08 95       	ret

00002a66 <EVSYS_SetEventSource>:
//
bool EVSYS_SetEventSource( uint8_t eventChannel, EVSYS_CHMUX_t eventSource )
{
    2a66:	cf 93       	push	r28
    2a68:	df 93       	push	r29
    2a6a:	cd b7       	in	r28, 0x3d	; 61
    2a6c:	de b7       	in	r29, 0x3e	; 62
    2a6e:	25 97       	sbiw	r28, 0x05	; 5
    2a70:	cd bf       	out	0x3d, r28	; 61
    2a72:	de bf       	out	0x3e, r29	; 62
    2a74:	8b 83       	std	Y+3, r24	; 0x03
    2a76:	6c 83       	std	Y+4, r22	; 0x04
    2a78:	7d 83       	std	Y+5, r23	; 0x05
	volatile uint8_t * chMux;

	/*  Check if channel is valid and set the pointer offset for the selected
	 *  channel and assign the eventSource value.
	 */
	if (eventChannel < 8) {
    2a7a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a7c:	88 30       	cpi	r24, 0x08	; 8
    2a7e:	70 f4       	brcc	.+28     	; 0x2a9c <EVSYS_SetEventSource+0x36>
		chMux = &EVSYS.CH0MUX + eventChannel;
    2a80:	8b 81       	ldd	r24, Y+3	; 0x03
    2a82:	88 2f       	mov	r24, r24
    2a84:	90 e0       	ldi	r25, 0x00	; 0
    2a86:	80 58       	subi	r24, 0x80	; 128
    2a88:	9e 4f       	sbci	r25, 0xFE	; 254
    2a8a:	89 83       	std	Y+1, r24	; 0x01
    2a8c:	9a 83       	std	Y+2, r25	; 0x02
		*chMux = eventSource;
    2a8e:	2c 81       	ldd	r18, Y+4	; 0x04
    2a90:	89 81       	ldd	r24, Y+1	; 0x01
    2a92:	9a 81       	ldd	r25, Y+2	; 0x02
    2a94:	fc 01       	movw	r30, r24
    2a96:	20 83       	st	Z, r18

		return true;
    2a98:	81 e0       	ldi	r24, 0x01	; 1
    2a9a:	01 c0       	rjmp	.+2      	; 0x2a9e <EVSYS_SetEventSource+0x38>
	} else {
		return false;
    2a9c:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2a9e:	25 96       	adiw	r28, 0x05	; 5
    2aa0:	cd bf       	out	0x3d, r28	; 61
    2aa2:	de bf       	out	0x3e, r29	; 62
    2aa4:	df 91       	pop	r29
    2aa6:	cf 91       	pop	r28
    2aa8:	08 95       	ret

00002aaa <EVSYS_SetEventChannelFilter>:
bool EVSYS_SetEventChannelFilter( uint8_t eventChannel,EVSYS_DIGFILT_t filterCoefficient )
{
    2aaa:	cf 93       	push	r28
    2aac:	df 93       	push	r29
    2aae:	cd b7       	in	r28, 0x3d	; 61
    2ab0:	de b7       	in	r29, 0x3e	; 62
    2ab2:	25 97       	sbiw	r28, 0x05	; 5
    2ab4:	cd bf       	out	0x3d, r28	; 61
    2ab6:	de bf       	out	0x3e, r29	; 62
    2ab8:	8b 83       	std	Y+3, r24	; 0x03
    2aba:	6c 83       	std	Y+4, r22	; 0x04
    2abc:	7d 83       	std	Y+5, r23	; 0x05
	/*  Check if channel is valid and set the pointer offset for the selected
	 *  channel and assign the configuration value.
	 */
	if (eventChannel < 8) {
    2abe:	8b 81       	ldd	r24, Y+3	; 0x03
    2ac0:	88 30       	cpi	r24, 0x08	; 8
    2ac2:	70 f4       	brcc	.+28     	; 0x2ae0 <EVSYS_SetEventChannelFilter+0x36>

		volatile uint8_t * chCtrl;
		chCtrl = &EVSYS.CH0CTRL + eventChannel;
    2ac4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ac6:	88 2f       	mov	r24, r24
    2ac8:	90 e0       	ldi	r25, 0x00	; 0
    2aca:	88 57       	subi	r24, 0x78	; 120
    2acc:	9e 4f       	sbci	r25, 0xFE	; 254
    2ace:	89 83       	std	Y+1, r24	; 0x01
    2ad0:	9a 83       	std	Y+2, r25	; 0x02
		*chCtrl = filterCoefficient;
    2ad2:	2c 81       	ldd	r18, Y+4	; 0x04
    2ad4:	89 81       	ldd	r24, Y+1	; 0x01
    2ad6:	9a 81       	ldd	r25, Y+2	; 0x02
    2ad8:	fc 01       	movw	r30, r24
    2ada:	20 83       	st	Z, r18

		return true;
    2adc:	81 e0       	ldi	r24, 0x01	; 1
    2ade:	01 c0       	rjmp	.+2      	; 0x2ae2 <EVSYS_SetEventChannelFilter+0x38>
	} else {
		return false;
    2ae0:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2ae2:	25 96       	adiw	r28, 0x05	; 5
    2ae4:	cd bf       	out	0x3d, r28	; 61
    2ae6:	de bf       	out	0x3e, r29	; 62
    2ae8:	df 91       	pop	r29
    2aea:	cf 91       	pop	r28
    2aec:	08 95       	ret

00002aee <SPI_send>:
//SPI
void SPI_send(uint8_t DEVICE_Number)
{
    2aee:	cf 93       	push	r28
    2af0:	df 93       	push	r29
    2af2:	cd b7       	in	r28, 0x3d	; 61
    2af4:	de b7       	in	r29, 0x3e	; 62
    2af6:	62 97       	sbiw	r28, 0x12	; 18
    2af8:	cd bf       	out	0x3d, r28	; 61
    2afa:	de bf       	out	0x3e, r29	; 62
    2afc:	8a 8b       	std	Y+18, r24	; 0x12
	//			6			 IonSource		ADC
	//			7			 Detector		ADC
	//			8			 Inlet			ADC
	//			9			 MSV			ADC (Scaner and Condensator)
	//  
	bool DEVICE_is_DAC = true;
    2afe:	81 e0       	ldi	r24, 0x01	; 1
    2b00:	89 83       	std	Y+1, r24	; 0x01
	bool DAC_is_AD5643R = false;
    2b02:	1a 82       	std	Y+2, r1	; 0x02
	struct spi_device SPI_DEVICE = {
    2b04:	1b 82       	std	Y+3, r1	; 0x03
		.id = 0
	};
	switch(DEVICE_Number)
    2b06:	8a 89       	ldd	r24, Y+18	; 0x12
    2b08:	88 2f       	mov	r24, r24
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
    2b0c:	85 30       	cpi	r24, 0x05	; 5
    2b0e:	91 05       	cpc	r25, r1
    2b10:	99 f1       	breq	.+102    	; 0x2b78 <SPI_send+0x8a>
    2b12:	86 30       	cpi	r24, 0x06	; 6
    2b14:	91 05       	cpc	r25, r1
    2b16:	8c f4       	brge	.+34     	; 0x2b3a <SPI_send+0x4c>
    2b18:	82 30       	cpi	r24, 0x02	; 2
    2b1a:	91 05       	cpc	r25, r1
    2b1c:	f9 f0       	breq	.+62     	; 0x2b5c <SPI_send+0x6e>
    2b1e:	83 30       	cpi	r24, 0x03	; 3
    2b20:	91 05       	cpc	r25, r1
    2b22:	24 f4       	brge	.+8      	; 0x2b2c <SPI_send+0x3e>
    2b24:	81 30       	cpi	r24, 0x01	; 1
    2b26:	91 05       	cpc	r25, r1
    2b28:	a9 f0       	breq	.+42     	; 0x2b54 <SPI_send+0x66>
    2b2a:	40 c0       	rjmp	.+128    	; 0x2bac <SPI_send+0xbe>
    2b2c:	83 30       	cpi	r24, 0x03	; 3
    2b2e:	91 05       	cpc	r25, r1
    2b30:	c9 f0       	breq	.+50     	; 0x2b64 <SPI_send+0x76>
    2b32:	84 30       	cpi	r24, 0x04	; 4
    2b34:	91 05       	cpc	r25, r1
    2b36:	d1 f0       	breq	.+52     	; 0x2b6c <SPI_send+0x7e>
    2b38:	39 c0       	rjmp	.+114    	; 0x2bac <SPI_send+0xbe>
    2b3a:	87 30       	cpi	r24, 0x07	; 7
    2b3c:	91 05       	cpc	r25, r1
    2b3e:	39 f1       	breq	.+78     	; 0x2b8e <SPI_send+0xa0>
    2b40:	87 30       	cpi	r24, 0x07	; 7
    2b42:	91 05       	cpc	r25, r1
    2b44:	fc f0       	brlt	.+62     	; 0x2b84 <SPI_send+0x96>
    2b46:	88 30       	cpi	r24, 0x08	; 8
    2b48:	91 05       	cpc	r25, r1
    2b4a:	31 f1       	breq	.+76     	; 0x2b98 <SPI_send+0xaa>
    2b4c:	89 30       	cpi	r24, 0x09	; 9
    2b4e:	91 05       	cpc	r25, r1
    2b50:	41 f1       	breq	.+80     	; 0x2ba2 <SPI_send+0xb4>
    2b52:	2c c0       	rjmp	.+88     	; 0x2bac <SPI_send+0xbe>
	{
		case 1: SPI_DEVICE = DAC_IonSource;
    2b54:	80 91 71 20 	lds	r24, 0x2071
    2b58:	8b 83       	std	Y+3, r24	; 0x03
			break;
    2b5a:	2d c0       	rjmp	.+90     	; 0x2bb6 <SPI_send+0xc8>
		case 2: SPI_DEVICE = DAC_Detector;
    2b5c:	80 91 19 20 	lds	r24, 0x2019
    2b60:	8b 83       	std	Y+3, r24	; 0x03
			break;
    2b62:	29 c0       	rjmp	.+82     	; 0x2bb6 <SPI_send+0xc8>
		case 3:	SPI_DEVICE = DAC_Inlet;
    2b64:	80 91 1a 20 	lds	r24, 0x201A
    2b68:	8b 83       	std	Y+3, r24	; 0x03
			break;
    2b6a:	25 c0       	rjmp	.+74     	; 0x2bb6 <SPI_send+0xc8>
		case 4: SPI_DEVICE = DAC_Scaner;
    2b6c:	80 91 1b 20 	lds	r24, 0x201B
    2b70:	8b 83       	std	Y+3, r24	; 0x03
			DAC_is_AD5643R = true;
    2b72:	81 e0       	ldi	r24, 0x01	; 1
    2b74:	8a 83       	std	Y+2, r24	; 0x02
			break;
    2b76:	1f c0       	rjmp	.+62     	; 0x2bb6 <SPI_send+0xc8>
		case 5: SPI_DEVICE = DAC_Condensator;
    2b78:	80 91 1c 20 	lds	r24, 0x201C
    2b7c:	8b 83       	std	Y+3, r24	; 0x03
			DAC_is_AD5643R = true;
    2b7e:	81 e0       	ldi	r24, 0x01	; 1
    2b80:	8a 83       	std	Y+2, r24	; 0x02
			break;
    2b82:	19 c0       	rjmp	.+50     	; 0x2bb6 <SPI_send+0xc8>
		case 6:	SPI_DEVICE = ADC_IonSource;
    2b84:	80 91 1d 20 	lds	r24, 0x201D
    2b88:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2b8a:	19 82       	std	Y+1, r1	; 0x01
			break;
    2b8c:	14 c0       	rjmp	.+40     	; 0x2bb6 <SPI_send+0xc8>
		case 7:	SPI_DEVICE = ADC_Detector;
    2b8e:	80 91 1e 20 	lds	r24, 0x201E
    2b92:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2b94:	19 82       	std	Y+1, r1	; 0x01
			break;
    2b96:	0f c0       	rjmp	.+30     	; 0x2bb6 <SPI_send+0xc8>
		case 8: SPI_DEVICE = ADC_Inlet;
    2b98:	80 91 1f 20 	lds	r24, 0x201F
    2b9c:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2b9e:	19 82       	std	Y+1, r1	; 0x01
			break;
    2ba0:	0a c0       	rjmp	.+20     	; 0x2bb6 <SPI_send+0xc8>
		case 9:  SPI_DEVICE = ADC_MSV;
    2ba2:	80 91 20 20 	lds	r24, 0x2020
    2ba6:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2ba8:	19 82       	std	Y+1, r1	; 0x01
			break;
    2baa:	05 c0       	rjmp	.+10     	; 0x2bb6 <SPI_send+0xc8>
		default:
			transmit_3bytes(TOCKEN_ERROR, INTERNAL_ERROR_SPI, DEVICE_Number);
    2bac:	4a 89       	ldd	r20, Y+18	; 0x12
    2bae:	62 e0       	ldi	r22, 0x02	; 2
    2bb0:	8f ef       	ldi	r24, 0xFF	; 255
    2bb2:	d8 dc       	rcall	.-1616   	; 0x2564 <transmit_3bytes>
    2bb4:	92 c0       	rjmp	.+292    	; 0x2cda <SPI_send+0x1ec>
			return;
	}
	uint8_t SPI_rDATA[] = {0,0};				// SPI    ( )
    2bb6:	1c 82       	std	Y+4, r1	; 0x04
    2bb8:	1d 82       	std	Y+5, r1	; 0x05
	//  DAC AD5643R      ,   
	if(DAC_is_AD5643R)
    2bba:	8a 81       	ldd	r24, Y+2	; 0x02
    2bbc:	88 23       	and	r24, r24
    2bbe:	41 f1       	breq	.+80     	; 0x2c10 <SPI_send+0x122>
	{
		//  ?
		uint8_t sdata[] = {COMP_MEM[1], COMP_MEM[2], COMP_MEM[3]};
    2bc0:	80 91 e9 20 	lds	r24, 0x20E9
    2bc4:	8b 87       	std	Y+11, r24	; 0x0b
    2bc6:	80 91 ea 20 	lds	r24, 0x20EA
    2bca:	8c 87       	std	Y+12, r24	; 0x0c
    2bcc:	80 91 eb 20 	lds	r24, 0x20EB
    2bd0:	8d 87       	std	Y+13, r24	; 0x0d
		spi_select_device(&SPIC, &SPI_DEVICE);
    2bd2:	ce 01       	movw	r24, r28
    2bd4:	03 96       	adiw	r24, 0x03	; 3
    2bd6:	bc 01       	movw	r22, r24
    2bd8:	80 ec       	ldi	r24, 0xC0	; 192
    2bda:	98 e0       	ldi	r25, 0x08	; 8
    2bdc:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
		spi_write_packet(&SPIC, sdata, 3);
    2be0:	ce 01       	movw	r24, r28
    2be2:	0b 96       	adiw	r24, 0x0b	; 11
    2be4:	43 e0       	ldi	r20, 0x03	; 3
    2be6:	50 e0       	ldi	r21, 0x00	; 0
    2be8:	bc 01       	movw	r22, r24
    2bea:	80 ec       	ldi	r24, 0xC0	; 192
    2bec:	98 e0       	ldi	r25, 0x08	; 8
    2bee:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
		spi_deselect_device(&SPIC, &SPI_DEVICE);
    2bf2:	ce 01       	movw	r24, r28
    2bf4:	03 96       	adiw	r24, 0x03	; 3
    2bf6:	bc 01       	movw	r22, r24
    2bf8:	80 ec       	ldi	r24, 0xC0	; 192
    2bfa:	98 e0       	ldi	r25, 0x08	; 8
    2bfc:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
		//
		uint8_t aswDATA[] = {COMP_MEM[0]};
    2c00:	80 91 e8 20 	lds	r24, 0x20E8
    2c04:	8e 87       	std	Y+14, r24	; 0x0e
		transmit(aswDATA, 1);
    2c06:	ce 01       	movw	r24, r28
    2c08:	0e 96       	adiw	r24, 0x0e	; 14
    2c0a:	61 e0       	ldi	r22, 0x01	; 1
    2c0c:	4c dc       	rcall	.-1896   	; 0x24a6 <transmit>
    2c0e:	65 c0       	rjmp	.+202    	; 0x2cda <SPI_send+0x1ec>
		return;
	}
	// SPI- - ,  ,   . 
	if(DEVICE_is_DAC)
    2c10:	89 81       	ldd	r24, Y+1	; 0x01
    2c12:	88 23       	and	r24, r24
    2c14:	29 f1       	breq	.+74     	; 0x2c60 <SPI_send+0x172>
	{	
		uint8_t sdata[] = {COMP_MEM[1], COMP_MEM[2]};
    2c16:	80 91 e9 20 	lds	r24, 0x20E9
    2c1a:	8f 87       	std	Y+15, r24	; 0x0f
    2c1c:	80 91 ea 20 	lds	r24, 0x20EA
    2c20:	88 8b       	std	Y+16, r24	; 0x10
		spi_select_device(&SPIC, &SPI_DEVICE);
    2c22:	ce 01       	movw	r24, r28
    2c24:	03 96       	adiw	r24, 0x03	; 3
    2c26:	bc 01       	movw	r22, r24
    2c28:	80 ec       	ldi	r24, 0xC0	; 192
    2c2a:	98 e0       	ldi	r25, 0x08	; 8
    2c2c:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
		spi_write_packet(&SPIC, sdata, 2);
    2c30:	ce 01       	movw	r24, r28
    2c32:	0f 96       	adiw	r24, 0x0f	; 15
    2c34:	42 e0       	ldi	r20, 0x02	; 2
    2c36:	50 e0       	ldi	r21, 0x00	; 0
    2c38:	bc 01       	movw	r22, r24
    2c3a:	80 ec       	ldi	r24, 0xC0	; 192
    2c3c:	98 e0       	ldi	r25, 0x08	; 8
    2c3e:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
		spi_deselect_device(&SPIC, &SPI_DEVICE);
    2c42:	ce 01       	movw	r24, r28
    2c44:	03 96       	adiw	r24, 0x03	; 3
    2c46:	bc 01       	movw	r22, r24
    2c48:	80 ec       	ldi	r24, 0xC0	; 192
    2c4a:	98 e0       	ldi	r25, 0x08	; 8
    2c4c:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
		uint8_t aswDATA[] = {COMP_MEM[0]};
    2c50:	80 91 e8 20 	lds	r24, 0x20E8
    2c54:	89 8b       	std	Y+17, r24	; 0x11
		transmit(aswDATA, 1);
    2c56:	ce 01       	movw	r24, r28
    2c58:	41 96       	adiw	r24, 0x11	; 17
    2c5a:	61 e0       	ldi	r22, 0x01	; 1
    2c5c:	24 dc       	rcall	.-1976   	; 0x24a6 <transmit>
    2c5e:	3d c0       	rjmp	.+122    	; 0x2cda <SPI_send+0x1ec>
		return;
	}
	// SPI- - ,  ,  ,  .
	uint8_t sdata[] = {COMP_MEM[1], COMP_MEM[2]};
    2c60:	80 91 e9 20 	lds	r24, 0x20E9
    2c64:	8e 83       	std	Y+6, r24	; 0x06
    2c66:	80 91 ea 20 	lds	r24, 0x20EA
    2c6a:	8f 83       	std	Y+7, r24	; 0x07
	gpio_set_pin_low(pin_iRDUN);
    2c6c:	60 e0       	ldi	r22, 0x00	; 0
    2c6e:	84 e1       	ldi	r24, 0x14	; 20
    2c70:	94 d9       	rcall	.-3288   	; 0x1f9a <ioport_set_value>
	spi_write_packet(&SPIC, sdata, 2);
    2c72:	ce 01       	movw	r24, r28
    2c74:	06 96       	adiw	r24, 0x06	; 6
    2c76:	42 e0       	ldi	r20, 0x02	; 2
    2c78:	50 e0       	ldi	r21, 0x00	; 0
    2c7a:	bc 01       	movw	r22, r24
    2c7c:	80 ec       	ldi	r24, 0xC0	; 192
    2c7e:	98 e0       	ldi	r25, 0x08	; 8
    2c80:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
	gpio_set_pin_high(pin_iRDUN);
    2c84:	61 e0       	ldi	r22, 0x01	; 1
    2c86:	84 e1       	ldi	r24, 0x14	; 20
    2c88:	88 d9       	rcall	.-3312   	; 0x1f9a <ioport_set_value>
	//  
	spi_deselect_device(&SPIC, &SPI_DEVICE);
    2c8a:	ce 01       	movw	r24, r28
    2c8c:	03 96       	adiw	r24, 0x03	; 3
    2c8e:	bc 01       	movw	r22, r24
    2c90:	80 ec       	ldi	r24, 0xC0	; 192
    2c92:	98 e0       	ldi	r25, 0x08	; 8
    2c94:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
	gpio_set_pin_low(pin_iRDUN);
    2c98:	60 e0       	ldi	r22, 0x00	; 0
    2c9a:	84 e1       	ldi	r24, 0x14	; 20
    2c9c:	7e d9       	rcall	.-3332   	; 0x1f9a <ioport_set_value>
	spi_read_packet(&SPIC,SPI_rDATA,2);
    2c9e:	ce 01       	movw	r24, r28
    2ca0:	04 96       	adiw	r24, 0x04	; 4
    2ca2:	42 e0       	ldi	r20, 0x02	; 2
    2ca4:	50 e0       	ldi	r21, 0x00	; 0
    2ca6:	bc 01       	movw	r22, r24
    2ca8:	80 ec       	ldi	r24, 0xC0	; 192
    2caa:	98 e0       	ldi	r25, 0x08	; 8
    2cac:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <spi_read_packet>
	gpio_set_pin_high(pin_iRDUN);
    2cb0:	61 e0       	ldi	r22, 0x01	; 1
    2cb2:	84 e1       	ldi	r24, 0x14	; 20
    2cb4:	72 d9       	rcall	.-3356   	; 0x1f9a <ioport_set_value>
	spi_select_device(&SPIC, &SPI_DEVICE);
    2cb6:	ce 01       	movw	r24, r28
    2cb8:	03 96       	adiw	r24, 0x03	; 3
    2cba:	bc 01       	movw	r22, r24
    2cbc:	80 ec       	ldi	r24, 0xC0	; 192
    2cbe:	98 e0       	ldi	r25, 0x08	; 8
    2cc0:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
	//     USART
	uint8_t aswDATA[] = {COMP_MEM[0],SPI_rDATA[0],SPI_rDATA[1]};
    2cc4:	80 91 e8 20 	lds	r24, 0x20E8
    2cc8:	88 87       	std	Y+8, r24	; 0x08
    2cca:	8c 81       	ldd	r24, Y+4	; 0x04
    2ccc:	89 87       	std	Y+9, r24	; 0x09
    2cce:	8d 81       	ldd	r24, Y+5	; 0x05
    2cd0:	8a 87       	std	Y+10, r24	; 0x0a
	transmit(aswDATA, 3);
    2cd2:	ce 01       	movw	r24, r28
    2cd4:	08 96       	adiw	r24, 0x08	; 8
    2cd6:	63 e0       	ldi	r22, 0x03	; 3
    2cd8:	e6 db       	rcall	.-2100   	; 0x24a6 <transmit>
}
    2cda:	62 96       	adiw	r28, 0x12	; 18
    2cdc:	cd bf       	out	0x3d, r28	; 61
    2cde:	de bf       	out	0x3e, r29	; 62
    2ce0:	df 91       	pop	r29
    2ce2:	cf 91       	pop	r28
    2ce4:	08 95       	ret

00002ce6 <checkFlags>:
//
void checkFlags(void)
{
    2ce6:	cf 93       	push	r28
    2ce8:	df 93       	push	r29
    2cea:	00 d0       	rcall	.+0      	; 0x2cec <checkFlags+0x6>
    2cec:	00 d0       	rcall	.+0      	; 0x2cee <checkFlags+0x8>
    2cee:	cd b7       	in	r28, 0x3d	; 61
    2cf0:	de b7       	in	r29, 0x3e	; 62
    //: <Command><[\][iHVE][PRGE][iEDCD][SEMV1][SEMV2][SEMV3][SPUMP]>
    //				   <\> = 0,        
    //				   <\> = 1,     ( iHVE)   .
    //				iHVE -  
	//				   [\] -> 1 -   , 0 -  
    updateFlags();
    2cf2:	d8 d1       	rcall	.+944    	; 0x30a4 <updateFlags>
	Flags.checkOrSet = 0; //     
    2cf4:	80 91 4e 21 	lds	r24, 0x214E
    2cf8:	8f 77       	andi	r24, 0x7F	; 127
    2cfa:	80 93 4e 21 	sts	0x214E, r24
    if ((COMP_MEM[1] >> 7) == 0)
    2cfe:	80 91 e9 20 	lds	r24, 0x20E9
    2d02:	88 23       	and	r24, r24
    2d04:	54 f0       	brlt	.+20     	; 0x2d1a <checkFlags+0x34>
    {
        //.       
        transmit_2bytes(COMMAND_Flags_set, *pointer_Flags);
    2d06:	80 91 e4 20 	lds	r24, 0x20E4
    2d0a:	90 91 e5 20 	lds	r25, 0x20E5
    2d0e:	fc 01       	movw	r30, r24
    2d10:	80 81       	ld	r24, Z
    2d12:	68 2f       	mov	r22, r24
    2d14:	86 e4       	ldi	r24, 0x46	; 70
    2d16:	ff db       	rcall	.-2050   	; 0x2516 <transmit_2bytes>
        return;
    2d18:	bf c1       	rjmp	.+894    	; 0x3098 <__stack+0x99>
    }
    //!
    uint8_t receivedFlag = ((COMP_MEM[1] & 32) >> 5);	//  PRGE
    2d1a:	80 91 e9 20 	lds	r24, 0x20E9
    2d1e:	88 2f       	mov	r24, r24
    2d20:	90 e0       	ldi	r25, 0x00	; 0
    2d22:	80 72       	andi	r24, 0x20	; 32
    2d24:	99 27       	eor	r25, r25
    2d26:	95 95       	asr	r25
    2d28:	87 95       	ror	r24
    2d2a:	95 95       	asr	r25
    2d2c:	87 95       	ror	r24
    2d2e:	95 95       	asr	r25
    2d30:	87 95       	ror	r24
    2d32:	95 95       	asr	r25
    2d34:	87 95       	ror	r24
    2d36:	95 95       	asr	r25
    2d38:	87 95       	ror	r24
    2d3a:	89 83       	std	Y+1, r24	; 0x01
	//  PRGE(receivedFlag)    ...
    if (Flags.PRGE  != receivedFlag) 
    2d3c:	80 91 4e 21 	lds	r24, 0x214E
    2d40:	85 fb       	bst	r24, 5
    2d42:	88 27       	eor	r24, r24
    2d44:	80 f9       	bld	r24, 0
    2d46:	28 2f       	mov	r18, r24
    2d48:	30 e0       	ldi	r19, 0x00	; 0
    2d4a:	89 81       	ldd	r24, Y+1	; 0x01
    2d4c:	88 2f       	mov	r24, r24
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	28 17       	cp	r18, r24
    2d52:	39 07       	cpc	r19, r25
    2d54:	29 f1       	breq	.+74     	; 0x2da0 <checkFlags+0xba>
	{
		//,   ...
		if (receivedFlag == 1)
    2d56:	89 81       	ldd	r24, Y+1	; 0x01
    2d58:	81 30       	cpi	r24, 0x01	; 1
    2d5a:	a9 f4       	brne	.+42     	; 0x2d86 <checkFlags+0xa0>
		{
			//  iHVE  - TIC  ,   
			if(Flags.iHVE == 0)
    2d5c:	80 91 4e 21 	lds	r24, 0x214E
    2d60:	80 74       	andi	r24, 0x40	; 64
    2d62:	88 23       	and	r24, r24
    2d64:	e9 f4       	brne	.+58     	; 0x2da0 <checkFlags+0xba>
			{
				//     iHVE (    DC-DC 24-12)
				Flags.PRGE = 1;	//  
    2d66:	80 91 4e 21 	lds	r24, 0x214E
    2d6a:	80 62       	ori	r24, 0x20	; 32
    2d6c:	80 93 4e 21 	sts	0x214E, r24
				MC_Tasks.setDACs = 1;//   DAC'   
    2d70:	80 91 6f 20 	lds	r24, 0x206F
    2d74:	81 60       	ori	r24, 0x01	; 1
    2d76:	80 93 6f 20 	sts	0x206F, r24
				Flags.checkOrSet = 1; //  
    2d7a:	80 91 4e 21 	lds	r24, 0x214E
    2d7e:	80 68       	ori	r24, 0x80	; 128
    2d80:	80 93 4e 21 	sts	0x214E, r24
    2d84:	0d c0       	rjmp	.+26     	; 0x2da0 <checkFlags+0xba>
			}
		}
		else 
		{
			gpio_set_pin_high(pin_iHVE);	// DC-DC 24-12
    2d86:	61 e0       	ldi	r22, 0x01	; 1
    2d88:	83 e1       	ldi	r24, 0x13	; 19
    2d8a:	07 d9       	rcall	.-3570   	; 0x1f9a <ioport_set_value>
			Flags.PRGE = 0;			// 
    2d8c:	80 91 4e 21 	lds	r24, 0x214E
    2d90:	8f 7d       	andi	r24, 0xDF	; 223
    2d92:	80 93 4e 21 	sts	0x214E, r24
			Flags.checkOrSet = 1;	//  
    2d96:	80 91 4e 21 	lds	r24, 0x214E
    2d9a:	80 68       	ori	r24, 0x80	; 128
    2d9c:	80 93 4e 21 	sts	0x214E, r24
		}
	}
    receivedFlag = ((COMP_MEM[1] & 16) >> 4);
    2da0:	80 91 e9 20 	lds	r24, 0x20E9
    2da4:	88 2f       	mov	r24, r24
    2da6:	90 e0       	ldi	r25, 0x00	; 0
    2da8:	80 71       	andi	r24, 0x10	; 16
    2daa:	99 27       	eor	r25, r25
    2dac:	95 95       	asr	r25
    2dae:	87 95       	ror	r24
    2db0:	95 95       	asr	r25
    2db2:	87 95       	ror	r24
    2db4:	95 95       	asr	r25
    2db6:	87 95       	ror	r24
    2db8:	95 95       	asr	r25
    2dba:	87 95       	ror	r24
    2dbc:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.iEDCD != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_iEDCD);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_iEDCD);Flags.checkOrSet = 1;}}
    2dbe:	80 91 4e 21 	lds	r24, 0x214E
    2dc2:	82 95       	swap	r24
    2dc4:	81 70       	andi	r24, 0x01	; 1
    2dc6:	28 2f       	mov	r18, r24
    2dc8:	30 e0       	ldi	r19, 0x00	; 0
    2dca:	89 81       	ldd	r24, Y+1	; 0x01
    2dcc:	88 2f       	mov	r24, r24
    2dce:	90 e0       	ldi	r25, 0x00	; 0
    2dd0:	28 17       	cp	r18, r24
    2dd2:	39 07       	cpc	r19, r25
    2dd4:	a1 f0       	breq	.+40     	; 0x2dfe <checkFlags+0x118>
    2dd6:	89 81       	ldd	r24, Y+1	; 0x01
    2dd8:	81 30       	cpi	r24, 0x01	; 1
    2dda:	49 f4       	brne	.+18     	; 0x2dee <checkFlags+0x108>
    2ddc:	61 e0       	ldi	r22, 0x01	; 1
    2dde:	87 e0       	ldi	r24, 0x07	; 7
    2de0:	dc d8       	rcall	.-3656   	; 0x1f9a <ioport_set_value>
    2de2:	80 91 4e 21 	lds	r24, 0x214E
    2de6:	80 68       	ori	r24, 0x80	; 128
    2de8:	80 93 4e 21 	sts	0x214E, r24
    2dec:	08 c0       	rjmp	.+16     	; 0x2dfe <checkFlags+0x118>
    2dee:	60 e0       	ldi	r22, 0x00	; 0
    2df0:	87 e0       	ldi	r24, 0x07	; 7
    2df2:	d3 d8       	rcall	.-3674   	; 0x1f9a <ioport_set_value>
    2df4:	80 91 4e 21 	lds	r24, 0x214E
    2df8:	80 68       	ori	r24, 0x80	; 128
    2dfa:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = ((COMP_MEM[1] & 8) >> 3);
    2dfe:	80 91 e9 20 	lds	r24, 0x20E9
    2e02:	88 2f       	mov	r24, r24
    2e04:	90 e0       	ldi	r25, 0x00	; 0
    2e06:	88 70       	andi	r24, 0x08	; 8
    2e08:	99 27       	eor	r25, r25
    2e0a:	95 95       	asr	r25
    2e0c:	87 95       	ror	r24
    2e0e:	95 95       	asr	r25
    2e10:	87 95       	ror	r24
    2e12:	95 95       	asr	r25
    2e14:	87 95       	ror	r24
    2e16:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SEMV1 != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SEMV1);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SEMV1);Flags.checkOrSet = 1;}}
    2e18:	80 91 4e 21 	lds	r24, 0x214E
    2e1c:	83 fb       	bst	r24, 3
    2e1e:	88 27       	eor	r24, r24
    2e20:	80 f9       	bld	r24, 0
    2e22:	28 2f       	mov	r18, r24
    2e24:	30 e0       	ldi	r19, 0x00	; 0
    2e26:	89 81       	ldd	r24, Y+1	; 0x01
    2e28:	88 2f       	mov	r24, r24
    2e2a:	90 e0       	ldi	r25, 0x00	; 0
    2e2c:	28 17       	cp	r18, r24
    2e2e:	39 07       	cpc	r19, r25
    2e30:	a1 f0       	breq	.+40     	; 0x2e5a <checkFlags+0x174>
    2e32:	89 81       	ldd	r24, Y+1	; 0x01
    2e34:	81 30       	cpi	r24, 0x01	; 1
    2e36:	49 f4       	brne	.+18     	; 0x2e4a <checkFlags+0x164>
    2e38:	61 e0       	ldi	r22, 0x01	; 1
    2e3a:	89 e1       	ldi	r24, 0x19	; 25
    2e3c:	ae d8       	rcall	.-3748   	; 0x1f9a <ioport_set_value>
    2e3e:	80 91 4e 21 	lds	r24, 0x214E
    2e42:	80 68       	ori	r24, 0x80	; 128
    2e44:	80 93 4e 21 	sts	0x214E, r24
    2e48:	08 c0       	rjmp	.+16     	; 0x2e5a <checkFlags+0x174>
    2e4a:	60 e0       	ldi	r22, 0x00	; 0
    2e4c:	89 e1       	ldi	r24, 0x19	; 25
    2e4e:	a5 d8       	rcall	.-3766   	; 0x1f9a <ioport_set_value>
    2e50:	80 91 4e 21 	lds	r24, 0x214E
    2e54:	80 68       	ori	r24, 0x80	; 128
    2e56:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = ((COMP_MEM[1] & 4) >> 2);
    2e5a:	80 91 e9 20 	lds	r24, 0x20E9
    2e5e:	88 2f       	mov	r24, r24
    2e60:	90 e0       	ldi	r25, 0x00	; 0
    2e62:	84 70       	andi	r24, 0x04	; 4
    2e64:	99 27       	eor	r25, r25
    2e66:	95 95       	asr	r25
    2e68:	87 95       	ror	r24
    2e6a:	95 95       	asr	r25
    2e6c:	87 95       	ror	r24
    2e6e:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SEMV2 != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SEMV2);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SEMV2);Flags.checkOrSet = 1;}}
    2e70:	80 91 4e 21 	lds	r24, 0x214E
    2e74:	82 fb       	bst	r24, 2
    2e76:	88 27       	eor	r24, r24
    2e78:	80 f9       	bld	r24, 0
    2e7a:	28 2f       	mov	r18, r24
    2e7c:	30 e0       	ldi	r19, 0x00	; 0
    2e7e:	89 81       	ldd	r24, Y+1	; 0x01
    2e80:	88 2f       	mov	r24, r24
    2e82:	90 e0       	ldi	r25, 0x00	; 0
    2e84:	28 17       	cp	r18, r24
    2e86:	39 07       	cpc	r19, r25
    2e88:	a1 f0       	breq	.+40     	; 0x2eb2 <checkFlags+0x1cc>
    2e8a:	89 81       	ldd	r24, Y+1	; 0x01
    2e8c:	81 30       	cpi	r24, 0x01	; 1
    2e8e:	49 f4       	brne	.+18     	; 0x2ea2 <checkFlags+0x1bc>
    2e90:	61 e0       	ldi	r22, 0x01	; 1
    2e92:	8c e1       	ldi	r24, 0x1C	; 28
    2e94:	82 d8       	rcall	.-3836   	; 0x1f9a <ioport_set_value>
    2e96:	80 91 4e 21 	lds	r24, 0x214E
    2e9a:	80 68       	ori	r24, 0x80	; 128
    2e9c:	80 93 4e 21 	sts	0x214E, r24
    2ea0:	08 c0       	rjmp	.+16     	; 0x2eb2 <checkFlags+0x1cc>
    2ea2:	60 e0       	ldi	r22, 0x00	; 0
    2ea4:	8c e1       	ldi	r24, 0x1C	; 28
    2ea6:	79 d8       	rcall	.-3854   	; 0x1f9a <ioport_set_value>
    2ea8:	80 91 4e 21 	lds	r24, 0x214E
    2eac:	80 68       	ori	r24, 0x80	; 128
    2eae:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = ((COMP_MEM[1] & 2) >> 1);
    2eb2:	80 91 e9 20 	lds	r24, 0x20E9
    2eb6:	88 2f       	mov	r24, r24
    2eb8:	90 e0       	ldi	r25, 0x00	; 0
    2eba:	82 70       	andi	r24, 0x02	; 2
    2ebc:	99 27       	eor	r25, r25
    2ebe:	95 95       	asr	r25
    2ec0:	87 95       	ror	r24
    2ec2:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SEMV3 != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SEMV3);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SEMV3);Flags.checkOrSet = 1;}}
    2ec4:	80 91 4e 21 	lds	r24, 0x214E
    2ec8:	86 95       	lsr	r24
    2eca:	81 70       	andi	r24, 0x01	; 1
    2ecc:	28 2f       	mov	r18, r24
    2ece:	30 e0       	ldi	r19, 0x00	; 0
    2ed0:	89 81       	ldd	r24, Y+1	; 0x01
    2ed2:	88 2f       	mov	r24, r24
    2ed4:	90 e0       	ldi	r25, 0x00	; 0
    2ed6:	28 17       	cp	r18, r24
    2ed8:	39 07       	cpc	r19, r25
    2eda:	a1 f0       	breq	.+40     	; 0x2f04 <checkFlags+0x21e>
    2edc:	89 81       	ldd	r24, Y+1	; 0x01
    2ede:	81 30       	cpi	r24, 0x01	; 1
    2ee0:	49 f4       	brne	.+18     	; 0x2ef4 <checkFlags+0x20e>
    2ee2:	61 e0       	ldi	r22, 0x01	; 1
    2ee4:	8d e1       	ldi	r24, 0x1D	; 29
    2ee6:	59 d8       	rcall	.-3918   	; 0x1f9a <ioport_set_value>
    2ee8:	80 91 4e 21 	lds	r24, 0x214E
    2eec:	80 68       	ori	r24, 0x80	; 128
    2eee:	80 93 4e 21 	sts	0x214E, r24
    2ef2:	08 c0       	rjmp	.+16     	; 0x2f04 <checkFlags+0x21e>
    2ef4:	60 e0       	ldi	r22, 0x00	; 0
    2ef6:	8d e1       	ldi	r24, 0x1D	; 29
    2ef8:	50 d8       	rcall	.-3936   	; 0x1f9a <ioport_set_value>
    2efa:	80 91 4e 21 	lds	r24, 0x214E
    2efe:	80 68       	ori	r24, 0x80	; 128
    2f00:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = COMP_MEM[1] & 1;
    2f04:	80 91 e9 20 	lds	r24, 0x20E9
    2f08:	81 70       	andi	r24, 0x01	; 1
    2f0a:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SPUMP != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SPUMP);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SPUMP);Flags.checkOrSet = 1;}}
    2f0c:	80 91 4e 21 	lds	r24, 0x214E
    2f10:	81 70       	andi	r24, 0x01	; 1
    2f12:	28 2f       	mov	r18, r24
    2f14:	30 e0       	ldi	r19, 0x00	; 0
    2f16:	89 81       	ldd	r24, Y+1	; 0x01
    2f18:	88 2f       	mov	r24, r24
    2f1a:	90 e0       	ldi	r25, 0x00	; 0
    2f1c:	28 17       	cp	r18, r24
    2f1e:	39 07       	cpc	r19, r25
    2f20:	a1 f0       	breq	.+40     	; 0x2f4a <checkFlags+0x264>
    2f22:	89 81       	ldd	r24, Y+1	; 0x01
    2f24:	81 30       	cpi	r24, 0x01	; 1
    2f26:	49 f4       	brne	.+18     	; 0x2f3a <checkFlags+0x254>
    2f28:	61 e0       	ldi	r22, 0x01	; 1
    2f2a:	88 e1       	ldi	r24, 0x18	; 24
    2f2c:	36 d8       	rcall	.-3988   	; 0x1f9a <ioport_set_value>
    2f2e:	80 91 4e 21 	lds	r24, 0x214E
    2f32:	80 68       	ori	r24, 0x80	; 128
    2f34:	80 93 4e 21 	sts	0x214E, r24
    2f38:	08 c0       	rjmp	.+16     	; 0x2f4a <checkFlags+0x264>
    2f3a:	60 e0       	ldi	r22, 0x00	; 0
    2f3c:	88 e1       	ldi	r24, 0x18	; 24
    2f3e:	2d d8       	rcall	.-4006   	; 0x1f9a <ioport_set_value>
    2f40:	80 91 4e 21 	lds	r24, 0x214E
    2f44:	80 68       	ori	r24, 0x80	; 128
    2f46:	80 93 4e 21 	sts	0x214E, r24
    updateFlags();
    2f4a:	ac d0       	rcall	.+344    	; 0x30a4 <updateFlags>
	transmit_2bytes(COMMAND_Flags_set, *pointer_Flags);
    2f4c:	80 91 e4 20 	lds	r24, 0x20E4
    2f50:	90 91 e5 20 	lds	r25, 0x20E5
    2f54:	fc 01       	movw	r30, r24
    2f56:	80 81       	ld	r24, Z
    2f58:	68 2f       	mov	r22, r24
    2f5a:	86 e4       	ldi	r24, 0x46	; 70
    2f5c:	dc da       	rcall	.-2632   	; 0x2516 <transmit_2bytes>
    if (MC_Tasks.setDACs)
    2f5e:	80 91 6f 20 	lds	r24, 0x206F
    2f62:	81 70       	andi	r24, 0x01	; 1
    2f64:	88 23       	and	r24, r24
    2f66:	09 f4       	brne	.+2      	; 0x2f6a <checkFlags+0x284>
    2f68:	96 c0       	rjmp	.+300    	; 0x3096 <__stack+0x97>
    {
		gpio_set_pin_low(pin_iHVE); // DC-DC 24-12
    2f6a:	60 e0       	ldi	r22, 0x00	; 0
    2f6c:	83 e1       	ldi	r24, 0x13	; 19
    2f6e:	15 d8       	rcall	.-4054   	; 0x1f9a <ioport_set_value>
        cpu_delay_ms(2000,32000000); //iHVE    ,   .
    2f70:	6b ea       	ldi	r22, 0xAB	; 171
    2f72:	72 ec       	ldi	r23, 0xC2	; 194
    2f74:	82 ea       	ldi	r24, 0xA2	; 162
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	0a d8       	rcall	.-4076   	; 0x1f8e <__portable_avr_delay_cycles>
        //   -  DAC
        //MSV DAC' AD5643R (  ) -  
        uint8_t SPI_DATA[] = {AD5643R_confHbyte, AD5643R_confMbyte, AD5643R_confLbyte};
    2f7a:	88 e3       	ldi	r24, 0x38	; 56
    2f7c:	8a 83       	std	Y+2, r24	; 0x02
    2f7e:	1b 82       	std	Y+3, r1	; 0x03
    2f80:	81 e0       	ldi	r24, 0x01	; 1
    2f82:	8c 83       	std	Y+4, r24	; 0x04
        spi_select_device(&SPIC, &DAC_Condensator);
    2f84:	6c e1       	ldi	r22, 0x1C	; 28
    2f86:	70 e2       	ldi	r23, 0x20	; 32
    2f88:	80 ec       	ldi	r24, 0xC0	; 192
    2f8a:	98 e0       	ldi	r25, 0x08	; 8
    2f8c:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_select_device(&SPIC, &DAC_Scaner);
    2f90:	6b e1       	ldi	r22, 0x1B	; 27
    2f92:	70 e2       	ldi	r23, 0x20	; 32
    2f94:	80 ec       	ldi	r24, 0xC0	; 192
    2f96:	98 e0       	ldi	r25, 0x08	; 8
    2f98:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 3);
    2f9c:	ce 01       	movw	r24, r28
    2f9e:	02 96       	adiw	r24, 0x02	; 2
    2fa0:	43 e0       	ldi	r20, 0x03	; 3
    2fa2:	50 e0       	ldi	r21, 0x00	; 0
    2fa4:	bc 01       	movw	r22, r24
    2fa6:	80 ec       	ldi	r24, 0xC0	; 192
    2fa8:	98 e0       	ldi	r25, 0x08	; 8
    2faa:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Condensator);
    2fae:	6c e1       	ldi	r22, 0x1C	; 28
    2fb0:	70 e2       	ldi	r23, 0x20	; 32
    2fb2:	80 ec       	ldi	r24, 0xC0	; 192
    2fb4:	98 e0       	ldi	r25, 0x08	; 8
    2fb6:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        spi_deselect_device(&SPIC, &DAC_Scaner);
    2fba:	6b e1       	ldi	r22, 0x1B	; 27
    2fbc:	70 e2       	ldi	r23, 0x20	; 32
    2fbe:	80 ec       	ldi	r24, 0xC0	; 192
    2fc0:	98 e0       	ldi	r25, 0x08	; 8
    2fc2:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        //MSV DAC' AD5643R (  ) -     
        SPI_DATA[0] = AD5643R_startVoltage_Hbyte;
    2fc6:	88 e1       	ldi	r24, 0x18	; 24
    2fc8:	8a 83       	std	Y+2, r24	; 0x02
        SPI_DATA[1] = AD5643R_startVoltage_Mbyte;
    2fca:	8f e7       	ldi	r24, 0x7F	; 127
    2fcc:	8b 83       	std	Y+3, r24	; 0x03
        SPI_DATA[2] = AD5643R_startVoltage_Lbyte;
    2fce:	8c ef       	ldi	r24, 0xFC	; 252
    2fd0:	8c 83       	std	Y+4, r24	; 0x04
        spi_select_device(&SPIC, &DAC_Scaner);
    2fd2:	6b e1       	ldi	r22, 0x1B	; 27
    2fd4:	70 e2       	ldi	r23, 0x20	; 32
    2fd6:	80 ec       	ldi	r24, 0xC0	; 192
    2fd8:	98 e0       	ldi	r25, 0x08	; 8
    2fda:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_select_device(&SPIC, &DAC_Condensator);
    2fde:	6c e1       	ldi	r22, 0x1C	; 28
    2fe0:	70 e2       	ldi	r23, 0x20	; 32
    2fe2:	80 ec       	ldi	r24, 0xC0	; 192
    2fe4:	98 e0       	ldi	r25, 0x08	; 8
    2fe6:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 3);
    2fea:	ce 01       	movw	r24, r28
    2fec:	02 96       	adiw	r24, 0x02	; 2
    2fee:	43 e0       	ldi	r20, 0x03	; 3
    2ff0:	50 e0       	ldi	r21, 0x00	; 0
    2ff2:	bc 01       	movw	r22, r24
    2ff4:	80 ec       	ldi	r24, 0xC0	; 192
    2ff6:	98 e0       	ldi	r25, 0x08	; 8
    2ff8:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Scaner);
    2ffc:	6b e1       	ldi	r22, 0x1B	; 27
    2ffe:	70 e2       	ldi	r23, 0x20	; 32
    3000:	80 ec       	ldi	r24, 0xC0	; 192
    3002:	98 e0       	ldi	r25, 0x08	; 8
    3004:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        spi_deselect_device(&SPIC, &DAC_Condensator);
    3008:	6c e1       	ldi	r22, 0x1C	; 28
    300a:	70 e2       	ldi	r23, 0x20	; 32
    300c:	80 ec       	ldi	r24, 0xC0	; 192
    300e:	98 e0       	ldi	r25, 0x08	; 8
    3010:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        //MSV DAC AD5643R () -     
        SPI_DATA[0] = AD5643R_startVoltage_Hbyte + 1;
    3014:	89 e1       	ldi	r24, 0x19	; 25
    3016:	8a 83       	std	Y+2, r24	; 0x02
        spi_select_device(&SPIC, &DAC_Scaner);
    3018:	6b e1       	ldi	r22, 0x1B	; 27
    301a:	70 e2       	ldi	r23, 0x20	; 32
    301c:	80 ec       	ldi	r24, 0xC0	; 192
    301e:	98 e0       	ldi	r25, 0x08	; 8
    3020:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 3);
    3024:	ce 01       	movw	r24, r28
    3026:	02 96       	adiw	r24, 0x02	; 2
    3028:	43 e0       	ldi	r20, 0x03	; 3
    302a:	50 e0       	ldi	r21, 0x00	; 0
    302c:	bc 01       	movw	r22, r24
    302e:	80 ec       	ldi	r24, 0xC0	; 192
    3030:	98 e0       	ldi	r25, 0x08	; 8
    3032:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Scaner);
    3036:	6b e1       	ldi	r22, 0x1B	; 27
    3038:	70 e2       	ldi	r23, 0x20	; 32
    303a:	80 ec       	ldi	r24, 0xC0	; 192
    303c:	98 e0       	ldi	r25, 0x08	; 8
    303e:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        //DPS + PSIS DAC' AD5328R (   ) -  
        SPI_DATA[0] = AD5328R_confHbyte;
    3042:	80 e8       	ldi	r24, 0x80	; 128
    3044:	8a 83       	std	Y+2, r24	; 0x02
        SPI_DATA[1] = AD5328R_confLbyte;
    3046:	8c e3       	ldi	r24, 0x3C	; 60
    3048:	8b 83       	std	Y+3, r24	; 0x03
        spi_select_device(&SPIC, &DAC_Detector);
    304a:	69 e1       	ldi	r22, 0x19	; 25
    304c:	70 e2       	ldi	r23, 0x20	; 32
    304e:	80 ec       	ldi	r24, 0xC0	; 192
    3050:	98 e0       	ldi	r25, 0x08	; 8
    3052:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_select_device(&SPIC, &DAC_IonSource);
    3056:	61 e7       	ldi	r22, 0x71	; 113
    3058:	70 e2       	ldi	r23, 0x20	; 32
    305a:	80 ec       	ldi	r24, 0xC0	; 192
    305c:	98 e0       	ldi	r25, 0x08	; 8
    305e:	0e 94 2a 03 	call	0x654	; 0x654 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 2);
    3062:	ce 01       	movw	r24, r28
    3064:	02 96       	adiw	r24, 0x02	; 2
    3066:	42 e0       	ldi	r20, 0x02	; 2
    3068:	50 e0       	ldi	r21, 0x00	; 0
    306a:	bc 01       	movw	r22, r24
    306c:	80 ec       	ldi	r24, 0xC0	; 192
    306e:	98 e0       	ldi	r25, 0x08	; 8
    3070:	0e 94 ab 02 	call	0x556	; 0x556 <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Detector);
    3074:	69 e1       	ldi	r22, 0x19	; 25
    3076:	70 e2       	ldi	r23, 0x20	; 32
    3078:	80 ec       	ldi	r24, 0xC0	; 192
    307a:	98 e0       	ldi	r25, 0x08	; 8
    307c:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        spi_deselect_device(&SPIC, &DAC_IonSource);
    3080:	61 e7       	ldi	r22, 0x71	; 113
    3082:	70 e2       	ldi	r23, 0x20	; 32
    3084:	80 ec       	ldi	r24, 0xC0	; 192
    3086:	98 e0       	ldi	r25, 0x08	; 8
    3088:	0e 94 3f 03 	call	0x67e	; 0x67e <spi_deselect_device>
        sdata[0] += 16;//   
        //sdata[1] = ;
        spi_select_device(&SPIC,&DAC_IonSource);
        spi_write_packet(&SPIC, sdata, 2);
        spi_deselect_device(&SPIC,&DAC_IonSource);*/
        MC_Tasks.setDACs = 0;
    308c:	80 91 6f 20 	lds	r24, 0x206F
    3090:	8e 7f       	andi	r24, 0xFE	; 254
    3092:	80 93 6f 20 	sts	0x206F, r24
    }
    return;
    3096:	00 00       	nop
}
    3098:	24 96       	adiw	r28, 0x04	; 4
    309a:	cd bf       	out	0x3d, r28	; 61
    309c:	de bf       	out	0x3e, r29	; 62
    309e:	df 91       	pop	r29
    30a0:	cf 91       	pop	r28
    30a2:	08 95       	ret

000030a4 <updateFlags>:
void updateFlags(void)
{
    30a4:	cf 93       	push	r28
    30a6:	df 93       	push	r29
    30a8:	cd b7       	in	r28, 0x3d	; 61
    30aa:	de b7       	in	r29, 0x3e	; 62
	//:           Flags
	//Flags.iHVE =  (PORTC.OUT & 8  ) >> 3;
	//   TIC'  iHVE
	Flags.iEDCD = (PORTA.OUT & 128) >> 7;
    30ac:	80 e0       	ldi	r24, 0x00	; 0
    30ae:	96 e0       	ldi	r25, 0x06	; 6
    30b0:	fc 01       	movw	r30, r24
    30b2:	84 81       	ldd	r24, Z+4	; 0x04
    30b4:	88 1f       	adc	r24, r24
    30b6:	88 27       	eor	r24, r24
    30b8:	88 1f       	adc	r24, r24
    30ba:	81 70       	andi	r24, 0x01	; 1
    30bc:	81 70       	andi	r24, 0x01	; 1
    30be:	82 95       	swap	r24
    30c0:	80 7f       	andi	r24, 0xF0	; 240
    30c2:	90 91 4e 21 	lds	r25, 0x214E
    30c6:	9f 7e       	andi	r25, 0xEF	; 239
    30c8:	89 2b       	or	r24, r25
    30ca:	80 93 4e 21 	sts	0x214E, r24
	Flags.SEMV1 = (PORTD.OUT & 2  ) >> 1;
    30ce:	80 e6       	ldi	r24, 0x60	; 96
    30d0:	96 e0       	ldi	r25, 0x06	; 6
    30d2:	fc 01       	movw	r30, r24
    30d4:	84 81       	ldd	r24, Z+4	; 0x04
    30d6:	88 2f       	mov	r24, r24
    30d8:	90 e0       	ldi	r25, 0x00	; 0
    30da:	82 70       	andi	r24, 0x02	; 2
    30dc:	99 27       	eor	r25, r25
    30de:	95 95       	asr	r25
    30e0:	87 95       	ror	r24
    30e2:	81 70       	andi	r24, 0x01	; 1
    30e4:	81 70       	andi	r24, 0x01	; 1
    30e6:	88 0f       	add	r24, r24
    30e8:	88 0f       	add	r24, r24
    30ea:	88 0f       	add	r24, r24
    30ec:	90 91 4e 21 	lds	r25, 0x214E
    30f0:	97 7f       	andi	r25, 0xF7	; 247
    30f2:	89 2b       	or	r24, r25
    30f4:	80 93 4e 21 	sts	0x214E, r24
	Flags.SEMV2 = (PORTD.OUT & 16 ) >> 4;
    30f8:	80 e6       	ldi	r24, 0x60	; 96
    30fa:	96 e0       	ldi	r25, 0x06	; 6
    30fc:	fc 01       	movw	r30, r24
    30fe:	84 81       	ldd	r24, Z+4	; 0x04
    3100:	88 2f       	mov	r24, r24
    3102:	90 e0       	ldi	r25, 0x00	; 0
    3104:	80 71       	andi	r24, 0x10	; 16
    3106:	99 27       	eor	r25, r25
    3108:	95 95       	asr	r25
    310a:	87 95       	ror	r24
    310c:	95 95       	asr	r25
    310e:	87 95       	ror	r24
    3110:	95 95       	asr	r25
    3112:	87 95       	ror	r24
    3114:	95 95       	asr	r25
    3116:	87 95       	ror	r24
    3118:	81 70       	andi	r24, 0x01	; 1
    311a:	81 70       	andi	r24, 0x01	; 1
    311c:	88 0f       	add	r24, r24
    311e:	88 0f       	add	r24, r24
    3120:	90 91 4e 21 	lds	r25, 0x214E
    3124:	9b 7f       	andi	r25, 0xFB	; 251
    3126:	89 2b       	or	r24, r25
    3128:	80 93 4e 21 	sts	0x214E, r24
	Flags.SEMV3 = (PORTD.OUT & 32 ) >> 5;
    312c:	80 e6       	ldi	r24, 0x60	; 96
    312e:	96 e0       	ldi	r25, 0x06	; 6
    3130:	fc 01       	movw	r30, r24
    3132:	84 81       	ldd	r24, Z+4	; 0x04
    3134:	88 2f       	mov	r24, r24
    3136:	90 e0       	ldi	r25, 0x00	; 0
    3138:	80 72       	andi	r24, 0x20	; 32
    313a:	99 27       	eor	r25, r25
    313c:	95 95       	asr	r25
    313e:	87 95       	ror	r24
    3140:	95 95       	asr	r25
    3142:	87 95       	ror	r24
    3144:	95 95       	asr	r25
    3146:	87 95       	ror	r24
    3148:	95 95       	asr	r25
    314a:	87 95       	ror	r24
    314c:	95 95       	asr	r25
    314e:	87 95       	ror	r24
    3150:	81 70       	andi	r24, 0x01	; 1
    3152:	81 70       	andi	r24, 0x01	; 1
    3154:	88 0f       	add	r24, r24
    3156:	90 91 4e 21 	lds	r25, 0x214E
    315a:	9d 7f       	andi	r25, 0xFD	; 253
    315c:	89 2b       	or	r24, r25
    315e:	80 93 4e 21 	sts	0x214E, r24
	Flags.SPUMP = PORTD.OUT & 1;
    3162:	80 e6       	ldi	r24, 0x60	; 96
    3164:	96 e0       	ldi	r25, 0x06	; 6
    3166:	fc 01       	movw	r30, r24
    3168:	84 81       	ldd	r24, Z+4	; 0x04
    316a:	81 70       	andi	r24, 0x01	; 1
    316c:	81 70       	andi	r24, 0x01	; 1
    316e:	90 91 4e 21 	lds	r25, 0x214E
    3172:	9e 7f       	andi	r25, 0xFE	; 254
    3174:	89 2b       	or	r24, r25
    3176:	80 93 4e 21 	sts	0x214E, r24
}
    317a:	df 91       	pop	r29
    317c:	cf 91       	pop	r28
    317e:	08 95       	ret

00003180 <main>:
//------------------------------------- -------------------------------------------
int main(void)
{
    3180:	cf 93       	push	r28
    3182:	df 93       	push	r29
    3184:	00 d0       	rcall	.+0      	; 0x3186 <main+0x6>
    3186:	cd b7       	in	r28, 0x3d	; 61
    3188:	de b7       	in	r29, 0x3e	; 62
	confPORTs;							//  (HVE    )
    318a:	08 eb       	ldi	r16, 0xB8	; 184
    318c:	00 93 40 06 	sts	0x0640, r16
    3190:	00 93 44 06 	sts	0x0644, r16
    3194:	0f ef       	ldi	r16, 0xFF	; 255
    3196:	19 e5       	ldi	r17, 0x59	; 89
    3198:	00 93 00 06 	sts	0x0600, r16
    319c:	10 93 04 06 	sts	0x0604, r17
    31a0:	00 e0       	ldi	r16, 0x00	; 0
    31a2:	00 93 20 06 	sts	0x0620, r16
    31a6:	00 93 24 06 	sts	0x0624, r16
    31aa:	0b e3       	ldi	r16, 0x3B	; 59
    31ac:	10 e0       	ldi	r17, 0x00	; 0
    31ae:	00 93 60 06 	sts	0x0660, r16
    31b2:	10 93 64 06 	sts	0x0664, r17
    31b6:	0b e0       	ldi	r16, 0x0B	; 11
    31b8:	12 e0       	ldi	r17, 0x02	; 2
    31ba:	00 93 80 06 	sts	0x0680, r16
    31be:	10 93 84 06 	sts	0x0684, r17
    31c2:	00 e0       	ldi	r16, 0x00	; 0
    31c4:	00 93 e0 07 	sts	0x07E0, r16
    31c8:	00 93 e4 07 	sts	0x07E4, r16
	SYSCLK_init;						//  (32)
    31cc:	82 e0       	ldi	r24, 0x02	; 2
    31ce:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <osc_enable>
    31d2:	82 e0       	ldi	r24, 0x02	; 2
    31d4:	0e 94 6a 0f 	call	0x1ed4	; 0x1ed4 <osc_wait_ready>
    31d8:	61 e0       	ldi	r22, 0x01	; 1
    31da:	80 e4       	ldi	r24, 0x40	; 64
    31dc:	90 e0       	ldi	r25, 0x00	; 0
    31de:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ccp_write_io>
    31e2:	81 e0       	ldi	r24, 0x01	; 1
    31e4:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <osc_disable>
	pmic_init();						//  
    31e8:	0e 94 23 10 	call	0x2046	; 0x2046 <pmic_init>
	SPIC.CTRL = 87;						//  SPI
    31ec:	80 ec       	ldi	r24, 0xC0	; 192
    31ee:	98 e0       	ldi	r25, 0x08	; 8
    31f0:	27 e5       	ldi	r18, 0x57	; 87
    31f2:	fc 01       	movw	r30, r24
    31f4:	20 83       	st	Z, r18
	RTC_init;							//   
    31f6:	0e 94 99 03 	call	0x732	; 0x732 <rtc_init>
    31fa:	80 e4       	ldi	r24, 0x40	; 64
    31fc:	90 e0       	ldi	r25, 0x00	; 0
    31fe:	2d e0       	ldi	r18, 0x0D	; 13
    3200:	fc 01       	movw	r30, r24
    3202:	23 83       	std	Z+3, r18	; 0x03
	Counters_init;						//  
    3204:	80 e0       	ldi	r24, 0x00	; 0
    3206:	98 e0       	ldi	r25, 0x08	; 8
    3208:	0e 94 16 0a 	call	0x142c	; 0x142c <tc_enable>
    320c:	80 e4       	ldi	r24, 0x40	; 64
    320e:	98 e0       	ldi	r25, 0x08	; 8
    3210:	0e 94 16 0a 	call	0x142c	; 0x142c <tc_enable>
    3214:	80 e0       	ldi	r24, 0x00	; 0
    3216:	99 e0       	ldi	r25, 0x09	; 9
    3218:	0e 94 16 0a 	call	0x142c	; 0x142c <tc_enable>
    321c:	80 e4       	ldi	r24, 0x40	; 64
    321e:	99 e0       	ldi	r25, 0x09	; 9
    3220:	0e 94 16 0a 	call	0x142c	; 0x142c <tc_enable>
    3224:	80 e0       	ldi	r24, 0x00	; 0
    3226:	9a e0       	ldi	r25, 0x0A	; 10
    3228:	0e 94 16 0a 	call	0x142c	; 0x142c <tc_enable>
    322c:	67 ec       	ldi	r22, 0xC7	; 199
    322e:	71 e1       	ldi	r23, 0x11	; 17
    3230:	80 e4       	ldi	r24, 0x40	; 64
    3232:	98 e0       	ldi	r25, 0x08	; 8
    3234:	0e 94 83 0a 	call	0x1506	; 0x1506 <tc_set_overflow_interrupt_callback>
    3238:	63 ed       	ldi	r22, 0xD3	; 211
    323a:	71 e1       	ldi	r23, 0x11	; 17
    323c:	80 e4       	ldi	r24, 0x40	; 64
    323e:	99 e0       	ldi	r25, 0x09	; 9
    3240:	0e 94 83 0a 	call	0x1506	; 0x1506 <tc_set_overflow_interrupt_callback>
    3244:	6f ed       	ldi	r22, 0xDF	; 223
    3246:	71 e1       	ldi	r23, 0x11	; 17
    3248:	80 e0       	ldi	r24, 0x00	; 0
    324a:	9a e0       	ldi	r25, 0x0A	; 10
    324c:	0e 94 83 0a 	call	0x1506	; 0x1506 <tc_set_overflow_interrupt_callback>
    3250:	60 e0       	ldi	r22, 0x00	; 0
    3252:	70 e0       	ldi	r23, 0x00	; 0
    3254:	80 e0       	ldi	r24, 0x00	; 0
    3256:	98 e0       	ldi	r25, 0x08	; 8
    3258:	0e 94 71 10 	call	0x20e2	; 0x20e2 <tc_set_wgm>
    325c:	60 e0       	ldi	r22, 0x00	; 0
    325e:	70 e0       	ldi	r23, 0x00	; 0
    3260:	80 e4       	ldi	r24, 0x40	; 64
    3262:	98 e0       	ldi	r25, 0x08	; 8
    3264:	0e 94 71 10 	call	0x20e2	; 0x20e2 <tc_set_wgm>
    3268:	60 e0       	ldi	r22, 0x00	; 0
    326a:	70 e0       	ldi	r23, 0x00	; 0
    326c:	80 e0       	ldi	r24, 0x00	; 0
    326e:	99 e0       	ldi	r25, 0x09	; 9
    3270:	0e 94 71 10 	call	0x20e2	; 0x20e2 <tc_set_wgm>
    3274:	60 e0       	ldi	r22, 0x00	; 0
    3276:	70 e0       	ldi	r23, 0x00	; 0
    3278:	80 e4       	ldi	r24, 0x40	; 64
    327a:	99 e0       	ldi	r25, 0x09	; 9
    327c:	0e 94 71 10 	call	0x20e2	; 0x20e2 <tc_set_wgm>
    3280:	60 e0       	ldi	r22, 0x00	; 0
    3282:	70 e0       	ldi	r23, 0x00	; 0
    3284:	80 e0       	ldi	r24, 0x00	; 0
    3286:	9a e0       	ldi	r25, 0x0A	; 10
    3288:	0e 94 71 10 	call	0x20e2	; 0x20e2 <tc_set_wgm>
    328c:	60 e0       	ldi	r22, 0x00	; 0
    328e:	70 e0       	ldi	r23, 0x00	; 0
    3290:	80 e0       	ldi	r24, 0x00	; 0
    3292:	98 e0       	ldi	r25, 0x08	; 8
    3294:	0e 94 2f 10 	call	0x205e	; 0x205e <tc_set_overflow_interrupt_level>
    3298:	63 e0       	ldi	r22, 0x03	; 3
    329a:	70 e0       	ldi	r23, 0x00	; 0
    329c:	80 e4       	ldi	r24, 0x40	; 64
    329e:	98 e0       	ldi	r25, 0x08	; 8
    32a0:	0e 94 2f 10 	call	0x205e	; 0x205e <tc_set_overflow_interrupt_level>
    32a4:	60 e0       	ldi	r22, 0x00	; 0
    32a6:	70 e0       	ldi	r23, 0x00	; 0
    32a8:	80 e0       	ldi	r24, 0x00	; 0
    32aa:	99 e0       	ldi	r25, 0x09	; 9
    32ac:	0e 94 2f 10 	call	0x205e	; 0x205e <tc_set_overflow_interrupt_level>
    32b0:	63 e0       	ldi	r22, 0x03	; 3
    32b2:	70 e0       	ldi	r23, 0x00	; 0
    32b4:	80 e4       	ldi	r24, 0x40	; 64
    32b6:	99 e0       	ldi	r25, 0x09	; 9
    32b8:	0e 94 2f 10 	call	0x205e	; 0x205e <tc_set_overflow_interrupt_level>
    32bc:	63 e0       	ldi	r22, 0x03	; 3
    32be:	70 e0       	ldi	r23, 0x00	; 0
    32c0:	80 e0       	ldi	r24, 0x00	; 0
    32c2:	9a e0       	ldi	r25, 0x0A	; 10
    32c4:	0e 94 2f 10 	call	0x205e	; 0x205e <tc_set_overflow_interrupt_level>
	USART_COMP_init;					// USART  
    32c8:	67 e0       	ldi	r22, 0x07	; 7
    32ca:	70 e2       	ldi	r23, 0x20	; 32
    32cc:	80 ea       	ldi	r24, 0xA0	; 160
    32ce:	99 e0       	ldi	r25, 0x09	; 9
    32d0:	0e 94 c6 0c 	call	0x198c	; 0x198c <usart_init_rs232>
    32d4:	62 e0       	ldi	r22, 0x02	; 2
    32d6:	70 e0       	ldi	r23, 0x00	; 0
    32d8:	80 ea       	ldi	r24, 0xA0	; 160
    32da:	99 e0       	ldi	r25, 0x09	; 9
    32dc:	0e 94 8e 10 	call	0x211c	; 0x211c <usart_set_rx_interrupt_level>
	USART_TIC_init;						// USART  
    32e0:	60 e1       	ldi	r22, 0x10	; 16
    32e2:	70 e2       	ldi	r23, 0x20	; 32
    32e4:	80 ea       	ldi	r24, 0xA0	; 160
    32e6:	99 e0       	ldi	r25, 0x09	; 9
    32e8:	0e 94 c6 0c 	call	0x198c	; 0x198c <usart_init_rs232>
    32ec:	62 e0       	ldi	r22, 0x02	; 2
    32ee:	70 e0       	ldi	r23, 0x00	; 0
    32f0:	80 ea       	ldi	r24, 0xA0	; 160
    32f2:	99 e0       	ldi	r25, 0x09	; 9
    32f4:	0e 94 8e 10 	call	0x211c	; 0x211c <usart_set_rx_interrupt_level>
	// 
	PORTC.PIN0CTRL = PORT_ISC_RISING_gc;
    32f8:	80 e4       	ldi	r24, 0x40	; 64
    32fa:	96 e0       	ldi	r25, 0x06	; 6
    32fc:	21 e0       	ldi	r18, 0x01	; 1
    32fe:	fc 01       	movw	r30, r24
    3300:	20 8b       	std	Z+16, r18	; 0x10
	PORTC.PIN1CTRL = PORT_ISC_RISING_gc;
    3302:	80 e4       	ldi	r24, 0x40	; 64
    3304:	96 e0       	ldi	r25, 0x06	; 6
    3306:	21 e0       	ldi	r18, 0x01	; 1
    3308:	fc 01       	movw	r30, r24
    330a:	21 8b       	std	Z+17, r18	; 0x11
	PORTC.PIN2CTRL = PORT_ISC_RISING_gc;
    330c:	80 e4       	ldi	r24, 0x40	; 64
    330e:	96 e0       	ldi	r25, 0x06	; 6
    3310:	21 e0       	ldi	r18, 0x01	; 1
    3312:	fc 01       	movw	r30, r24
    3314:	22 8b       	std	Z+18, r18	; 0x12
	EVSYS_SetEventSource( 0, EVSYS_CHMUX_PORTC_PIN0_gc );
    3316:	60 e6       	ldi	r22, 0x60	; 96
    3318:	70 e0       	ldi	r23, 0x00	; 0
    331a:	80 e0       	ldi	r24, 0x00	; 0
    331c:	a4 db       	rcall	.-2232   	; 0x2a66 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 0, EVSYS_DIGFILT_3SAMPLES_gc );
    331e:	62 e0       	ldi	r22, 0x02	; 2
    3320:	70 e0       	ldi	r23, 0x00	; 0
    3322:	80 e0       	ldi	r24, 0x00	; 0
    3324:	c2 db       	rcall	.-2172   	; 0x2aaa <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 1, EVSYS_CHMUX_TCC0_OVF_gc );
    3326:	60 ec       	ldi	r22, 0xC0	; 192
    3328:	70 e0       	ldi	r23, 0x00	; 0
    332a:	81 e0       	ldi	r24, 0x01	; 1
    332c:	9c db       	rcall	.-2248   	; 0x2a66 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 1, EVSYS_DIGFILT_1SAMPLE_gc );
    332e:	60 e0       	ldi	r22, 0x00	; 0
    3330:	70 e0       	ldi	r23, 0x00	; 0
    3332:	81 e0       	ldi	r24, 0x01	; 1
    3334:	ba db       	rcall	.-2188   	; 0x2aaa <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 2, EVSYS_CHMUX_PORTC_PIN1_gc );
    3336:	61 e6       	ldi	r22, 0x61	; 97
    3338:	70 e0       	ldi	r23, 0x00	; 0
    333a:	82 e0       	ldi	r24, 0x02	; 2
    333c:	94 db       	rcall	.-2264   	; 0x2a66 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 2, EVSYS_DIGFILT_3SAMPLES_gc );
    333e:	62 e0       	ldi	r22, 0x02	; 2
    3340:	70 e0       	ldi	r23, 0x00	; 0
    3342:	82 e0       	ldi	r24, 0x02	; 2
    3344:	b2 db       	rcall	.-2204   	; 0x2aaa <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 3, EVSYS_CHMUX_TCD0_OVF_gc );
    3346:	60 ed       	ldi	r22, 0xD0	; 208
    3348:	70 e0       	ldi	r23, 0x00	; 0
    334a:	83 e0       	ldi	r24, 0x03	; 3
    334c:	8c db       	rcall	.-2280   	; 0x2a66 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 3, EVSYS_DIGFILT_1SAMPLE_gc );
    334e:	60 e0       	ldi	r22, 0x00	; 0
    3350:	70 e0       	ldi	r23, 0x00	; 0
    3352:	83 e0       	ldi	r24, 0x03	; 3
    3354:	aa db       	rcall	.-2220   	; 0x2aaa <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 4, EVSYS_CHMUX_PORTC_PIN2_gc );
    3356:	62 e6       	ldi	r22, 0x62	; 98
    3358:	70 e0       	ldi	r23, 0x00	; 0
    335a:	84 e0       	ldi	r24, 0x04	; 4
    335c:	84 db       	rcall	.-2296   	; 0x2a66 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 4, EVSYS_DIGFILT_3SAMPLES_gc );
    335e:	62 e0       	ldi	r22, 0x02	; 2
    3360:	70 e0       	ldi	r23, 0x00	; 0
    3362:	84 e0       	ldi	r24, 0x04	; 4
    3364:	a2 db       	rcall	.-2236   	; 0x2aaa <EVSYS_SetEventChannelFilter>
	// 
	pointer_Flags = &Flags;
    3366:	8e e4       	ldi	r24, 0x4E	; 78
    3368:	91 e2       	ldi	r25, 0x21	; 33
    336a:	80 93 e4 20 	sts	0x20E4, r24
    336e:	90 93 e5 20 	sts	0x20E5, r25
	pointer_Errors_USART_COMP = &Errors_USART_COMP;
    3372:	80 e7       	ldi	r24, 0x70	; 112
    3374:	90 e2       	ldi	r25, 0x20	; 32
    3376:	80 93 e6 20 	sts	0x20E6, r24
    337a:	90 93 e7 20 	sts	0x20E7, r25
    updateFlags();
    337e:	92 de       	rcall	.-732    	; 0x30a4 <updateFlags>
	RTC_setStatus_ready;
    3380:	10 92 5f 20 	sts	0x205F, r1
	Flags.iHVE = 1; //  ,      TIC   
    3384:	80 91 4e 21 	lds	r24, 0x214E
    3388:	80 64       	ori	r24, 0x40	; 64
    338a:	80 93 4e 21 	sts	0x214E, r24
	Flags.PRGE = 0;	//     (   TIC    !)
    338e:	80 91 4e 21 	lds	r24, 0x214E
    3392:	8f 7d       	andi	r24, 0xDF	; 223
    3394:	80 93 4e 21 	sts	0x214E, r24
	cpu_irq_enable();					// 	
    3398:	78 94       	sei

	// 
	while (1) 
	{
		//21 (0,66) -  
		cli();
    339a:	f8 94       	cli
		if (MC_Tasks.Decrypt == 1)
    339c:	80 91 6f 20 	lds	r24, 0x206F
    33a0:	82 70       	andi	r24, 0x02	; 2
    33a2:	88 23       	and	r24, r24
    33a4:	09 f4       	brne	.+2      	; 0x33a8 <main+0x228>
    33a6:	47 c0       	rjmp	.+142    	; 0x3436 <main+0x2b6>
		{
			//  
			if(COMP_MEM_length > 2)
    33a8:	80 91 58 20 	lds	r24, 0x2058
    33ac:	83 30       	cpi	r24, 0x03	; 3
    33ae:	c0 f1       	brcs	.+112    	; 0x3420 <main+0x2a0>
			{
				COMP_MEM_length--;	//   (  )
    33b0:	80 91 58 20 	lds	r24, 0x2058
    33b4:	81 50       	subi	r24, 0x01	; 1
    33b6:	80 93 58 20 	sts	0x2058, r24
				//  ..
				uint8_t CheckSum = 0;
    33ba:	19 82       	std	Y+1, r1	; 0x01
				//  ...
				for (uint8_t i = 0; i < COMP_MEM_length; i++)
    33bc:	1a 82       	std	Y+2, r1	; 0x02
    33be:	0f c0       	rjmp	.+30     	; 0x33de <main+0x25e>
				{
					CheckSum -= COMP_MEM[i];
    33c0:	8a 81       	ldd	r24, Y+2	; 0x02
    33c2:	88 2f       	mov	r24, r24
    33c4:	90 e0       	ldi	r25, 0x00	; 0
    33c6:	88 51       	subi	r24, 0x18	; 24
    33c8:	9f 4d       	sbci	r25, 0xDF	; 223
    33ca:	fc 01       	movw	r30, r24
    33cc:	80 81       	ld	r24, Z
    33ce:	99 81       	ldd	r25, Y+1	; 0x01
    33d0:	f9 2f       	mov	r31, r25
    33d2:	f8 1b       	sub	r31, r24
    33d4:	8f 2f       	mov	r24, r31
    33d6:	89 83       	std	Y+1, r24	; 0x01
			{
				COMP_MEM_length--;	//   (  )
				//  ..
				uint8_t CheckSum = 0;
				//  ...
				for (uint8_t i = 0; i < COMP_MEM_length; i++)
    33d8:	8a 81       	ldd	r24, Y+2	; 0x02
    33da:	8f 5f       	subi	r24, 0xFF	; 255
    33dc:	8a 83       	std	Y+2, r24	; 0x02
    33de:	80 91 58 20 	lds	r24, 0x2058
    33e2:	9a 81       	ldd	r25, Y+2	; 0x02
    33e4:	98 17       	cp	r25, r24
    33e6:	60 f3       	brcs	.-40     	; 0x33c0 <main+0x240>
				{
					CheckSum -= COMP_MEM[i];
				}
				if (CheckSum == COMP_MEM_CheckSum)
    33e8:	80 91 5d 20 	lds	r24, 0x205D
    33ec:	99 81       	ldd	r25, Y+1	; 0x01
    33ee:	98 17       	cp	r25, r24
    33f0:	49 f4       	brne	.+18     	; 0x3404 <main+0x284>
				{
					//     
					sei();
    33f2:	78 94       	sei
					decode();
    33f4:	0e 94 eb 11 	call	0x23d6	; 0x23d6 <decode>
					MC_Tasks.Decrypt = 0;
    33f8:	80 91 6f 20 	lds	r24, 0x206F
    33fc:	8d 7f       	andi	r24, 0xFD	; 253
    33fe:	80 93 6f 20 	sts	0x206F, r24
    3402:	46 c0       	rjmp	.+140    	; 0x3490 <main+0x310>
				}
				else
				{
					// !   !
					transmit_3bytes(TOCKEN_ERROR, ERROR_CheckSum, CheckSum);
    3404:	49 81       	ldd	r20, Y+1	; 0x01
    3406:	62 e0       	ldi	r22, 0x02	; 2
    3408:	8f ef       	ldi	r24, 0xFF	; 255
    340a:	ac d8       	rcall	.-3752   	; 0x2564 <transmit_3bytes>
					COMP_receiving_time = 0;
    340c:	10 92 59 20 	sts	0x2059, r1
    3410:	10 92 5a 20 	sts	0x205A, r1
					MC_Tasks.Decrypt = 0;
    3414:	80 91 6f 20 	lds	r24, 0x206F
    3418:	8d 7f       	andi	r24, 0xFD	; 253
    341a:	80 93 6f 20 	sts	0x206F, r24
    341e:	38 c0       	rjmp	.+112    	; 0x3490 <main+0x310>
				}
			}
			else
			{
				Errors_USART_COMP.TooShortPacket = 1;
    3420:	80 91 70 20 	lds	r24, 0x2070
    3424:	84 60       	ori	r24, 0x04	; 4
    3426:	80 93 70 20 	sts	0x2070, r24
				MC_Tasks.Decrypt = 0;
    342a:	80 91 6f 20 	lds	r24, 0x206F
    342e:	8d 7f       	andi	r24, 0xFD	; 253
    3430:	80 93 6f 20 	sts	0x206F, r24
    3434:	2d c0       	rjmp	.+90     	; 0x3490 <main+0x310>
			}
		}
		else
		{
			//   ~50(1,6)
			if (COMP_receiving_time > 0)
    3436:	80 91 59 20 	lds	r24, 0x2059
    343a:	90 91 5a 20 	lds	r25, 0x205A
    343e:	00 97       	sbiw	r24, 0x00	; 0
    3440:	39 f1       	breq	.+78     	; 0x3490 <main+0x310>
			{
				//    
				COMP_receiving_time++;
    3442:	80 91 59 20 	lds	r24, 0x2059
    3446:	90 91 5a 20 	lds	r25, 0x205A
    344a:	01 96       	adiw	r24, 0x01	; 1
    344c:	80 93 59 20 	sts	0x2059, r24
    3450:	90 93 5a 20 	sts	0x205A, r25
				//48 (1,5 ) -   
				if (COMP_receiving_time > COMP_receiving_limit)
    3454:	20 91 59 20 	lds	r18, 0x2059
    3458:	30 91 5a 20 	lds	r19, 0x205A
    345c:	80 91 05 20 	lds	r24, 0x2005
    3460:	90 91 06 20 	lds	r25, 0x2006
    3464:	82 17       	cp	r24, r18
    3466:	93 07       	cpc	r25, r19
    3468:	98 f4       	brcc	.+38     	; 0x3490 <main+0x310>
				{
					COMP_receiving_time = 0;	// 
    346a:	10 92 59 20 	sts	0x2059, r1
    346e:	10 92 5a 20 	sts	0x205A, r1
					//     ,  ,  
					if(COMP_LOCK_received == 1){MC_Tasks.Decrypt = 1;}else{Errors_USART_COMP.LOCKisLost = 1;}
    3472:	80 91 5b 20 	lds	r24, 0x205B
    3476:	81 30       	cpi	r24, 0x01	; 1
    3478:	31 f4       	brne	.+12     	; 0x3486 <main+0x306>
    347a:	80 91 6f 20 	lds	r24, 0x206F
    347e:	82 60       	ori	r24, 0x02	; 2
    3480:	80 93 6f 20 	sts	0x206F, r24
    3484:	05 c0       	rjmp	.+10     	; 0x3490 <main+0x310>
    3486:	80 91 70 20 	lds	r24, 0x2070
    348a:	82 60       	ori	r24, 0x02	; 2
    348c:	80 93 70 20 	sts	0x2070, r24
				}
			}
		}
		sei();
    3490:	78 94       	sei
	}
    3492:	83 cf       	rjmp	.-250    	; 0x339a <main+0x21a>

00003494 <__udivmodsi4>:
    3494:	a1 e2       	ldi	r26, 0x21	; 33
    3496:	1a 2e       	mov	r1, r26
    3498:	aa 1b       	sub	r26, r26
    349a:	bb 1b       	sub	r27, r27
    349c:	fd 01       	movw	r30, r26
    349e:	0d c0       	rjmp	.+26     	; 0x34ba <__udivmodsi4_ep>

000034a0 <__udivmodsi4_loop>:
    34a0:	aa 1f       	adc	r26, r26
    34a2:	bb 1f       	adc	r27, r27
    34a4:	ee 1f       	adc	r30, r30
    34a6:	ff 1f       	adc	r31, r31
    34a8:	a2 17       	cp	r26, r18
    34aa:	b3 07       	cpc	r27, r19
    34ac:	e4 07       	cpc	r30, r20
    34ae:	f5 07       	cpc	r31, r21
    34b0:	20 f0       	brcs	.+8      	; 0x34ba <__udivmodsi4_ep>
    34b2:	a2 1b       	sub	r26, r18
    34b4:	b3 0b       	sbc	r27, r19
    34b6:	e4 0b       	sbc	r30, r20
    34b8:	f5 0b       	sbc	r31, r21

000034ba <__udivmodsi4_ep>:
    34ba:	66 1f       	adc	r22, r22
    34bc:	77 1f       	adc	r23, r23
    34be:	88 1f       	adc	r24, r24
    34c0:	99 1f       	adc	r25, r25
    34c2:	1a 94       	dec	r1
    34c4:	69 f7       	brne	.-38     	; 0x34a0 <__udivmodsi4_loop>
    34c6:	60 95       	com	r22
    34c8:	70 95       	com	r23
    34ca:	80 95       	com	r24
    34cc:	90 95       	com	r25
    34ce:	9b 01       	movw	r18, r22
    34d0:	ac 01       	movw	r20, r24
    34d2:	bd 01       	movw	r22, r26
    34d4:	cf 01       	movw	r24, r30
    34d6:	08 95       	ret

000034d8 <__tablejump2__>:
    34d8:	ee 0f       	add	r30, r30
    34da:	ff 1f       	adc	r31, r31

000034dc <__tablejump__>:
    34dc:	05 90       	lpm	r0, Z+
    34de:	f4 91       	lpm	r31, Z
    34e0:	e0 2d       	mov	r30, r0
    34e2:	09 94       	ijmp

000034e4 <_exit>:
    34e4:	f8 94       	cli

000034e6 <__stop_program>:
    34e6:	ff cf       	rjmp	.-2      	; 0x34e6 <__stop_program>
