-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_4_ce1 : OUT STD_LOGIC;
    x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_5_ce1 : OUT STD_LOGIC;
    x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_6_ce1 : OUT STD_LOGIC;
    x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_7_ce1 : OUT STD_LOGIC;
    x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_8_ce1 : OUT STD_LOGIC;
    x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_9_ce1 : OUT STD_LOGIC;
    x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_10_ce1 : OUT STD_LOGIC;
    x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_11_ce1 : OUT STD_LOGIC;
    x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_12_ce1 : OUT STD_LOGIC;
    x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_13_ce1 : OUT STD_LOGIC;
    x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_14_ce1 : OUT STD_LOGIC;
    x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_15_ce1 : OUT STD_LOGIC;
    x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_31_out_ap_vld : OUT STD_LOGIC;
    mux_case_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_30_out_ap_vld : OUT STD_LOGIC;
    mux_case_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_29_out_ap_vld : OUT STD_LOGIC;
    mux_case_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_28_out_ap_vld : OUT STD_LOGIC;
    mux_case_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_27_out_ap_vld : OUT STD_LOGIC;
    mux_case_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_26_out_ap_vld : OUT STD_LOGIC;
    mux_case_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_25_out_ap_vld : OUT STD_LOGIC;
    mux_case_24_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_24_out_ap_vld : OUT STD_LOGIC;
    mux_case_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_23_out_ap_vld : OUT STD_LOGIC;
    mux_case_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_22_out_ap_vld : OUT STD_LOGIC;
    mux_case_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_21_out_ap_vld : OUT STD_LOGIC;
    mux_case_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_20_out_ap_vld : OUT STD_LOGIC;
    mux_case_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_19_out_ap_vld : OUT STD_LOGIC;
    mux_case_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_18_out_ap_vld : OUT STD_LOGIC;
    mux_case_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_17_out_ap_vld : OUT STD_LOGIC;
    mux_case_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_16_out_ap_vld : OUT STD_LOGIC;
    mux_case_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_15_out_ap_vld : OUT STD_LOGIC;
    mux_case_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_14_out_ap_vld : OUT STD_LOGIC;
    mux_case_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_13_out_ap_vld : OUT STD_LOGIC;
    mux_case_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_12_out_ap_vld : OUT STD_LOGIC;
    mux_case_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_11_out_ap_vld : OUT STD_LOGIC;
    mux_case_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_10_out_ap_vld : OUT STD_LOGIC;
    mux_case_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_9_out_ap_vld : OUT STD_LOGIC;
    mux_case_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_8_out_ap_vld : OUT STD_LOGIC;
    mux_case_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_7_out_ap_vld : OUT STD_LOGIC;
    mux_case_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_6_out_ap_vld : OUT STD_LOGIC;
    mux_case_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_5_out_ap_vld : OUT STD_LOGIC;
    mux_case_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_4_out_ap_vld : OUT STD_LOGIC;
    mux_case_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_3_out_ap_vld : OUT STD_LOGIC;
    mux_case_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_2_out_ap_vld : OUT STD_LOGIC;
    mux_case_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_1_out_ap_vld : OUT STD_LOGIC;
    mux_case_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_0_out_ap_vld : OUT STD_LOGIC;
    grp_fmaxf_fu_536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_536_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_536_p_ready : IN STD_LOGIC;
    grp_fmaxf_fu_542_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_542_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_542_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_542_p_ready : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_FF7FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111011111111111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_1386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_2426 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2426_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1394_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_reg_2430_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln268_fu_1404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_reg_2435_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_reg_2467 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1_reg_2467_pp0_iter15_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal local_max_2_fmaxf_fu_994_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_2_reg_2482 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_4_fmaxf_fu_1009_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_4_reg_2497 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_6_fmaxf_fu_1024_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_6_reg_2512 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_8_fmaxf_fu_1039_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_8_reg_2527 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_10_reg_2542 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_12_fmaxf_fu_1069_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_12_reg_2557 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln268_1_fu_1437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln268_1_reg_2567_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal local_max_14_fmaxf_fu_1084_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_14_reg_2591 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_16_fmaxf_fu_1099_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_16_reg_2606 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_18_fmaxf_fu_1114_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_18_reg_2621 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_20_fmaxf_fu_1129_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_20_reg_2636 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_22_fmaxf_fu_1144_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_22_reg_2651 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_24_fmaxf_fu_1159_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_24_reg_2666 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_26_fmaxf_fu_1174_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_26_reg_2681 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_28_fmaxf_fu_1189_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_28_reg_2701 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_1_reg_2706 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_30_fmaxf_fu_1204_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_30_reg_2711 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_1_fmaxf_fu_986_ap_ready : STD_LOGIC;
    signal local_max_1_fmaxf_fu_986_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_2_fmaxf_fu_994_ap_ready : STD_LOGIC;
    signal local_max_3_fmaxf_fu_1002_ap_ready : STD_LOGIC;
    signal local_max_3_fmaxf_fu_1002_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_4_fmaxf_fu_1009_ap_ready : STD_LOGIC;
    signal local_max_5_fmaxf_fu_1017_ap_ready : STD_LOGIC;
    signal local_max_5_fmaxf_fu_1017_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_6_fmaxf_fu_1024_ap_ready : STD_LOGIC;
    signal local_max_7_fmaxf_fu_1032_ap_ready : STD_LOGIC;
    signal local_max_7_fmaxf_fu_1032_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_8_fmaxf_fu_1039_ap_ready : STD_LOGIC;
    signal local_max_9_fmaxf_fu_1047_ap_ready : STD_LOGIC;
    signal local_max_9_fmaxf_fu_1047_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_12_fmaxf_fu_1069_ap_ready : STD_LOGIC;
    signal local_max_13_fmaxf_fu_1077_ap_ready : STD_LOGIC;
    signal local_max_13_fmaxf_fu_1077_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_14_fmaxf_fu_1084_ap_ready : STD_LOGIC;
    signal local_max_15_fmaxf_fu_1092_ap_ready : STD_LOGIC;
    signal local_max_15_fmaxf_fu_1092_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_16_fmaxf_fu_1099_ap_ready : STD_LOGIC;
    signal local_max_17_fmaxf_fu_1107_ap_ready : STD_LOGIC;
    signal local_max_17_fmaxf_fu_1107_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_18_fmaxf_fu_1114_ap_ready : STD_LOGIC;
    signal local_max_19_fmaxf_fu_1122_ap_ready : STD_LOGIC;
    signal local_max_19_fmaxf_fu_1122_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_20_fmaxf_fu_1129_ap_ready : STD_LOGIC;
    signal local_max_21_fmaxf_fu_1137_ap_ready : STD_LOGIC;
    signal local_max_21_fmaxf_fu_1137_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_22_fmaxf_fu_1144_ap_ready : STD_LOGIC;
    signal local_max_23_fmaxf_fu_1152_ap_ready : STD_LOGIC;
    signal local_max_23_fmaxf_fu_1152_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_24_fmaxf_fu_1159_ap_ready : STD_LOGIC;
    signal local_max_25_fmaxf_fu_1167_ap_ready : STD_LOGIC;
    signal local_max_25_fmaxf_fu_1167_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_26_fmaxf_fu_1174_ap_ready : STD_LOGIC;
    signal local_max_27_fmaxf_fu_1182_ap_ready : STD_LOGIC;
    signal local_max_27_fmaxf_fu_1182_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_28_fmaxf_fu_1189_ap_ready : STD_LOGIC;
    signal local_max_29_fmaxf_fu_1197_ap_ready : STD_LOGIC;
    signal local_max_29_fmaxf_fu_1197_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_30_fmaxf_fu_1204_ap_ready : STD_LOGIC;
    signal local_max_32_fmaxf_fu_1212_ap_ready : STD_LOGIC;
    signal local_max_32_fmaxf_fu_1212_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idx_fu_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln259_fu_1421_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal res_9_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_44_fu_1867_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_10_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_11_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_12_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_13_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_14_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_15_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_16_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_17_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_18_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_19_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_20_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_21_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_22_fu_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_23_fu_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_24_fu_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_25_fu_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_26_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_27_fu_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_28_fu_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_29_fu_314 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_30_fu_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_31_fu_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_32_fu_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_33_fu_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_34_fu_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_35_fu_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_36_fu_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_37_fu_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_38_fu_350 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_39_fu_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_40_fu_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln268_fu_1432_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal dc_fu_1538_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_fu_1607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_2_fu_1633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_V_fu_1645_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_exp_V_fu_1619_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln25_fu_1659_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_V_fu_1655_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_fp_sig_V_fu_1629_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln25_2_fu_1671_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_2_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_2_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_1725_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_6_fu_1735_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ymaggreater_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_1755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_1637_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_1761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_2_fu_1769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_2_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_7_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_8_fu_1803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_1745_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_41_fu_1777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln18_9_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_10_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_1835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_42_fu_1809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln18_2_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_2_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_11_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_43_fu_1841_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fmaxf IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_325_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    local_max_1_fmaxf_fu_986 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_1_fmaxf_fu_986_ap_ready,
        x => x_0_q1,
        y => x_1_q1,
        ap_return => local_max_1_fmaxf_fu_986_ap_return);

    local_max_2_fmaxf_fu_994 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_2_fmaxf_fu_994_ap_ready,
        x => local_max_1_fmaxf_fu_986_ap_return,
        y => x_2_q1,
        ap_return => local_max_2_fmaxf_fu_994_ap_return);

    local_max_3_fmaxf_fu_1002 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_3_fmaxf_fu_1002_ap_ready,
        x => local_max_2_reg_2482,
        y => x_3_q1,
        ap_return => local_max_3_fmaxf_fu_1002_ap_return);

    local_max_4_fmaxf_fu_1009 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_4_fmaxf_fu_1009_ap_ready,
        x => local_max_3_fmaxf_fu_1002_ap_return,
        y => x_4_q1,
        ap_return => local_max_4_fmaxf_fu_1009_ap_return);

    local_max_5_fmaxf_fu_1017 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_5_fmaxf_fu_1017_ap_ready,
        x => local_max_4_reg_2497,
        y => x_5_q1,
        ap_return => local_max_5_fmaxf_fu_1017_ap_return);

    local_max_6_fmaxf_fu_1024 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_6_fmaxf_fu_1024_ap_ready,
        x => local_max_5_fmaxf_fu_1017_ap_return,
        y => x_6_q1,
        ap_return => local_max_6_fmaxf_fu_1024_ap_return);

    local_max_7_fmaxf_fu_1032 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_7_fmaxf_fu_1032_ap_ready,
        x => local_max_6_reg_2512,
        y => x_7_q1,
        ap_return => local_max_7_fmaxf_fu_1032_ap_return);

    local_max_8_fmaxf_fu_1039 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_8_fmaxf_fu_1039_ap_ready,
        x => local_max_7_fmaxf_fu_1032_ap_return,
        y => x_8_q1,
        ap_return => local_max_8_fmaxf_fu_1039_ap_return);

    local_max_9_fmaxf_fu_1047 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_9_fmaxf_fu_1047_ap_ready,
        x => local_max_8_reg_2527,
        y => x_9_q1,
        ap_return => local_max_9_fmaxf_fu_1047_ap_return);

    local_max_12_fmaxf_fu_1069 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_12_fmaxf_fu_1069_ap_ready,
        x => grp_fmaxf_fu_542_p_dout0,
        y => x_12_q1,
        ap_return => local_max_12_fmaxf_fu_1069_ap_return);

    local_max_13_fmaxf_fu_1077 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_13_fmaxf_fu_1077_ap_ready,
        x => local_max_12_reg_2557,
        y => x_13_q1,
        ap_return => local_max_13_fmaxf_fu_1077_ap_return);

    local_max_14_fmaxf_fu_1084 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_14_fmaxf_fu_1084_ap_ready,
        x => local_max_13_fmaxf_fu_1077_ap_return,
        y => x_14_q1,
        ap_return => local_max_14_fmaxf_fu_1084_ap_return);

    local_max_15_fmaxf_fu_1092 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_15_fmaxf_fu_1092_ap_ready,
        x => local_max_14_reg_2591,
        y => x_15_q1,
        ap_return => local_max_15_fmaxf_fu_1092_ap_return);

    local_max_16_fmaxf_fu_1099 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_16_fmaxf_fu_1099_ap_ready,
        x => local_max_15_fmaxf_fu_1092_ap_return,
        y => x_0_q0,
        ap_return => local_max_16_fmaxf_fu_1099_ap_return);

    local_max_17_fmaxf_fu_1107 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_17_fmaxf_fu_1107_ap_ready,
        x => local_max_16_reg_2606,
        y => x_1_q0,
        ap_return => local_max_17_fmaxf_fu_1107_ap_return);

    local_max_18_fmaxf_fu_1114 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_18_fmaxf_fu_1114_ap_ready,
        x => local_max_17_fmaxf_fu_1107_ap_return,
        y => x_2_q0,
        ap_return => local_max_18_fmaxf_fu_1114_ap_return);

    local_max_19_fmaxf_fu_1122 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_19_fmaxf_fu_1122_ap_ready,
        x => local_max_18_reg_2621,
        y => x_3_q0,
        ap_return => local_max_19_fmaxf_fu_1122_ap_return);

    local_max_20_fmaxf_fu_1129 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_20_fmaxf_fu_1129_ap_ready,
        x => local_max_19_fmaxf_fu_1122_ap_return,
        y => x_4_q0,
        ap_return => local_max_20_fmaxf_fu_1129_ap_return);

    local_max_21_fmaxf_fu_1137 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_21_fmaxf_fu_1137_ap_ready,
        x => local_max_20_reg_2636,
        y => x_5_q0,
        ap_return => local_max_21_fmaxf_fu_1137_ap_return);

    local_max_22_fmaxf_fu_1144 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_22_fmaxf_fu_1144_ap_ready,
        x => local_max_21_fmaxf_fu_1137_ap_return,
        y => x_6_q0,
        ap_return => local_max_22_fmaxf_fu_1144_ap_return);

    local_max_23_fmaxf_fu_1152 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_23_fmaxf_fu_1152_ap_ready,
        x => local_max_22_reg_2651,
        y => x_7_q0,
        ap_return => local_max_23_fmaxf_fu_1152_ap_return);

    local_max_24_fmaxf_fu_1159 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_24_fmaxf_fu_1159_ap_ready,
        x => local_max_23_fmaxf_fu_1152_ap_return,
        y => x_8_q0,
        ap_return => local_max_24_fmaxf_fu_1159_ap_return);

    local_max_25_fmaxf_fu_1167 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_25_fmaxf_fu_1167_ap_ready,
        x => local_max_24_reg_2666,
        y => x_9_q0,
        ap_return => local_max_25_fmaxf_fu_1167_ap_return);

    local_max_26_fmaxf_fu_1174 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_26_fmaxf_fu_1174_ap_ready,
        x => local_max_25_fmaxf_fu_1167_ap_return,
        y => x_10_q0,
        ap_return => local_max_26_fmaxf_fu_1174_ap_return);

    local_max_27_fmaxf_fu_1182 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_27_fmaxf_fu_1182_ap_ready,
        x => local_max_26_reg_2681,
        y => x_11_q0,
        ap_return => local_max_27_fmaxf_fu_1182_ap_return);

    local_max_28_fmaxf_fu_1189 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_28_fmaxf_fu_1189_ap_ready,
        x => local_max_27_fmaxf_fu_1182_ap_return,
        y => x_12_q0,
        ap_return => local_max_28_fmaxf_fu_1189_ap_return);

    local_max_29_fmaxf_fu_1197 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_29_fmaxf_fu_1197_ap_ready,
        x => local_max_28_reg_2701,
        y => x_13_q0,
        ap_return => local_max_29_fmaxf_fu_1197_ap_return);

    local_max_30_fmaxf_fu_1204 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_30_fmaxf_fu_1204_ap_ready,
        x => local_max_29_fmaxf_fu_1197_ap_return,
        y => x_14_q0,
        ap_return => local_max_30_fmaxf_fu_1204_ap_return);

    local_max_32_fmaxf_fu_1212 : component activation_accelerator_fmaxf
    port map (
        ap_ready => local_max_32_fmaxf_fu_1212_ap_ready,
        x => local_max_30_reg_2711,
        y => x_15_load_1_reg_2706,
        ap_return => local_max_32_fmaxf_fu_1212_ap_return);

    mux_325_32_1_1_U399 : component activation_accelerator_mux_325_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => res_9_fu_234,
        din1 => res_10_fu_238,
        din2 => res_11_fu_242,
        din3 => res_12_fu_246,
        din4 => res_13_fu_250,
        din5 => res_14_fu_254,
        din6 => res_15_fu_258,
        din7 => res_16_fu_262,
        din8 => res_17_fu_266,
        din9 => res_18_fu_270,
        din10 => res_19_fu_274,
        din11 => res_20_fu_278,
        din12 => res_21_fu_282,
        din13 => res_22_fu_286,
        din14 => res_23_fu_290,
        din15 => res_24_fu_294,
        din16 => res_25_fu_298,
        din17 => res_26_fu_302,
        din18 => res_27_fu_306,
        din19 => res_28_fu_310,
        din20 => res_29_fu_314,
        din21 => res_30_fu_318,
        din22 => res_31_fu_322,
        din23 => res_32_fu_326,
        din24 => res_33_fu_330,
        din25 => res_34_fu_334,
        din26 => res_35_fu_338,
        din27 => res_36_fu_342,
        din28 => res_37_fu_346,
        din29 => res_38_fu_350,
        din30 => res_39_fu_354,
        din31 => res_40_fu_358,
        din32 => trunc_ln1_reg_2467_pp0_iter15_reg,
        dout => dc_fu_1538_p34);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_1386_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_230 <= add_ln259_fu_1421_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_230 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    res_10_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_10_fu_238 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_10_fu_238 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_11_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_11_fu_242 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_2) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_11_fu_242 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_12_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_12_fu_246 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_3) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_12_fu_246 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_13_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_13_fu_250 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_4) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_13_fu_250 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_14_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_14_fu_254 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_5) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_14_fu_254 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_15_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_15_fu_258 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_6) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_15_fu_258 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_16_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_16_fu_262 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_7) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_16_fu_262 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_17_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_17_fu_266 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_8) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_17_fu_266 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_18_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_18_fu_270 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_9) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_18_fu_270 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_19_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_19_fu_274 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_A) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_19_fu_274 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_20_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_20_fu_278 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_B) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_20_fu_278 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_21_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_21_fu_282 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_C) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_21_fu_282 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_22_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_22_fu_286 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_D) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_22_fu_286 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_23_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_23_fu_290 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_E) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_23_fu_290 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_24_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_24_fu_294 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_F) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_24_fu_294 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_25_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_25_fu_298 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_10) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_25_fu_298 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_26_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_26_fu_302 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_11) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_26_fu_302 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_27_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_27_fu_306 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_12) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_27_fu_306 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_28_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_28_fu_310 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_13) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_28_fu_310 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_29_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_29_fu_314 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_14) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_29_fu_314 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_30_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_30_fu_318 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_15) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_30_fu_318 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_31_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_31_fu_322 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_16) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_31_fu_322 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_32_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_32_fu_326 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_17) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_32_fu_326 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_33_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_33_fu_330 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_18) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_33_fu_330 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_34_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_34_fu_334 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_19) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_34_fu_334 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_35_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_35_fu_338 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1A) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_35_fu_338 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_36_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_36_fu_342 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1B) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_36_fu_342 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_37_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_37_fu_346 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1C) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_37_fu_346 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_38_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_38_fu_350 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1D) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_38_fu_350 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_39_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_39_fu_354 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1E) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_39_fu_354 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_40_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_40_fu_358 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_1F) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_40_fu_358 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;

    res_9_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    res_9_fu_234 <= ap_const_lv32_FF7FFFFF;
                elsif (((trunc_ln1_reg_2467_pp0_iter15_reg = ap_const_lv5_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                    res_9_fu_234 <= res_44_fu_1867_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                local_max_10_reg_2542 <= grp_fmaxf_fu_536_p_dout0;
                local_max_12_reg_2557 <= local_max_12_fmaxf_fu_1069_ap_return;
                local_max_14_reg_2591 <= local_max_14_fmaxf_fu_1084_ap_return;
                local_max_16_reg_2606 <= local_max_16_fmaxf_fu_1099_ap_return;
                local_max_18_reg_2621 <= local_max_18_fmaxf_fu_1114_ap_return;
                local_max_20_reg_2636 <= local_max_20_fmaxf_fu_1129_ap_return;
                local_max_22_reg_2651 <= local_max_22_fmaxf_fu_1144_ap_return;
                local_max_24_reg_2666 <= local_max_24_fmaxf_fu_1159_ap_return;
                local_max_26_reg_2681 <= local_max_26_fmaxf_fu_1174_ap_return;
                local_max_28_reg_2701 <= local_max_28_fmaxf_fu_1189_ap_return;
                local_max_30_reg_2711 <= local_max_30_fmaxf_fu_1204_ap_return;
                local_max_4_reg_2497 <= local_max_4_fmaxf_fu_1009_ap_return;
                local_max_6_reg_2512 <= local_max_6_fmaxf_fu_1024_ap_return;
                local_max_8_reg_2527 <= local_max_8_fmaxf_fu_1039_ap_return;
                lshr_ln_reg_2430_pp0_iter2_reg <= lshr_ln_reg_2430_pp0_iter1_reg;
                lshr_ln_reg_2430_pp0_iter3_reg <= lshr_ln_reg_2430_pp0_iter2_reg;
                lshr_ln_reg_2430_pp0_iter4_reg <= lshr_ln_reg_2430_pp0_iter3_reg;
                lshr_ln_reg_2430_pp0_iter5_reg <= lshr_ln_reg_2430_pp0_iter4_reg;
                lshr_ln_reg_2430_pp0_iter6_reg <= lshr_ln_reg_2430_pp0_iter5_reg;
                tmp_reg_2426_pp0_iter10_reg <= tmp_reg_2426_pp0_iter9_reg;
                tmp_reg_2426_pp0_iter11_reg <= tmp_reg_2426_pp0_iter10_reg;
                tmp_reg_2426_pp0_iter12_reg <= tmp_reg_2426_pp0_iter11_reg;
                tmp_reg_2426_pp0_iter13_reg <= tmp_reg_2426_pp0_iter12_reg;
                tmp_reg_2426_pp0_iter14_reg <= tmp_reg_2426_pp0_iter13_reg;
                tmp_reg_2426_pp0_iter2_reg <= tmp_reg_2426_pp0_iter1_reg;
                tmp_reg_2426_pp0_iter3_reg <= tmp_reg_2426_pp0_iter2_reg;
                tmp_reg_2426_pp0_iter4_reg <= tmp_reg_2426_pp0_iter3_reg;
                tmp_reg_2426_pp0_iter5_reg <= tmp_reg_2426_pp0_iter4_reg;
                tmp_reg_2426_pp0_iter6_reg <= tmp_reg_2426_pp0_iter5_reg;
                tmp_reg_2426_pp0_iter7_reg <= tmp_reg_2426_pp0_iter6_reg;
                tmp_reg_2426_pp0_iter8_reg <= tmp_reg_2426_pp0_iter7_reg;
                tmp_reg_2426_pp0_iter9_reg <= tmp_reg_2426_pp0_iter8_reg;
                trunc_ln1_reg_2467_pp0_iter10_reg <= trunc_ln1_reg_2467_pp0_iter9_reg;
                trunc_ln1_reg_2467_pp0_iter11_reg <= trunc_ln1_reg_2467_pp0_iter10_reg;
                trunc_ln1_reg_2467_pp0_iter12_reg <= trunc_ln1_reg_2467_pp0_iter11_reg;
                trunc_ln1_reg_2467_pp0_iter13_reg <= trunc_ln1_reg_2467_pp0_iter12_reg;
                trunc_ln1_reg_2467_pp0_iter14_reg <= trunc_ln1_reg_2467_pp0_iter13_reg;
                trunc_ln1_reg_2467_pp0_iter15_reg <= trunc_ln1_reg_2467_pp0_iter14_reg;
                trunc_ln1_reg_2467_pp0_iter2_reg <= trunc_ln1_reg_2467_pp0_iter1_reg;
                trunc_ln1_reg_2467_pp0_iter3_reg <= trunc_ln1_reg_2467_pp0_iter2_reg;
                trunc_ln1_reg_2467_pp0_iter4_reg <= trunc_ln1_reg_2467_pp0_iter3_reg;
                trunc_ln1_reg_2467_pp0_iter5_reg <= trunc_ln1_reg_2467_pp0_iter4_reg;
                trunc_ln1_reg_2467_pp0_iter6_reg <= trunc_ln1_reg_2467_pp0_iter5_reg;
                trunc_ln1_reg_2467_pp0_iter7_reg <= trunc_ln1_reg_2467_pp0_iter6_reg;
                trunc_ln1_reg_2467_pp0_iter8_reg <= trunc_ln1_reg_2467_pp0_iter7_reg;
                trunc_ln1_reg_2467_pp0_iter9_reg <= trunc_ln1_reg_2467_pp0_iter8_reg;
                    zext_ln268_1_reg_2567(10 downto 1) <= zext_ln268_1_fu_1437_p1(10 downto 1);
                    zext_ln268_1_reg_2567_pp0_iter10_reg(10 downto 1) <= zext_ln268_1_reg_2567_pp0_iter9_reg(10 downto 1);
                    zext_ln268_1_reg_2567_pp0_iter11_reg(10 downto 1) <= zext_ln268_1_reg_2567_pp0_iter10_reg(10 downto 1);
                    zext_ln268_1_reg_2567_pp0_iter12_reg(10 downto 1) <= zext_ln268_1_reg_2567_pp0_iter11_reg(10 downto 1);
                    zext_ln268_1_reg_2567_pp0_iter13_reg(10 downto 1) <= zext_ln268_1_reg_2567_pp0_iter12_reg(10 downto 1);
                    zext_ln268_1_reg_2567_pp0_iter8_reg(10 downto 1) <= zext_ln268_1_reg_2567(10 downto 1);
                    zext_ln268_1_reg_2567_pp0_iter9_reg(10 downto 1) <= zext_ln268_1_reg_2567_pp0_iter8_reg(10 downto 1);
                    zext_ln268_reg_2435_pp0_iter2_reg(10 downto 0) <= zext_ln268_reg_2435_pp0_iter1_reg(10 downto 0);
                    zext_ln268_reg_2435_pp0_iter3_reg(10 downto 0) <= zext_ln268_reg_2435_pp0_iter2_reg(10 downto 0);
                    zext_ln268_reg_2435_pp0_iter4_reg(10 downto 0) <= zext_ln268_reg_2435_pp0_iter3_reg(10 downto 0);
                    zext_ln268_reg_2435_pp0_iter5_reg(10 downto 0) <= zext_ln268_reg_2435_pp0_iter4_reg(10 downto 0);
                    zext_ln268_reg_2435_pp0_iter6_reg(10 downto 0) <= zext_ln268_reg_2435_pp0_iter5_reg(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                local_max_2_reg_2482 <= local_max_2_fmaxf_fu_994_ap_return;
                lshr_ln_reg_2430_pp0_iter1_reg <= lshr_ln_reg_2430;
                tmp_reg_2426 <= ap_sig_allocacmp_i(15 downto 15);
                tmp_reg_2426_pp0_iter1_reg <= tmp_reg_2426;
                trunc_ln1_reg_2467_pp0_iter1_reg <= trunc_ln1_reg_2467;
                    zext_ln268_reg_2435_pp0_iter1_reg(10 downto 0) <= zext_ln268_reg_2435(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_1386_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln_reg_2430 <= ap_sig_allocacmp_i(14 downto 4);
                trunc_ln1_reg_2467 <= ap_sig_allocacmp_i(9 downto 5);
                    zext_ln268_reg_2435(10 downto 0) <= zext_ln268_fu_1404_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then
                x_15_load_1_reg_2706 <= x_15_q0;
            end if;
        end if;
    end process;
    zext_ln268_reg_2435(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_reg_2435_pp0_iter1_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_reg_2435_pp0_iter2_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_reg_2435_pp0_iter3_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_reg_2435_pp0_iter4_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_reg_2435_pp0_iter5_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_reg_2435_pp0_iter6_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567(0) <= '1';
    zext_ln268_1_reg_2567(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567_pp0_iter8_reg(0) <= '1';
    zext_ln268_1_reg_2567_pp0_iter8_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567_pp0_iter9_reg(0) <= '1';
    zext_ln268_1_reg_2567_pp0_iter9_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567_pp0_iter10_reg(0) <= '1';
    zext_ln268_1_reg_2567_pp0_iter10_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567_pp0_iter11_reg(0) <= '1';
    zext_ln268_1_reg_2567_pp0_iter11_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567_pp0_iter12_reg(0) <= '1';
    zext_ln268_1_reg_2567_pp0_iter12_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln268_1_reg_2567_pp0_iter13_reg(0) <= '1';
    zext_ln268_1_reg_2567_pp0_iter13_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln259_fu_1421_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_20));
    and_ln18_10_fu_1829_p2 <= (xor_ln18_fu_1823_p2 and and_ln18_fu_1707_p2);
    and_ln18_11_fu_1861_p2 <= (xor_ln18_2_fu_1855_p2 and and_ln18_2_fu_1719_p2);
    and_ln18_2_fu_1719_p2 <= (icmp_ln1023_2_fu_1713_p2 and icmp_ln1019_2_fu_1695_p2);
    and_ln18_7_fu_1797_p2 <= (and_ln18_fu_1707_p2 and and_ln18_2_fu_1719_p2);
    and_ln18_8_fu_1803_p2 <= (xor_ln25_fu_1791_p2 and and_ln18_7_fu_1797_p2);
    and_ln18_9_fu_1817_p2 <= (icmp_ln1023_2_fu_1713_p2 and icmp_ln1019_2_fu_1695_p2);
    and_ln18_fu_1707_p2 <= (icmp_ln1023_fu_1701_p2 and icmp_ln1019_fu_1689_p2);
    and_ln25_2_fu_1785_p2 <= (icmp_ln25_fu_1665_p2 and icmp_ln25_2_fu_1677_p2);
    and_ln25_fu_1683_p2 <= (icmp_ln25_fu_1665_p2 and icmp_ln25_2_fu_1677_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_fu_1386_p3)
    begin
        if (((tmp_fu_1386_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_230, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_230;
        end if; 
    end process;

    data_V_2_fu_1633_p1 <= local_max_32_fmaxf_fu_1212_ap_return;
    data_V_fu_1607_p1 <= dc_fu_1538_p34;
    grp_fmaxf_fu_536_p_din1 <= local_max_9_fmaxf_fu_1047_ap_return;
    grp_fmaxf_fu_536_p_din2 <= x_10_q1;
    grp_fmaxf_fu_542_p_din1 <= local_max_10_reg_2542;
    grp_fmaxf_fu_542_p_din2 <= x_11_q1;
    icmp_ln1019_2_fu_1695_p2 <= "1" when (y_fp_exp_V_fu_1645_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1019_fu_1689_p2 <= "1" when (x_fp_exp_V_fu_1619_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1023_2_fu_1713_p2 <= "0" when (y_fp_sig_V_fu_1655_p1 = ap_const_lv23_0) else "1";
    icmp_ln1023_fu_1701_p2 <= "0" when (x_fp_sig_V_fu_1629_p1 = ap_const_lv23_0) else "1";
    icmp_ln25_2_fu_1677_p2 <= "1" when (or_ln25_2_fu_1671_p2 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_1665_p2 <= "1" when (or_ln25_fu_1659_p2 = ap_const_lv8_0) else "0";
    lshr_ln_fu_1394_p4 <= ap_sig_allocacmp_i(14 downto 4);
    mux_case_0_out <= res_9_fu_234;

    mux_case_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_0_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_10_out <= res_19_fu_274;

    mux_case_10_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_10_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_11_out <= res_20_fu_278;

    mux_case_11_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_11_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_12_out <= res_21_fu_282;

    mux_case_12_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_12_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_13_out <= res_22_fu_286;

    mux_case_13_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_13_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_14_out <= res_23_fu_290;

    mux_case_14_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_14_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_15_out <= res_24_fu_294;

    mux_case_15_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_15_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_16_out <= res_25_fu_298;

    mux_case_16_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_16_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_17_out <= res_26_fu_302;

    mux_case_17_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_17_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_18_out <= res_27_fu_306;

    mux_case_18_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_18_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_19_out <= res_28_fu_310;

    mux_case_19_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_19_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_1_out <= res_10_fu_238;

    mux_case_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_1_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_20_out <= res_29_fu_314;

    mux_case_20_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_20_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_21_out <= res_30_fu_318;

    mux_case_21_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_21_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_22_out <= res_31_fu_322;

    mux_case_22_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_22_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_23_out <= res_32_fu_326;

    mux_case_23_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_23_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_24_out <= res_33_fu_330;

    mux_case_24_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_24_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_25_out <= res_34_fu_334;

    mux_case_25_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_25_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_26_out <= res_35_fu_338;

    mux_case_26_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_26_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_27_out <= res_36_fu_342;

    mux_case_27_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_27_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_28_out <= res_37_fu_346;

    mux_case_28_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_28_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_29_out <= res_38_fu_350;

    mux_case_29_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_29_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_2_out <= res_11_fu_242;

    mux_case_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_2_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_30_out <= res_39_fu_354;

    mux_case_30_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_30_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_31_out <= res_40_fu_358;

    mux_case_31_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_31_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_3_out <= res_12_fu_246;

    mux_case_3_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_3_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_4_out <= res_13_fu_250;

    mux_case_4_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_4_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_5_out <= res_14_fu_254;

    mux_case_5_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_5_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_6_out <= res_15_fu_258;

    mux_case_6_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_6_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_7_out <= res_16_fu_262;

    mux_case_7_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_7_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_8_out <= res_17_fu_266;

    mux_case_8_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_8_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_9_out <= res_18_fu_270;

    mux_case_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_2426_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_2426_pp0_iter14_reg = ap_const_lv1_1))) then 
            mux_case_9_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln18_2_fu_1849_p2 <= (and_ln25_fu_1683_p2 or and_ln18_fu_1707_p2);
    or_ln18_fu_1835_p2 <= (and_ln25_fu_1683_p2 or and_ln18_10_fu_1829_p2);
    or_ln25_2_fu_1671_p2 <= (y_fp_sig_V_fu_1655_p1 or x_fp_sig_V_fu_1629_p1);
    or_ln25_fu_1659_p2 <= (y_fp_exp_V_fu_1645_p4 or x_fp_exp_V_fu_1619_p4);
    or_ln268_fu_1432_p2 <= (lshr_ln_reg_2430_pp0_iter6_reg or ap_const_lv11_1);
    p_Result_4_fu_1637_p3 <= data_V_2_fu_1633_p1(31 downto 31);
    
    p_Result_5_fu_1725_p4_proc : process(x_fp_sig_V_fu_1629_p1)
    begin
        p_Result_5_fu_1725_p4 <= x_fp_sig_V_fu_1629_p1;
        p_Result_5_fu_1725_p4(22) <= ap_const_lv1_1(0);
    end process;

    p_Result_6_fu_1735_p4 <= ((p_Result_s_fu_1611_p3 & ap_const_lv8_FF) & p_Result_5_fu_1725_p4);
    p_Result_s_fu_1611_p3 <= data_V_fu_1607_p1(31 downto 31);
    res_41_fu_1777_p3 <= 
        local_max_32_fmaxf_fu_1212_ap_return when (ymaggreater_2_fu_1769_p3(0) = '1') else 
        dc_fu_1538_p34;
    res_42_fu_1809_p3 <= 
        res_fu_1745_p1 when (and_ln18_8_fu_1803_p2(0) = '1') else 
        res_41_fu_1777_p3;
    res_43_fu_1841_p3 <= 
        local_max_32_fmaxf_fu_1212_ap_return when (or_ln18_fu_1835_p2(0) = '1') else 
        res_42_fu_1809_p3;
    res_44_fu_1867_p3 <= 
        dc_fu_1538_p34 when (and_ln18_11_fu_1861_p2(0) = '1') else 
        res_43_fu_1841_p3;
    res_fu_1745_p1 <= p_Result_6_fu_1735_p4;
    select_ln39_fu_1761_p3 <= 
        xor_ln39_fu_1755_p2 when (p_Result_s_fu_1611_p3(0) = '1') else 
        ymaggreater_fu_1749_p2;
    tmp_fu_1386_p3 <= ap_sig_allocacmp_i(15 downto 15);
    x_0_address0 <= zext_ln268_1_fu_1437_p1(11 - 1 downto 0);
    x_0_address1 <= zext_ln268_fu_1404_p1(11 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln268_1_reg_2567_pp0_iter11_reg(11 - 1 downto 0);
    x_10_address1 <= zext_ln268_reg_2435_pp0_iter3_reg(11 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            x_10_ce1 <= ap_const_logic_1;
        else 
            x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln268_1_reg_2567_pp0_iter12_reg(11 - 1 downto 0);
    x_11_address1 <= zext_ln268_reg_2435_pp0_iter4_reg(11 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            x_11_ce1 <= ap_const_logic_1;
        else 
            x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln268_1_reg_2567_pp0_iter12_reg(11 - 1 downto 0);
    x_12_address1 <= zext_ln268_reg_2435_pp0_iter4_reg(11 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            x_12_ce1 <= ap_const_logic_1;
        else 
            x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln268_1_reg_2567_pp0_iter13_reg(11 - 1 downto 0);
    x_13_address1 <= zext_ln268_reg_2435_pp0_iter5_reg(11 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            x_13_ce1 <= ap_const_logic_1;
        else 
            x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln268_1_reg_2567_pp0_iter13_reg(11 - 1 downto 0);
    x_14_address1 <= zext_ln268_reg_2435_pp0_iter5_reg(11 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            x_14_ce1 <= ap_const_logic_1;
        else 
            x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln268_1_reg_2567_pp0_iter13_reg(11 - 1 downto 0);
    x_15_address1 <= zext_ln268_reg_2435_pp0_iter6_reg(11 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            x_15_ce1 <= ap_const_logic_1;
        else 
            x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln268_1_reg_2567(11 - 1 downto 0);
    x_1_address1 <= zext_ln268_fu_1404_p1(11 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln268_1_reg_2567(11 - 1 downto 0);
    x_2_address1 <= zext_ln268_fu_1404_p1(11 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln268_1_reg_2567_pp0_iter8_reg(11 - 1 downto 0);
    x_3_address1 <= zext_ln268_reg_2435(11 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln268_1_reg_2567_pp0_iter8_reg(11 - 1 downto 0);
    x_4_address1 <= zext_ln268_reg_2435(11 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce1 <= ap_const_logic_1;
        else 
            x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln268_1_reg_2567_pp0_iter9_reg(11 - 1 downto 0);
    x_5_address1 <= zext_ln268_reg_2435_pp0_iter1_reg(11 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_5_ce1 <= ap_const_logic_1;
        else 
            x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln268_1_reg_2567_pp0_iter9_reg(11 - 1 downto 0);
    x_6_address1 <= zext_ln268_reg_2435_pp0_iter1_reg(11 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_6_ce1 <= ap_const_logic_1;
        else 
            x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln268_1_reg_2567_pp0_iter10_reg(11 - 1 downto 0);
    x_7_address1 <= zext_ln268_reg_2435_pp0_iter2_reg(11 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            x_7_ce1 <= ap_const_logic_1;
        else 
            x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln268_1_reg_2567_pp0_iter10_reg(11 - 1 downto 0);
    x_8_address1 <= zext_ln268_reg_2435_pp0_iter2_reg(11 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            x_8_ce1 <= ap_const_logic_1;
        else 
            x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln268_1_reg_2567_pp0_iter11_reg(11 - 1 downto 0);
    x_9_address1 <= zext_ln268_reg_2435_pp0_iter3_reg(11 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            x_9_ce1 <= ap_const_logic_1;
        else 
            x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_fp_exp_V_fu_1619_p4 <= data_V_fu_1607_p1(30 downto 23);
    x_fp_sig_V_fu_1629_p1 <= data_V_fu_1607_p1(23 - 1 downto 0);
    xor_ln18_2_fu_1855_p2 <= (or_ln18_2_fu_1849_p2 xor ap_const_lv1_1);
    xor_ln18_fu_1823_p2 <= (ap_const_lv1_1 xor and_ln18_9_fu_1817_p2);
    xor_ln25_fu_1791_p2 <= (ap_const_lv1_1 xor and_ln25_2_fu_1785_p2);
    xor_ln39_fu_1755_p2 <= (ymaggreater_fu_1749_p2 xor ap_const_lv1_1);
    y_fp_exp_V_fu_1645_p4 <= data_V_2_fu_1633_p1(30 downto 23);
    y_fp_sig_V_fu_1655_p1 <= data_V_2_fu_1633_p1(23 - 1 downto 0);
    ymaggreater_2_fu_1769_p3 <= 
        select_ln39_fu_1761_p3 when (p_Result_4_fu_1637_p3(0) = '1') else 
        ymaggreater_fu_1749_p2;
    ymaggreater_fu_1749_p2 <= "1" when (signed(data_V_fu_1607_p1) < signed(data_V_2_fu_1633_p1)) else "0";
    zext_ln268_1_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln268_fu_1432_p2),64));
    zext_ln268_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1394_p4),64));
end behav;
