// Seed: 2029553434
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = id_2;
  parameter id_3 = 1'b0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    id_4
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  always_latch id_2 <= id_2;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    output uwire id_1,
    input tri id_2,
    input wor id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wire id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    input tri id_11,
    input wand id_12,
    output logic id_13,
    input tri0 id_14,
    input wand id_15,
    output tri1 id_16,
    output wand id_17,
    input supply1 id_18
);
  id_20 :
  assert property (@(posedge id_3 or posedge 1) id_11) id_13 <= -1 & id_10;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
