VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {October 29, 2019}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.883}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.530}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.869}
  END_SLK_CLC
  SLK -0.869
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.721} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.473} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.399} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.406} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.595} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.173} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.908} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {2.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.179} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.405} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.677} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.296} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.014} {0.000} {0.848} {0.354} {5.179} {4.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.315} {} {5.398} {4.529} {} {1} {(397.20, 670.50) (390.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.000} {0.000} {0.315} {0.021} {5.398} {4.530} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {1.016} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.735} {0.000} {1.946} {5.553} {0.883} {1.751} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.899}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.547}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.851}
  END_SLK_CLC
  SLK -0.851
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.851} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.851} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.703} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.491} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.417} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.613} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.191} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.926} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {2.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.191} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.351} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.688} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.307} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.017} {0.000} {0.846} {0.353} {5.175} {4.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.317} {} {5.397} {4.546} {} {1} {(363.60, 631.50) (356.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.317} {0.023} {5.398} {4.547} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.851} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.851} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.998} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.752} {0.000} {1.945} {5.553} {0.899} {1.750} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.908}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.558}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.407}
    {=} {Slack Time} {-0.849}
  END_SLK_CLC
  SLK -0.849
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.849} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.849} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.701} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.493} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.419} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.615} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.193} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.928} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {2.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.193} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.353} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.690} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.309} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.018} {0.000} {0.846} {0.353} {5.176} {4.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.323} {} {5.406} {4.557} {} {1} {(406.80, 631.50) (399.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.323} {0.027} {5.407} {4.558} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.849} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.849} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.996} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.761} {0.000} {1.944} {5.553} {0.908} {1.757} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.920}
    {-} {Setup} {1.315}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.555}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.399}
    {=} {Slack Time} {-0.844}
  END_SLK_CLC
  SLK -0.844
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.844} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.844} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.697} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.497} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.423} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.619} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.197} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.932} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {2.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.203} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.430} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.701} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.320} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.016} {0.000} {0.848} {0.354} {5.181} {4.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.314} {} {5.399} {4.554} {} {1} {(373.20, 730.50) (366.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.314} {0.021} {5.399} {4.555} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.844} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.844} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.992} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.966} {5.553} {0.920} {1.764} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.909}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.556}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.841}
  END_SLK_CLC
  SLK -0.841
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.841} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.694} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.500} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.426} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.622} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.200} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.935} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {2.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.206} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.433} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.704} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.324} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.012} {0.000} {0.848} {0.354} {5.177} {4.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.316} {} {5.397} {4.556} {} {1} {(392.40, 550.50) (385.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.316} {0.022} {5.398} {4.556} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.841} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.989} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.761} {0.000} {1.944} {5.553} {0.909} {1.750} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.907}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.555}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.397}
    {=} {Slack Time} {-0.841}
  END_SLK_CLC
  SLK -0.841
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.841} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.694} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.501} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.427} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.623} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.201} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.936} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {3.005} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.200} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.202} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.361} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.362} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.697} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.317} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.846} {0.353} {5.172} {4.331} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.318} {} {5.396} {4.555} {} {1} {(380.40, 610.50) (373.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.318} {0.024} {5.397} {4.555} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.841} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.989} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.760} {0.000} {1.944} {5.553} {0.907} {1.748} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.923}
    {-} {Setup} {1.316}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.557}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.841}
  END_SLK_CLC
  SLK -0.841
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.841} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.693} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.501} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.427} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.623} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.201} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.936} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {2.997} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.207} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.433} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.705} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.324} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.015} {0.000} {0.848} {0.354} {5.180} {4.339} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.313} {} {5.397} {4.557} {} {1} {(404.40, 730.50) (411.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.000} {0.000} {0.313} {0.021} {5.398} {4.557} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.841} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.841} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.988} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.776} {0.000} {1.968} {5.553} {0.923} {1.764} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.912}
    {-} {Setup} {1.301}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.561}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.836}
  END_SLK_CLC
  SLK -0.836
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.836} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.836} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.689} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.505} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.431} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.627} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.205} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.940} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {3.001} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.211} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.438} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.709} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.328} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.006} {0.000} {0.848} {0.354} {5.171} {4.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.320} {} {5.397} {4.560} {} {1} {(392.40, 451.50) (385.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.320} {0.025} {5.398} {4.561} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.836} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.836} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.984} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.765} {0.000} {1.944} {5.553} {0.912} {1.749} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.932}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.582}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.416}
    {=} {Slack Time} {-0.834}
  END_SLK_CLC
  SLK -0.834
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.834} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.834} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.687} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.507} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.433} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.629} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.207} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.217} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.942} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.015} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.207} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.383} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.703} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.344} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.016} {0.000} {0.889} {0.372} {5.195} {4.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.324} {} {5.416} {4.582} {} {1} {(500.40, 490.50) (507.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.000} {0.000} {0.324} {0.020} {5.416} {4.582} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.834} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.834} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.982} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.784} {0.000} {1.943} {5.553} {0.932} {1.766} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.930}
    {-} {Setup} {1.296}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.584}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.418}
    {=} {Slack Time} {-0.834}
  END_SLK_CLC
  SLK -0.834
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.834} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.834} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.686} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.508} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.434} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.630} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.208} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.943} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.208} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.384} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.384} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.703} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.345} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.004} {0.000} {0.889} {0.372} {5.183} {4.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.333} {} {5.417} {4.583} {} {1} {(541.20, 391.50) (534.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.333} {0.026} {5.418} {4.584} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.834} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.834} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.981} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.783} {0.000} {1.943} {5.553} {0.931} {1.764} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.934}
    {-} {Setup} {1.319}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.565}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.833}
  END_SLK_CLC
  SLK -0.833
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.833} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.833} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.685} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.509} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.435} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.631} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.209} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.219} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.944} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {3.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.215} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.216} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.441} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.444} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.713} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.332} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.015} {0.000} {0.848} {0.354} {5.180} {4.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.313} {} {5.398} {4.565} {} {1} {(462.00, 730.50) (469.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.000} {0.000} {0.313} {0.021} {5.398} {4.565} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.833} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.833} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.980} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.787} {0.000} {1.972} {5.553} {0.934} {1.767} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.984}
    {-} {Setup} {1.328}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.606}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.433}
    {=} {Slack Time} {-0.828}
  END_SLK_CLC
  SLK -0.828
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.828} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.828} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.680} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.514} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.440} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.636} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.214} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.949} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {2.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.284} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.483} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.752} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.364} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.023} {0.000} {0.846} {0.351} {5.214} {4.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.314} {} {5.433} {4.605} {} {1} {(702.00, 751.50) (709.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.000} {0.000} {0.314} {0.021} {5.433} {4.606} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.828} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.828} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.975} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.836} {0.000} {1.989} {5.553} {0.984} {1.811} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.982}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.609}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.436}
    {=} {Slack Time} {-0.827}
  END_SLK_CLC
  SLK -0.827
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.827} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.680} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.515} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.441} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.637} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.215} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.950} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.215} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.390} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.710} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.351} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.027} {0.000} {0.889} {0.372} {5.206} {4.379} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.330} {} {5.435} {4.608} {} {1} {(495.60, 751.50) (502.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.330} {0.024} {5.436} {4.609} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.827} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.975} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.835} {0.000} {1.989} {5.553} {0.982} {1.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.985}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.613}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.440}
    {=} {Slack Time} {-0.827}
  END_SLK_CLC
  SLK -0.827
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.827} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.679} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.515} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.441} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.637} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.215} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.950} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.002} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.224} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.419} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.705} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.360} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.023} {0.000} {0.900} {0.379} {5.210} {4.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.332} {} {5.439} {4.612} {} {1} {(603.60, 751.50) (610.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.332} {0.023} {5.440} {4.613} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.827} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.974} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.838} {0.000} {1.989} {5.553} {0.985} {1.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.982}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.610}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.436}
    {=} {Slack Time} {-0.827}
  END_SLK_CLC
  SLK -0.827
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.827} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.679} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.515} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.441} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.637} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.215} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.950} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.215} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.216} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.390} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.710} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.352} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.026} {0.000} {0.889} {0.372} {5.204} {4.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.331} {} {5.436} {4.609} {} {1} {(548.40, 751.50) (555.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.331} {0.025} {5.436} {4.610} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.827} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.974} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.835} {0.000} {1.989} {5.553} {0.982} {1.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.929}
    {-} {Setup} {1.299}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.580}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.407}
    {=} {Slack Time} {-0.826}
  END_SLK_CLC
  SLK -0.826
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.826} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.826} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.679} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.515} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.441} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.637} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.215} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.950} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {3.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.221} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.448} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.719} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.339} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.848} {0.354} {5.170} {4.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.328} {} {5.405} {4.579} {} {1} {(462.00, 370.50) (469.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.328} {0.029} {5.407} {4.580} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.826} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.826} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.974} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.781} {0.000} {1.943} {5.553} {0.929} {1.755} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.911}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.559}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.384}
    {=} {Slack Time} {-0.825}
  END_SLK_CLC
  SLK -0.825
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.825} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.825} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.678} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.517} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.442} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.639} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.217} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.952} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {3.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.216} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.377} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.713} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.716} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.332} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.006} {0.000} {0.846} {0.353} {5.163} {4.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.315} {} {5.383} {4.558} {} {1} {(390.00, 511.50) (382.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.315} {0.022} {5.384} {4.559} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.825} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.825} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.973} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.764} {0.000} {1.944} {5.553} {0.911} {1.736} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.923}
    {-} {Setup} {1.300}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.573}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.394}
    {=} {Slack Time} {-0.821}
  END_SLK_CLC
  SLK -0.821
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.821} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.821} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.674} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.521} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.446} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.643} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.221} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.956} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {3.025} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.220} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.381} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.717} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.336} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.005} {0.000} {0.846} {0.353} {5.163} {4.342} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.323} {} {5.394} {4.572} {} {1} {(466.80, 430.50) (474.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.323} {0.027} {5.394} {4.573} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.821} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.821} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.969} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.776} {0.000} {1.944} {5.553} {0.923} {1.744} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.988}
    {-} {Setup} {1.324}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.614}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.435}
    {=} {Slack Time} {-0.821}
  END_SLK_CLC
  SLK -0.821
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.821} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.821} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.673} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.521} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.447} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.643} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.221} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.956} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.009} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.230} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.425} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.711} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.366} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.021} {0.000} {0.900} {0.379} {5.208} {4.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.329} {} {5.434} {4.614} {} {1} {(644.40, 730.50) (651.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.329} {0.022} {5.435} {4.614} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.821} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.821} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.968} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.840} {0.000} {1.989} {5.553} {0.988} {1.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.988}
    {-} {Setup} {1.324}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.615}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.435}
    {=} {Slack Time} {-0.820}
  END_SLK_CLC
  SLK -0.820
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.820} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.820} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.672} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.522} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.448} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.644} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.222} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.957} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.231} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.426} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.712} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.368} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.020} {0.000} {0.900} {0.379} {5.207} {4.388} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.330} {} {5.434} {4.615} {} {1} {(666.00, 670.50) (673.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.000} {0.000} {0.330} {0.022} {5.435} {4.615} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.820} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.820} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.967} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.989} {5.553} {0.988} {1.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.925}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.573}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.390}
    {=} {Slack Time} {-0.817}
  END_SLK_CLC
  SLK -0.817
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.670} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.524} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.450} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.646} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.224} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.959} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.060} {0.000} {0.771} {0.557} {3.837} {3.020} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.354} {} {4.047} {3.230} {} {1} {(498.00, 694.50) (502.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.002} {0.000} {0.354} {0.048} {4.049} {3.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.225} {0.000} {0.337} {} {4.274} {3.457} {} {1} {(445.20, 670.50) (440.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.337} {0.073} {4.277} {3.459} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.149} {} {4.546} {3.728} {} {1} {(416.40, 448.50) (409.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.149} {0.047} {4.547} {3.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.848} {} {5.165} {4.347} {} {8} {(404.40, 367.50) (399.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.848} {0.354} {5.170} {4.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.315} {} {5.390} {4.572} {} {1} {(433.20, 370.50) (426.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.000} {0.000} {0.315} {0.022} {5.390} {4.573} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.965} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.777} {0.000} {1.943} {5.553} {0.925} {1.742} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.932}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.580}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.398}
    {=} {Slack Time} {-0.817}
  END_SLK_CLC
  SLK -0.817
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.670} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.524} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.450} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.646} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.224} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.959} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {3.029} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.224} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.385} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.721} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.340} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.019} {0.000} {0.846} {0.353} {5.177} {4.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.397} {4.580} {} {1} {(490.80, 610.50) (498.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.316} {0.022} {5.398} {4.580} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.965} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.784} {0.000} {1.943} {5.553} {0.932} {1.749} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.914}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.562}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.379}
    {=} {Slack Time} {-0.817}
  END_SLK_CLC
  SLK -0.817
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.669} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.525} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.451} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.647} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.225} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.960} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {3.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.225} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.385} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.386} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.722} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.341} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.846} {0.353} {5.162} {4.345} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.312} {} {5.378} {4.561} {} {1} {(368.40, 430.50) (361.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.000} {0.000} {0.312} {0.020} {5.379} {4.562} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.964} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.767} {0.000} {1.944} {5.553} {0.914} {1.731} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.929}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.577}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.386}
    {=} {Slack Time} {-0.808}
  END_SLK_CLC
  SLK -0.808
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.808} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.808} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.661} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.533} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.459} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.655} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.233} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.968} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.070} {0.000} {0.771} {0.557} {3.846} {3.038} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {A} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.343} {} {4.042} {3.233} {} {1} {(442.80, 487.50) (447.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.343} {0.040} {4.043} {3.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {B} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.257} {} {4.202} {3.393} {} {1} {(421.20, 490.50) (416.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.257} {0.037} {4.203} {3.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.336} {0.000} {0.183} {} {4.539} {3.730} {} {1} {(414.00, 550.50) (409.20, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.183} {0.061} {4.541} {3.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.617} {0.000} {0.846} {} {5.158} {4.349} {} {8} {(392.40, 394.50) (387.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.005} {0.000} {0.846} {0.353} {5.162} {4.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.317} {} {5.385} {4.576} {} {1} {(450.00, 391.50) (457.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.317} {0.023} {5.386} {4.577} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.808} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.808} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.956} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.781} {0.000} {1.943} {5.553} {0.929} {1.737} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.010}
    {-} {Setup} {1.331}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.629}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.432}
    {=} {Slack Time} {-0.803}
  END_SLK_CLC
  SLK -0.803
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.803} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.803} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.656} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.538} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.464} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.661} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.238} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.248} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {2.973} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.046} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.239} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.414} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.734} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.375} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.025} {0.000} {0.889} {0.372} {5.204} {4.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.431} {4.628} {} {1} {(488.40, 631.50) (481.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.329} {0.023} {5.432} {4.629} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.803} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.803} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.951} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {2.002} {5.553} {1.010} {1.813} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.105}
    {-} {Setup} {1.340}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.715}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.441}
    {=} {Slack Time} {-0.726}
  END_SLK_CLC
  SLK -0.726
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.726} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.726} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.579} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.616} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.542} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.738} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.316} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.051} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.324} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.520} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.806} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.461} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.014} {0.000} {0.900} {0.379} {5.201} {4.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.239} {0.000} {0.339} {} {5.440} {4.714} {} {1} {(584.40, 571.50) (591.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.339} {0.028} {5.441} {4.715} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.726} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.726} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.874} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.957} {0.000} {2.025} {5.553} {1.105} {1.831} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.115}
    {-} {Setup} {1.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.723}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.439}
    {=} {Slack Time} {-0.716}
  END_SLK_CLC
  SLK -0.716
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.716} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.716} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.569} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.551} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.747} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.325} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.060} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.325} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.501} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.502} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.821} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.462} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.022} {0.000} {0.889} {0.372} {5.200} {4.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.337} {} {5.438} {4.722} {} {1} {(546.00, 571.50) (553.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.337} {0.028} {5.439} {4.723} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.716} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.716} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.864} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.967} {0.000} {2.027} {5.553} {1.115} {1.831} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.187}
    {-} {Setup} {1.344}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.793}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.487}
    {=} {Slack Time} {-0.694}
  END_SLK_CLC
  SLK -0.694
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.694} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.694} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.648} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.574} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.770} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.348} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.083} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.394} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.640} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {3.897} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {3.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.550} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.009} {0.000} {0.901} {0.380} {5.253} {4.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.336} {} {5.486} {4.793} {} {1} {(901.20, 430.50) (908.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.336} {0.025} {5.487} {4.793} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.694} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.694} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.841} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.040} {0.000} {2.029} {5.553} {1.187} {1.881} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.191}
    {-} {Setup} {1.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.491}
    {=} {Slack Time} {-0.693}
  END_SLK_CLC
  SLK -0.693
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.693} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.693} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.649} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.575} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.771} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.349} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.084} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.395} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.641} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {3.898} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {3.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.551} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.009} {0.000} {0.901} {0.380} {5.253} {4.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.338} {} {5.490} {4.797} {} {1} {(961.20, 430.50) (968.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.338} {0.027} {5.491} {4.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.693} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.693} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.841} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.043} {0.000} {2.029} {5.553} {1.191} {1.884} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.141}
    {-} {Setup} {1.347}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.743}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.430}
    {=} {Slack Time} {-0.686}
  END_SLK_CLC
  SLK -0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.686} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.539} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.655} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.581} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.777} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.355} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.090} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.355} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.531} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.851} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.852} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.492} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.024} {0.000} {0.889} {0.372} {5.202} {4.516} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.328} {} {5.429} {4.743} {} {1} {(567.60, 550.50) (574.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.328} {0.023} {5.430} {4.743} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.686} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.834} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.993} {0.000} {2.030} {5.553} {1.141} {1.827} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.150}
    {-} {Setup} {1.347}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.753}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.427}
    {=} {Slack Time} {-0.674}
  END_SLK_CLC
  SLK -0.674
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.674} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.674} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.527} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.593} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.790} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.368} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.103} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.155} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.376} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.572} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.857} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.513} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.012} {0.000} {0.900} {0.379} {5.200} {4.525} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.330} {} {5.427} {4.753} {} {1} {(584.40, 490.50) (591.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.000} {0.000} {0.330} {0.022} {5.427} {4.753} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.674} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.674} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.822} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.002} {0.000} {2.030} {5.553} {1.150} {1.824} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.168}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.435}
    {=} {Slack Time} {-0.670}
  END_SLK_CLC
  SLK -0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.522} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.672} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.598} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.794} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.798} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.372} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.107} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.442} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.641} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.910} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.911} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.522} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.018} {0.000} {0.846} {0.351} {5.210} {4.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.318} {} {5.434} {4.765} {} {1} {(730.80, 610.50) (723.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.318} {0.024} {5.435} {4.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.817} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.020} {0.000} {2.034} {5.553} {1.168} {1.838} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.176}
    {-} {Setup} {1.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.780}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.443}
    {=} {Slack Time} {-0.663}
  END_SLK_CLC
  SLK -0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.663} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.663} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.515} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.679} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.605} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.801} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.379} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.114} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.448} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.648} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.916} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.529} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.011} {0.000} {0.846} {0.351} {5.203} {4.540} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.239} {0.000} {0.329} {} {5.441} {4.778} {} {1} {(750.00, 451.50) (742.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.329} {0.030} {5.443} {4.780} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.663} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.663} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.810} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.028} {0.000} {2.029} {5.553} {1.176} {1.839} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.172}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.769}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.431}
    {=} {Slack Time} {-0.663}
  END_SLK_CLC
  SLK -0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.663} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.663} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.515} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.679} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.605} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.801} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.379} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.114} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.449} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.648} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.917} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.529} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.016} {0.000} {0.846} {0.351} {5.208} {4.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.317} {} {5.431} {4.768} {} {1} {(730.80, 511.50) (738.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.317} {0.023} {5.431} {4.769} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.663} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.663} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.810} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.024} {0.000} {2.034} {5.553} {1.172} {1.834} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.167}
    {-} {Setup} {1.349}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.768}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.430}
    {=} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.662} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.662} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.514} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.680} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.606} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.802} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.380} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.115} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.389} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.584} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.870} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.872} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.525} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.014} {0.000} {0.900} {0.379} {5.201} {4.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.331} {} {5.429} {4.768} {} {1} {(666.00, 511.50) (673.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.331} {0.023} {5.430} {4.768} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.662} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.662} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.809} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.019} {0.000} {2.034} {5.553} {1.167} {1.828} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.177}
    {-} {Setup} {1.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.440}
    {=} {Slack Time} {-0.659}
  END_SLK_CLC
  SLK -0.659
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.659} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.659} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.512} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.682} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.608} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.804} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.382} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.117} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.452} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.651} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.920} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.921} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.532} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.007} {0.000} {0.845} {0.351} {5.199} {4.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.331} {} {5.439} {4.780} {} {1} {(769.20, 391.50) (762.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.331} {0.031} {5.440} {4.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.659} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.659} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.807} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.029} {0.000} {2.029} {5.553} {1.177} {1.836} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.204}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.801}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.458}
    {=} {Slack Time} {-0.657}
  END_SLK_CLC
  SLK -0.657
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.657} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.657} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.510} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.684} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.610} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.807} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.384} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.119} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.418} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.419} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.635} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {3.904} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {3.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.549} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.024} {0.000} {0.888} {0.373} {5.230} {4.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.328} {} {5.457} {4.800} {} {1} {(877.20, 571.50) (884.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.328} {0.023} {5.458} {4.801} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.657} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.657} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.805} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.056} {0.000} {2.039} {5.553} {1.204} {1.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.170}
    {-} {Setup} {1.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.429}
    {=} {Slack Time} {-0.653}
  END_SLK_CLC
  SLK -0.653
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.653} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.653} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.506} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.688} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.614} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.811} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.388} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.123} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.397} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.593} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.878} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.534} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.009} {0.000} {0.900} {0.379} {5.196} {4.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.334} {} {5.428} {4.775} {} {1} {(666.00, 391.50) (658.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.334} {0.025} {5.429} {4.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.653} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.653} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.801} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.022} {0.000} {2.029} {5.553} {1.170} {1.823} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.163}
    {-} {Setup} {1.347}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.418}
    {=} {Slack Time} {-0.653}
  END_SLK_CLC
  SLK -0.653
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.653} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.653} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.505} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.689} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.615} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.811} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.389} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.124} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.073} {0.000} {0.771} {0.557} {3.849} {3.197} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {A} {^} {Y} {v} {} {AOI22X1} {0.193} {0.000} {0.341} {} {4.042} {3.389} {} {1} {(538.80, 427.50) (543.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.341} {0.039} {4.043} {3.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.175} {0.000} {0.250} {} {4.217} {3.565} {} {1} {(550.80, 454.50) (558.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.250} {0.034} {4.218} {3.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.319} {0.000} {0.163} {} {4.537} {3.884} {} {1} {(562.80, 490.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.163} {0.053} {4.538} {3.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.640} {0.000} {0.888} {} {5.178} {4.526} {} {8} {(548.40, 367.50) (543.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.011} {0.000} {0.889} {0.372} {5.190} {4.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.417} {4.765} {} {1} {(567.60, 430.50) (574.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.329} {0.023} {5.418} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.653} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.653} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.800} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.015} {0.000} {2.029} {5.553} {1.163} {1.815} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.164}
    {-} {Setup} {1.347}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.419}
    {=} {Slack Time} {-0.652}
  END_SLK_CLC
  SLK -0.652
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.652} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.652} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.505} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.689} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.615} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.812} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.389} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.124} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.053} {0.000} {0.771} {0.557} {3.829} {3.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {A} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.363} {} {4.050} {3.398} {} {1} {(646.80, 694.50) (651.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.363} {0.054} {4.052} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.275} {} {4.246} {3.594} {} {1} {(656.40, 574.50) (649.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.275} {0.043} {4.247} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.285} {0.000} {0.186} {} {4.532} {3.879} {} {1} {(642.00, 493.50) (634.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.186} {0.063} {4.534} {3.882} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.899} {} {5.187} {4.535} {} {8} {(582.00, 367.50) (577.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.007} {0.000} {0.900} {0.379} {5.194} {4.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.328} {} {5.418} {4.766} {} {1} {(603.60, 391.50) (610.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.000} {0.000} {0.328} {0.021} {5.419} {4.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.652} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.652} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.800} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.016} {0.000} {2.029} {5.553} {1.164} {1.816} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.190}
    {-} {Setup} {1.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.793}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.444}
    {=} {Slack Time} {-0.651}
  END_SLK_CLC
  SLK -0.651
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.651} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.651} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.503} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.691} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.617} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.813} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.391} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.126} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.142} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.424} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.641} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {3.911} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {3.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.556} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.007} {0.000} {0.888} {0.373} {5.214} {4.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.330} {} {5.443} {4.793} {} {1} {(896.40, 370.50) (903.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.330} {0.024} {5.444} {4.793} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.651} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.651} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.798} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.042} {0.000} {2.029} {5.553} {1.190} {1.840} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.192}
    {-} {Setup} {1.348}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.794}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.445}
    {=} {Slack Time} {-0.651}
  END_SLK_CLC
  SLK -0.651
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.651} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.651} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.503} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.691} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.617} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.813} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.391} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.126} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.142} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.424} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.641} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {3.911} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {3.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.556} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.014} {0.000} {0.888} {0.373} {5.220} {4.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.326} {} {5.445} {4.794} {} {1} {(1018.80, 490.50) (1026.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.000} {0.000} {0.326} {0.022} {5.445} {4.794} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.651} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.651} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.798} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.045} {0.000} {2.029} {5.553} {1.192} {1.843} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.178}
    {-} {Setup} {1.349}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.779}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.428}
    {=} {Slack Time} {-0.650}
  END_SLK_CLC
  SLK -0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.650} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.650} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.502} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.692} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.618} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.814} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.392} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.127} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.462} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.661} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.930} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.931} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.542} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.007} {0.000} {0.845} {0.351} {5.199} {4.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.322} {} {5.428} {4.778} {} {1} {(738.00, 391.50) (730.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.322} {0.026} {5.428} {4.779} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.650} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.650} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.797} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.030} {0.000} {2.029} {5.553} {1.178} {1.827} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.249}
    {-} {Setup} {1.355}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.844}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.493}
    {=} {Slack Time} {-0.649}
  END_SLK_CLC
  SLK -0.649
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.649} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.649} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.502} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.693} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.618} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.815} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.393} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.128} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.439} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.684} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {3.942} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {3.942} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.595} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.024} {0.000} {0.902} {0.380} {5.268} {4.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.328} {} {5.493} {4.843} {} {1} {(882.00, 691.50) (874.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.000} {0.000} {0.328} {0.021} {5.493} {4.844} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.649} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.649} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.797} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.102} {0.000} {2.044} {5.553} {1.249} {1.898} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.191}
    {-} {Setup} {1.347}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.794}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.443}
    {=} {Slack Time} {-0.649}
  END_SLK_CLC
  SLK -0.649
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.649} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.649} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.501} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.693} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.619} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.815} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.393} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.128} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.426} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.643} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {3.913} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {3.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.558} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.007} {0.000} {0.888} {0.373} {5.214} {4.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.442} {4.793} {} {1} {(958.80, 370.50) (966.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.329} {0.023} {5.443} {4.794} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.649} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.649} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.796} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.043} {0.000} {2.029} {5.553} {1.191} {1.840} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.182}
    {-} {Setup} {1.351}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.404}
    {=} {Slack Time} {-0.623}
  END_SLK_CLC
  SLK -0.623
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.623} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.623} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.475} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.645} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.841} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.844} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.419} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.154} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.480} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.678} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {3.937} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {3.938} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.546} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.018} {0.000} {0.846} {0.350} {5.187} {4.564} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.312} {} {5.403} {4.781} {} {1} {(781.20, 451.50) (774.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.000} {0.000} {0.312} {0.020} {5.404} {4.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.623} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.623} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.770} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.035} {0.000} {2.029} {5.553} {1.182} {1.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.184}
    {-} {Setup} {1.350}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.784}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.406}
    {=} {Slack Time} {-0.622}
  END_SLK_CLC
  SLK -0.622
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.475} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.645} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.842} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.845} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.420} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.155} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.480} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.678} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {3.938} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {3.939} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.546} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.013} {0.000} {0.846} {0.350} {5.181} {4.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.318} {} {5.405} {4.783} {} {1} {(841.20, 430.50) (848.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.318} {0.024} {5.406} {4.784} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.770} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.036} {0.000} {2.029} {5.553} {1.184} {1.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.183}
    {-} {Setup} {1.349}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.783}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.404}
    {=} {Slack Time} {-0.621}
  END_SLK_CLC
  SLK -0.621
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.621} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.621} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.474} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.646} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.842} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.420} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.155} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.481} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.679} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {3.939} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {3.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.547} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.009} {0.000} {0.846} {0.350} {5.178} {4.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.320} {} {5.404} {4.782} {} {1} {(831.60, 391.50) (824.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.320} {0.025} {5.404} {4.783} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.621} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.621} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.769} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.035} {0.000} {2.029} {5.553} {1.183} {1.804} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.203}
    {-} {Setup} {1.356}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.797}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.417}
    {=} {Slack Time} {-0.620}
  END_SLK_CLC
  SLK -0.620
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.473} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.647} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.844} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.422} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.157} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.482} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.680} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {3.940} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.548} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.024} {0.000} {0.846} {0.350} {5.193} {4.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.318} {} {5.417} {4.797} {} {1} {(812.40, 610.50) (819.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.318} {0.024} {5.417} {4.797} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.768} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.055} {0.000} {2.039} {5.553} {1.203} {1.823} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.281}
    {-} {Setup} {1.355}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.875}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.495}
    {=} {Slack Time} {-0.620}
  END_SLK_CLC
  SLK -0.620
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.472} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.648} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.844} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.422} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.157} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.468} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.714} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {3.971} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {3.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.624} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.025} {0.000} {0.902} {0.380} {5.269} {4.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.329} {} {5.495} {4.875} {} {1} {(879.60, 751.50) (872.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.329} {0.022} {5.495} {4.875} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.620} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.620} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.767} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.133} {0.000} {2.045} {5.553} {1.281} {1.901} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.250}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.846}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.464}
    {=} {Slack Time} {-0.617}
  END_SLK_CLC
  SLK -0.617
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.617} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.617} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.470} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.650} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.847} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.425} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.160} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.458} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.459} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.675} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {3.945} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {3.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.589} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.024} {0.000} {0.888} {0.373} {5.230} {4.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.332} {} {5.463} {4.846} {} {1} {(874.80, 610.50) (867.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.332} {0.025} {5.464} {4.846} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.617} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.617} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.765} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.103} {0.000} {2.044} {5.553} {1.250} {1.867} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.204}
    {-} {Setup} {1.356}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.411}
    {=} {Slack Time} {-0.614}
  END_SLK_CLC
  SLK -0.614
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.614} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.614} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.466} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.728} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.654} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.850} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.854} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.428} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.163} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.196} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.489} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.687} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {3.946} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {3.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.555} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.846} {0.350} {5.190} {4.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.411} {4.797} {} {1} {(817.20, 511.50) (824.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.316} {0.022} {5.411} {4.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.614} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.614} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.761} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.056} {0.000} {2.039} {5.553} {1.204} {1.817} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.245}
    {-} {Setup} {1.358}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.837}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.438}
    {=} {Slack Time} {-0.601}
  END_SLK_CLC
  SLK -0.601
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.601} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.601} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.454} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.666} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.862} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.440} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.175} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.510} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.709} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {3.978} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {3.979} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.590} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.021} {0.000} {0.846} {0.351} {5.213} {4.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.319} {} {5.438} {4.836} {} {1} {(740.40, 670.50) (747.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.319} {0.024} {5.438} {4.837} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.601} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.601} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.749} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.097} {0.000} {2.044} {5.553} {1.245} {1.846} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.361}
    {-} {Setup} {0.532}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.779}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.363}
    {=} {Slack Time} {-0.584}
  END_SLK_CLC
  SLK -0.584
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.437} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.045} {5.553} {1.361} {0.777} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.165} {0.000} {0.812} {} {2.526} {1.942} {} {2} {(1117.20, 553.50) (1141.20, 541.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.002} {0.000} {0.812} {0.295} {2.528} {1.944} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.307} {0.000} {0.266} {} {2.836} {2.251} {} {1} {(1138.80, 388.50) (1141.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.000} {0.000} {0.266} {0.018} {2.836} {2.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.716} {0.000} {0.724} {} {3.551} {2.967} {} {11} {(1136.40, 394.50) (1131.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.724} {0.546} {3.553} {2.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.455} {0.000} {0.380} {} {4.008} {3.424} {} {2} {(1136.40, 451.50) (1138.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.380} {0.092} {4.010} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.373} {0.000} {0.375} {} {4.383} {3.799} {} {2} {(1141.20, 487.50) (1138.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.002} {0.000} {0.375} {0.106} {4.385} {3.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.264} {0.000} {0.236} {} {4.649} {4.065} {} {1} {(1138.80, 604.50) (1136.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.236} {0.064} {4.651} {4.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.544} {0.000} {0.710} {} {5.194} {4.610} {} {5} {(1129.20, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.710} {0.260} {5.201} {4.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.394} {0.000} {0.284} {} {5.596} {5.011} {} {2} {(1146.00, 670.50) (1138.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.005} {0.000} {0.284} {0.102} {5.601} {5.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.326} {0.000} {0.267} {} {5.926} {5.342} {} {2} {(1131.60, 691.50) (1138.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.267} {0.095} {5.929} {5.345} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.204} {0.000} {0.140} {} {6.133} {5.549} {} {1} {(1129.20, 730.50) (1136.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.140} {0.028} {6.134} {5.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.104} {} {6.220} {5.636} {} {1} {(1129.20, 697.50) (1126.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.000} {0.000} {0.104} {0.029} {6.220} {5.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.141} {0.000} {0.166} {} {6.361} {5.777} {} {1} {(1122.00, 694.50) (1119.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.002} {0.000} {0.166} {0.052} {6.363} {5.779} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.732} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.045} {5.553} {1.361} {1.945} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.245}
    {-} {Setup} {1.359}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.836}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.415}
    {=} {Slack Time} {-0.579}
  END_SLK_CLC
  SLK -0.579
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.579} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.579} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.431} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.689} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.885} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.463} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.198} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.523} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.525} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.722} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {3.981} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {3.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.589} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.025} {0.000} {0.846} {0.350} {5.194} {4.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.415} {4.836} {} {1} {(798.00, 631.50) (805.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.000} {0.000} {0.316} {0.023} {5.415} {4.836} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.579} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.579} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.726} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.097} {0.000} {2.044} {5.553} {1.245} {1.824} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.325}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.921}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.498}
    {=} {Slack Time} {-0.576}
  END_SLK_CLC
  SLK -0.576
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.576} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.576} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.429} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.765} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.691} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.887} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.891} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.465} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.200} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.511} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.757} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {4.014} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {4.015} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.667} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.024} {0.000} {0.902} {0.380} {5.268} {4.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.332} {} {5.497} {4.921} {} {1} {(1009.20, 691.50) (1016.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.332} {0.023} {5.498} {4.921} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.576} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.576} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.724} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.178} {0.000} {2.045} {5.553} {1.325} {1.902} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.351}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.947}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.496}
    {=} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.401} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.793} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.719} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.915} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.493} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.228} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.539} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.785} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.788} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {4.042} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {4.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.695} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.022} {0.000} {0.902} {0.380} {5.266} {4.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.332} {} {5.495} {4.946} {} {1} {(1014.00, 670.50) (1021.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.332} {0.023} {5.496} {4.947} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.204} {0.000} {2.044} {5.553} {1.351} {1.900} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.306}
    {-} {Setup} {1.360}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.896}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.433}
    {=} {Slack Time} {-0.537}
  END_SLK_CLC
  SLK -0.537
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.537} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.537} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.390} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.805} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.731} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.927} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.505} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.514} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.240} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.044} {0.000} {0.771} {0.557} {3.821} {3.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.353} {} {4.111} {3.574} {} {1} {(757.20, 691.50) (754.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.353} {0.047} {4.112} {3.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.283} {} {4.311} {3.773} {} {1} {(752.40, 607.50) (759.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.283} {0.046} {4.312} {3.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.161} {} {4.579} {4.042} {} {1} {(757.20, 493.50) (764.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.161} {0.052} {4.581} {4.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.845} {} {5.192} {4.655} {} {8} {(776.40, 367.50) (781.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.022} {0.000} {0.846} {0.351} {5.214} {4.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.314} {} {5.433} {4.896} {} {1} {(759.60, 751.50) (766.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.000} {0.000} {0.314} {0.021} {5.433} {4.896} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.537} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.537} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.685} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.158} {0.000} {2.045} {5.553} {1.306} {1.843} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.361}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.958}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.490}
    {=} {Slack Time} {-0.532}
  END_SLK_CLC
  SLK -0.532
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.532} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.532} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.385} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.809} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.735} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.932} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.935} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.509} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.244} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.556} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.801} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {4.058} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {4.059} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.712} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.014} {0.000} {0.902} {0.380} {5.258} {4.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.334} {} {5.489} {4.957} {} {1} {(1047.60, 511.50) (1054.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.334} {0.024} {5.490} {4.958} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.532} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.532} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.680} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.045} {5.553} {1.361} {1.893} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.306}
    {-} {Setup} {1.357}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.898}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.426}
    {=} {Slack Time} {-0.528}
  END_SLK_CLC
  SLK -0.528
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.528} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.528} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.380} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.814} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.740} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.936} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.939} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.514} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.249} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.575} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.773} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {4.032} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {4.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.641} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.026} {0.000} {0.846} {0.350} {5.194} {4.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.324} {} {5.425} {4.897} {} {1} {(826.80, 751.50) (819.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.324} {0.027} {5.426} {4.898} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.528} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.528} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.675} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.158} {0.000} {2.045} {5.553} {1.306} {1.833} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.367}
    {-} {Setup} {1.352}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.965}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.492}
    {=} {Slack Time} {-0.527}
  END_SLK_CLC
  SLK -0.527
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.527} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.527} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.380} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.815} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.741} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.937} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.515} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.250} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.024} {0.000} {0.769} {0.557} {3.801} {3.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.351} {} {4.088} {3.561} {} {1} {(915.60, 691.50) (918.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.351} {0.046} {4.089} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.244} {0.000} {0.342} {} {4.334} {3.807} {} {1} {(958.80, 667.50) (966.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.342} {0.075} {4.337} {3.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.254} {0.000} {0.129} {} {4.591} {4.064} {} {1} {(1006.80, 433.50) (1014.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.129} {0.039} {4.592} {4.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.652} {0.000} {0.901} {} {5.244} {4.717} {} {8} {(1018.80, 394.50) (1023.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.011} {0.000} {0.901} {0.380} {5.255} {4.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.337} {} {5.491} {4.964} {} {1} {(1052.40, 451.50) (1059.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.337} {0.026} {5.492} {4.965} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.527} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.527} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.675} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.219} {0.000} {2.045} {5.553} {1.367} {1.894} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.305}
    {-} {Setup} {1.360}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.414}
    {=} {Slack Time} {-0.519}
  END_SLK_CLC
  SLK -0.519
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.519} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.519} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.371} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.823} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.749} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.945} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.523} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.258} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.033} {0.000} {0.770} {0.557} {3.809} {3.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.355} {} {4.102} {3.584} {} {1} {(841.20, 670.50) (843.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.355} {0.049} {4.104} {3.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.197} {0.000} {0.280} {} {4.301} {3.782} {} {1} {(838.80, 574.50) (846.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.280} {0.045} {4.302} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.149} {} {4.560} {4.041} {} {1} {(860.40, 493.50) (867.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.149} {0.047} {4.561} {4.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {5.168} {4.650} {} {8} {(862.80, 394.50) (867.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.026} {0.000} {0.846} {0.350} {5.194} {4.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.315} {} {5.414} {4.895} {} {1} {(846.00, 751.50) (853.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.000} {0.000} {0.315} {0.022} {5.414} {4.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.519} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.519} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.666} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.158} {0.000} {2.045} {5.553} {1.305} {1.824} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.359}
    {-} {Setup} {1.352}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.957}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.465}
    {=} {Slack Time} {-0.508}
  END_SLK_CLC
  SLK -0.508
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.508} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.508} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.360} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.834} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.760} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.956} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.534} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.269} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.567} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.784} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.786} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {4.054} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {4.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.699} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.018} {0.000} {0.888} {0.373} {5.224} {4.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.338} {} {5.464} {4.956} {} {1} {(1021.20, 610.50) (1028.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.338} {0.028} {5.465} {4.957} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.508} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.508} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.655} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.212} {0.000} {2.045} {5.553} {1.359} {1.867} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.357}
    {-} {Setup} {1.356}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.951}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.455}
    {=} {Slack Time} {-0.504}
  END_SLK_CLC
  SLK -0.504
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.504} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.356} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.838} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.764} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.960} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.538} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.273} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.571} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.788} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.790} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {4.058} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {4.059} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.703} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.021} {0.000} {0.888} {0.373} {5.227} {4.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.328} {} {5.454} {4.951} {} {1} {(994.80, 610.50) (1002.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.000} {0.000} {0.328} {0.023} {5.455} {4.951} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.504} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.651} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.209} {0.000} {2.044} {5.553} {1.357} {1.860} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.367}
    {-} {Setup} {1.356}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.961}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.444}
    {=} {Slack Time} {-0.484}
  END_SLK_CLC
  SLK -0.484
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.484} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.484} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.336} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {0.858} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.926} {0.000} {0.460} {} {2.268} {1.784} {} {4} {(1083.60, 688.50) (1059.60, 700.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.460} {0.162} {2.275} {1.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.189} {0.000} {0.220} {} {2.464} {1.980} {} {3} {(946.80, 571.50) (944.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.003} {0.000} {0.220} {0.094} {2.467} {1.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.816} {} {3.042} {2.558} {} {8} {(908.40, 553.50) (910.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.010} {0.000} {0.816} {0.316} {3.052} {2.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.725} {0.000} {0.767} {} {3.777} {3.293} {} {11} {(884.40, 514.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.769} {0.557} {3.793} {3.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.282} {0.000} {0.347} {} {4.075} {3.591} {} {1} {(915.60, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.347} {0.043} {4.076} {3.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.305} {} {4.292} {3.808} {} {1} {(966.00, 607.50) (973.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.305} {0.057} {4.293} {3.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.156} {} {4.562} {4.078} {} {1} {(999.60, 448.50) (1006.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.156} {0.050} {4.563} {4.079} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.644} {0.000} {0.888} {} {5.207} {4.723} {} {8} {(1021.20, 367.50) (1026.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.012} {0.000} {0.888} {0.373} {5.218} {4.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.327} {} {5.444} {4.960} {} {1} {(1026.00, 430.50) (1033.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.327} {0.022} {5.444} {4.961} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.484} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.484} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.631} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.219} {0.000} {2.045} {5.553} {1.367} {1.851} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.342}
    {-} {Setup} {0.408}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.918}
    {=} {Slack Time} {-0.034}
  END_SLK_CLC
  SLK -0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.034} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.034} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.113} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.045} {5.553} {1.361} {1.327} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.165} {0.000} {0.812} {} {2.526} {2.492} {} {2} {(1117.20, 553.50) (1141.20, 541.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.002} {0.000} {0.812} {0.295} {2.528} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.307} {0.000} {0.266} {} {2.836} {2.802} {} {1} {(1138.80, 388.50) (1141.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.000} {0.000} {0.266} {0.018} {2.836} {2.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.716} {0.000} {0.724} {} {3.551} {3.517} {} {11} {(1136.40, 394.50) (1131.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.724} {0.546} {3.553} {3.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.455} {0.000} {0.380} {} {4.008} {3.974} {} {2} {(1136.40, 451.50) (1138.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.380} {0.092} {4.010} {3.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.373} {0.000} {0.375} {} {4.383} {4.349} {} {2} {(1141.20, 487.50) (1138.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.002} {0.000} {0.375} {0.106} {4.385} {4.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.264} {0.000} {0.236} {} {4.649} {4.615} {} {1} {(1138.80, 604.50) (1136.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.236} {0.064} {4.651} {4.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.544} {0.000} {0.710} {} {5.194} {5.160} {} {5} {(1129.20, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.710} {0.260} {5.201} {5.167} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.394} {0.000} {0.284} {} {5.596} {5.562} {} {2} {(1146.00, 670.50) (1138.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.005} {0.000} {0.284} {0.102} {5.601} {5.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.315} {0.000} {0.298} {} {5.916} {5.882} {} {2} {(1131.60, 691.50) (1138.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.002} {0.000} {0.298} {0.095} {5.918} {5.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.034} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.034} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.182} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.044} {5.553} {1.342} {1.376} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.599}
    {-} {Setup} {0.461}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.089}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.079}
    {=} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.010} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.010} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.157} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.366} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.273} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.276} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.605} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.605} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.129} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.134} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.291} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.292} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.802} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {3.807} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.181} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.182} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.492} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.492} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {4.903} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.436} {0.300} {4.903} {4.913} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.175} {0.000} {0.211} {} {5.078} {5.088} {} {1} {(464.40, 910.50) (457.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.211} {0.026} {5.079} {5.089} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.010} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.010} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.138} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.452} {0.000} {1.762} {5.553} {0.599} {0.589} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.663}
    {-} {Setup} {0.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.143}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.083}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.060} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.207} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.416} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.323} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.326} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.655} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.655} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.179} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.184} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.341} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.342} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.852} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {3.857} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.231} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.232} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.542} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.542} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {4.953} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.007} {0.000} {0.436} {0.300} {4.900} {4.960} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.181} {0.000} {0.216} {} {5.082} {5.141} {} {1} {(594.00, 910.50) (601.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.216} {0.029} {5.083} {5.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.060} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.088} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.516} {0.000} {1.815} {5.553} {0.663} {0.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.663}
    {-} {Setup} {0.473}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.140}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.075}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.065} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.421} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.329} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.332} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.661} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.661} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.184} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.190} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.346} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.347} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.857} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {3.863} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.236} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.237} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.548} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.548} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {4.958} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.436} {0.300} {4.903} {4.968} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.171} {0.000} {0.208} {} {5.074} {5.139} {} {1} {(522.00, 910.50) (529.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.001} {0.000} {0.208} {0.024} {5.075} {5.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.065} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.082} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.516} {0.000} {1.815} {5.553} {0.663} {0.598} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.663}
    {-} {Setup} {0.472}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.141}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.076}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.065} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.421} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.329} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.332} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.661} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.661} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.184} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.190} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.346} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.347} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.857} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {3.861} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.234} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.235} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {4.523} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {4.526} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {4.952} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.017} {0.000} {0.462} {0.327} {4.904} {4.969} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.172} {0.000} {0.212} {} {5.075} {5.141} {} {1} {(483.60, 910.50) (490.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.000} {0.000} {0.212} {0.022} {5.076} {5.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.065} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.082} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.516} {0.000} {1.815} {5.553} {0.663} {0.598} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.763}
    {-} {Setup} {0.491}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.222}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.115}
    {=} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.107} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.107} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.255} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.463} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.371} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.374} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.703} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.703} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.226} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.232} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.388} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.389} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.899} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {3.905} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.278} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.279} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.590} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.590} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {5.000} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.436} {0.300} {4.903} {5.011} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {B} {v} {Y} {^} {} {OAI21X1} {0.211} {0.000} {0.205} {} {5.114} {5.221} {} {1} {(411.60, 907.50) (416.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.205} {0.026} {5.115} {5.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.107} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.107} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.040} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.615} {0.000} {1.887} {5.553} {0.763} {0.655} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.811}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.265}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.119}
    {=} {Slack Time} {0.147}
  END_SLK_CLC
  SLK 0.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.147} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.147} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.294} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.502} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.410} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.413} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.742} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.742} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.265} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.271} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.428} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.428} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.939} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {3.942} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.315} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.316} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {4.604} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {4.607} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {5.033} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.018} {0.000} {0.462} {0.327} {4.904} {5.050} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {B} {v} {Y} {^} {} {OAI21X1} {0.214} {0.000} {0.208} {} {5.118} {5.265} {} {1} {(426.00, 847.50) (421.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.208} {0.025} {5.119} {5.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.147} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.147} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.001} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.664} {0.000} {1.915} {5.553} {0.811} {0.665} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.802}
    {-} {Setup} {0.495}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.257}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.074}
    {=} {Slack Time} {0.183}
  END_SLK_CLC
  SLK 0.183
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.183} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.183} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.330} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.538} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.446} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.449} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.778} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.778} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.301} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.307} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.464} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.464} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {3.975} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {3.980} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.354} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.354} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.665} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.665} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {5.076} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.010} {0.000} {0.436} {0.300} {4.903} {5.086} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.207} {} {5.073} {5.256} {} {1} {(416.40, 871.50) (409.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.207} {0.023} {5.074} {5.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.183} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.183} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.035} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.654} {0.000} {1.910} {5.553} {0.802} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.840}
    {-} {Setup} {0.497}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.293}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.078}
    {=} {Slack Time} {0.215}
  END_SLK_CLC
  SLK 0.215
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.215} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.215} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.362} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.570} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.478} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.481} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.810} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.810} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.333} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.339} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.496} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.496} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.007} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {4.010} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.383} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.384} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {4.672} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {4.675} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {5.101} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.018} {0.000} {0.462} {0.327} {4.904} {5.119} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.174} {0.000} {0.214} {} {5.078} {5.292} {} {1} {(416.40, 811.50) (409.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.214} {0.023} {5.078} {5.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.215} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.215} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.067} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.692} {0.000} {1.928} {5.553} {0.840} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.344}
    {-} {Setup} {0.508}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.785}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.521}
    {=} {Slack Time} {0.264}
  END_SLK_CLC
  SLK 0.264
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.264} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.264} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.412} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.515} {0.000} {1.815} {5.553} {0.662} {0.926} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.777} {0.000} {0.264} {} {1.440} {1.704} {} {3} {(514.80, 973.50) (538.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.264} {0.090} {1.441} {1.705} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC34_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.203} {0.000} {0.205} {} {1.643} {1.908} {} {4} {(536.40, 1030.50) (538.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN30_curr_state_3} {} {0.001} {0.000} {0.205} {0.129} {1.644} {1.908} {} {} {} 
    INST {I0/LD/CTRL/U92} {B} {v} {Y} {^} {} {NAND3X1} {0.309} {0.000} {0.370} {} {1.954} {2.218} {} {2} {(512.40, 1027.50) (517.20, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.004} {0.000} {0.370} {0.101} {1.957} {2.221} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.303} {0.000} {0.305} {} {2.260} {2.524} {} {2} {(666.00, 994.50) (668.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.305} {0.075} {2.262} {2.526} {} {} {} 
    INST {I0/LD/CTRL/U65} {A} {v} {Y} {^} {} {INVX2} {0.182} {0.000} {0.174} {} {2.444} {2.708} {} {3} {(690.00, 931.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.002} {0.000} {0.174} {0.091} {2.446} {2.710} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.168} {0.000} {0.216} {} {2.614} {2.878} {} {2} {(740.40, 931.50) (738.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.002} {0.000} {0.216} {0.087} {2.616} {2.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.112} {0.000} {0.109} {} {2.728} {2.992} {} {1} {(846.00, 931.50) (848.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.109} {0.042} {2.729} {2.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.267} {0.000} {0.376} {} {2.997} {3.261} {} {2} {(903.60, 907.50) (906.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.376} {0.087} {2.997} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.348} {0.000} {0.332} {} {3.344} {3.608} {} {2} {(910.80, 910.50) (913.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.002} {0.000} {0.332} {0.101} {3.346} {3.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.339} {0.000} {0.348} {} {3.685} {3.949} {} {2} {(958.80, 967.50) (956.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.348} {0.097} {3.687} {3.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.239} {0.000} {0.213} {} {3.926} {4.190} {} {1} {(975.60, 964.50) (973.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.213} {0.055} {3.926} {4.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.494} {0.000} {0.634} {} {4.420} {4.684} {} {5} {(980.40, 970.50) (990.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.634} {0.230} {4.426} {4.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.373} {0.000} {0.268} {} {4.799} {5.063} {} {2} {(1026.00, 970.50) (1018.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.268} {0.094} {4.801} {5.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.324} {0.000} {0.268} {} {5.125} {5.389} {} {2} {(1069.20, 931.50) (1062.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.268} {0.096} {5.128} {5.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.208} {0.000} {0.144} {} {5.336} {5.600} {} {1} {(1066.80, 910.50) (1074.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.144} {0.030} {5.336} {5.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.092} {0.000} {0.107} {} {5.428} {5.692} {} {1} {(1050.00, 877.50) (1047.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.000} {0.000} {0.107} {0.031} {5.428} {5.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.102} {} {5.521} {5.785} {} {1} {(1028.40, 874.50) (1026.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.102} {0.024} {5.521} {5.785} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.264} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.264} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.117} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.196} {0.000} {2.044} {5.553} {1.344} {1.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.984}
    {-} {Setup} {0.504}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.430}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.086}
    {=} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.345} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.345} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.492} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.608} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.611} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.940} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.940} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.463} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.469} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.626} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.626} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.137} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {4.140} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.513} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.514} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {4.802} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {4.805} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {5.231} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.010} {0.000} {0.461} {0.327} {4.896} {5.241} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.188} {0.000} {0.226} {} {5.085} {5.429} {} {1} {(668.40, 811.50) (675.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.226} {0.031} {5.086} {5.430} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.345} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.345} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.197} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.837} {0.000} {1.989} {5.553} {0.984} {0.640} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.982}
    {-} {Setup} {0.510}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.422}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.077}
    {=} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.345} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.345} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.492} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.608} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.611} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.940} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.940} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.464} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.469} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.626} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.626} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.137} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {4.140} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.514} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.514} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {4.802} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {4.806} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {5.231} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.017} {0.000} {0.462} {0.327} {4.903} {5.248} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.213} {} {5.076} {5.421} {} {1} {(519.60, 850.50) (526.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.213} {0.023} {5.077} {5.422} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.345} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.345} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.197} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.834} {0.000} {1.989} {5.553} {0.982} {0.637} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.983}
    {-} {Setup} {0.508}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.426}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.080}
    {=} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.345} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.345} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.493} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.701} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.609} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.612} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.941} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.941} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.464} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.470} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.626} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.627} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.137} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {4.141} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.514} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.515} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {4.803} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {4.806} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {5.232} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.013} {0.000} {0.462} {0.327} {4.899} {5.244} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.219} {} {5.079} {5.425} {} {1} {(591.60, 811.50) (598.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.219} {0.027} {5.080} {5.426} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.345} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.345} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.198} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.836} {0.000} {1.989} {5.553} {0.983} {0.638} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.983}
    {-} {Setup} {0.511}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.422}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.075}
    {=} {Slack Time} {0.347}
  END_SLK_CLC
  SLK 0.347
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.347} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.347} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.494} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.702} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.610} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.613} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.942} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.942} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.466} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.471} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.628} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.628} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.139} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {4.144} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.518} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.519} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.829} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.829} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {5.240} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.007} {0.000} {0.436} {0.300} {4.900} {5.247} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.174} {0.000} {0.211} {} {5.075} {5.421} {} {1} {(697.20, 850.50) (704.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.211} {0.025} {5.075} {5.422} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.347} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.347} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.199} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.836} {0.000} {1.989} {5.553} {0.983} {0.636} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.984}
    {-} {Setup} {0.513}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.421}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.070}
    {=} {Slack Time} {0.351}
  END_SLK_CLC
  SLK 0.351
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.706} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.614} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.617} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {2.946} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {2.946} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.470} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.475} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.632} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.632} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.143} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.585} {0.178} {3.797} {4.148} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.374} {0.000} {0.096} {} {4.171} {4.522} {} {1} {(637.20, 934.50) (642.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.096} {0.033} {4.172} {4.522} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.311} {0.000} {0.472} {} {4.482} {4.833} {} {4} {(639.60, 907.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.472} {0.160} {4.483} {4.833} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.411} {0.000} {0.436} {} {4.893} {5.244} {} {7} {(615.60, 910.50) (613.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.006} {0.000} {0.436} {0.300} {4.900} {5.250} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.207} {} {5.069} {5.420} {} {1} {(654.00, 871.50) (661.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.207} {0.023} {5.070} {5.421} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.203} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.836} {0.000} {1.989} {5.553} {0.984} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.326}
    {-} {Setup} {0.373}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.903}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.543}
    {=} {Slack Time} {0.360}
  END_SLK_CLC
  SLK 0.360
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.360} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.360} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.508} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.045} {5.553} {1.361} {1.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.165} {0.000} {0.812} {} {2.526} {2.886} {} {2} {(1117.20, 553.50) (1141.20, 541.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.002} {0.000} {0.812} {0.295} {2.528} {2.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.307} {0.000} {0.266} {} {2.836} {3.196} {} {1} {(1138.80, 388.50) (1141.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.000} {0.000} {0.266} {0.018} {2.836} {3.196} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.716} {0.000} {0.724} {} {3.551} {3.912} {} {11} {(1136.40, 394.50) (1131.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.724} {0.546} {3.553} {3.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.455} {0.000} {0.380} {} {4.008} {4.368} {} {2} {(1136.40, 451.50) (1138.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.380} {0.092} {4.010} {4.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.373} {0.000} {0.375} {} {4.383} {4.743} {} {2} {(1141.20, 487.50) (1138.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.002} {0.000} {0.375} {0.106} {4.385} {4.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.264} {0.000} {0.236} {} {4.649} {5.009} {} {1} {(1138.80, 604.50) (1136.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.236} {0.064} {4.651} {5.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.544} {0.000} {0.710} {} {5.194} {5.554} {} {5} {(1129.20, 670.50) (1119.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.710} {0.260} {5.201} {5.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.337} {0.000} {0.318} {} {5.538} {5.898} {} {2} {(1146.00, 670.50) (1138.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.005} {0.000} {0.318} {0.101} {5.543} {5.903} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.360} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.360} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.178} {0.000} {2.045} {5.553} {1.326} {0.966} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.209}
    {-} {Setup} {0.328}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.831}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.258}
    {=} {Slack Time} {0.573}
  END_SLK_CLC
  SLK 0.573
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.573} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.573} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.720} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.515} {0.000} {1.815} {5.553} {0.662} {1.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.829} {0.000} {0.276} {} {1.491} {2.063} {} {3} {(514.80, 973.50) (538.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.276} {0.090} {1.492} {2.064} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC33_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.341} {0.000} {0.216} {} {1.833} {2.405} {} {4} {(536.40, 994.50) (541.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.004} {0.000} {0.217} {0.152} {1.837} {2.410} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.384} {0.000} {0.456} {} {2.222} {2.794} {} {4} {(711.60, 991.50) (714.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.003} {0.000} {0.456} {0.154} {2.225} {2.797} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.405} {0.000} {0.369} {} {2.630} {3.202} {} {3} {(814.80, 988.50) (812.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.001} {0.000} {0.369} {0.094} {2.631} {3.203} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.191} {0.000} {0.183} {} {2.821} {3.394} {} {2} {(814.80, 1030.50) (817.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.003} {0.000} {0.183} {0.084} {2.824} {3.397} {} {} {} 
    INST {I0/LD/CTRL/U77} {C} {^} {Y} {v} {} {NAND3X1} {0.122} {0.000} {0.207} {} {2.946} {3.518} {} {1} {(759.60, 961.50) (757.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n76} {} {0.002} {0.000} {0.207} {0.055} {2.947} {3.520} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X1} {0.377} {0.000} {0.324} {} {3.324} {3.897} {} {2} {(620.40, 973.50) (613.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.325} {0.107} {3.328} {3.900} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {v} {Y} {^} {} {INVX2} {0.205} {0.000} {0.199} {} {3.533} {4.106} {} {3} {(430.80, 991.50) (428.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.004} {0.000} {0.199} {0.110} {3.537} {4.110} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {^} {Y} {v} {} {NOR2X1} {0.363} {0.000} {0.438} {} {3.900} {4.472} {} {4} {(428.40, 1027.50) (426.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.000} {0.000} {0.438} {0.121} {3.900} {4.472} {} {} {} 
    INST {I0/LD/OCTRL/U12} {A} {v} {Y} {v} {} {OR2X1} {0.236} {0.000} {0.134} {} {4.135} {4.708} {} {1} {(414.00, 1033.50) (406.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n8} {} {0.000} {0.000} {0.134} {0.036} {4.136} {4.708} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {v} {Y} {^} {} {OAI21X1} {0.122} {0.000} {0.138} {} {4.258} {4.830} {} {1} {(390.00, 1027.50) (385.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.000} {0.000} {0.138} {0.020} {4.258} {4.831} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.573} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.573} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.425} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.061} {0.000} {1.192} {5.553} {0.209} {-0.364} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.287}
    {-} {Setup} {0.378}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.859}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.223}
    {=} {Slack Time} {0.636}
  END_SLK_CLC
  SLK 0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.636} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.636} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.784} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {1.992} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.264} {2.900} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.267} {2.903} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {3.231} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {3.231} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.755} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.007} {0.000} {0.596} {0.182} {3.126} {3.762} {} {} {} 
    INST {I0/LD/CTRL/U96} {A} {v} {Y} {^} {} {INVX2} {0.164} {0.000} {0.180} {} {3.290} {3.926} {} {1} {(836.40, 1051.50) (834.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n75} {} {0.001} {0.000} {0.180} {0.036} {3.291} {3.927} {} {} {} 
    INST {I0/LD/CTRL/U54} {C} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.195} {} {3.409} {4.045} {} {1} {(764.40, 1057.50) (764.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.195} {0.038} {3.410} {4.046} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.384} {0.000} {0.475} {} {3.794} {4.430} {} {4} {(692.40, 1057.50) (692.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.004} {0.000} {0.475} {0.159} {3.798} {4.434} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {^} {Y} {v} {} {INVX2} {0.251} {0.000} {0.273} {} {4.049} {4.685} {} {4} {(663.60, 1051.50) (661.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.005} {0.000} {0.273} {0.143} {4.054} {4.690} {} {} {} 
    INST {I0/LD/CTRL/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.206} {} {4.222} {4.858} {} {1} {(548.40, 1090.50) (541.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n97} {} {0.002} {0.000} {0.206} {0.036} {4.223} {4.859} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.636} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.636} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {-0.489} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.140} {0.000} {1.386} {5.553} {0.287} {-0.349} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.306}
    {-} {Setup} {0.521}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.734}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.069}
    {=} {Slack Time} {0.665}
  END_SLK_CLC
  SLK 0.665
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.812} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.044} {5.553} {1.356} {2.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.908} {0.000} {0.362} {} {2.263} {2.928} {} {3} {(1059.60, 1033.50) (1035.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.363} {0.119} {2.266} {2.931} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.329} {0.000} {0.327} {} {2.595} {3.260} {} {3} {(1009.20, 1024.50) (1011.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.000} {0.000} {0.327} {0.102} {2.595} {3.260} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.523} {0.000} {0.596} {} {3.119} {3.784} {} {4} {(994.80, 1027.50) (992.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.006} {0.000} {0.596} {0.182} {3.124} {3.789} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.174} {} {3.281} {3.946} {} {1} {(841.20, 1051.50) (838.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.174} {0.031} {3.282} {3.947} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.510} {0.000} {0.585} {} {3.792} {4.457} {} {3} {(834.00, 1033.50) (836.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.003} {0.000} {0.585} {0.178} {3.796} {4.460} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.373} {0.000} {0.095} {} {4.169} {4.834} {} {1} {(812.40, 934.50) (817.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.001} {0.000} {0.095} {0.033} {4.169} {4.834} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.288} {0.000} {0.438} {} {4.457} {5.122} {} {4} {(819.60, 907.50) (817.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.438} {0.146} {4.461} {5.126} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.425} {0.000} {0.461} {} {4.886} {5.551} {} {7} {(793.20, 850.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.006} {0.000} {0.461} {0.327} {4.892} {5.557} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.216} {} {5.069} {5.733} {} {1} {(781.20, 850.50) (788.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.216} {0.025} {5.069} {5.734} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.517} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.158} {0.000} {2.045} {5.553} {1.306} {0.641} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.269}
    {=} {Slack Time} {0.681}
  END_SLK_CLC
  SLK 0.681
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.681} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.681} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {0.828} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.045} {5.553} {1.361} {2.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.293} {0.000} {0.869} {} {2.654} {3.335} {} {2} {(1117.20, 553.50) (1141.20, 541.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.007} {0.000} {0.869} {0.294} {2.661} {3.342} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.608} {0.000} {0.124} {} {3.269} {3.950} {} {1} {(1200.30, 555.45) (1460.40, 527.40)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.124} {0.000} {3.269} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.318}
    {-} {Setup} {0.406}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.862}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.118}
    {=} {Slack Time} {0.744}
  END_SLK_CLC
  SLK 0.744
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.744} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.744} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.147} {0.891} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.515} {0.000} {1.815} {5.553} {0.662} {1.406} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.777} {0.000} {0.264} {} {1.439} {2.183} {} {3} {(514.80, 973.50) (538.80, 961.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.264} {0.090} {1.441} {2.184} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC34_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.203} {0.000} {0.205} {} {1.643} {2.387} {} {4} {(536.40, 1030.50) (538.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN30_curr_state_3} {} {0.001} {0.000} {0.205} {0.129} {1.644} {2.388} {} {} {} 
    INST {I0/LD/CTRL/U92} {B} {v} {Y} {^} {} {NAND3X1} {0.309} {0.000} {0.370} {} {1.954} {2.697} {} {2} {(512.40, 1027.50) (517.20, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.004} {0.000} {0.370} {0.101} {1.957} {2.701} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.303} {0.000} {0.305} {} {2.260} {3.004} {} {2} {(666.00, 994.50) (668.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.305} {0.075} {2.261} {3.005} {} {} {} 
    INST {I0/LD/CTRL/U65} {A} {v} {Y} {^} {} {INVX2} {0.182} {0.000} {0.174} {} {2.444} {3.187} {} {3} {(690.00, 931.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.002} {0.000} {0.174} {0.091} {2.446} {3.189} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.168} {0.000} {0.216} {} {2.614} {3.358} {} {2} {(740.40, 931.50) (738.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.002} {0.000} {0.216} {0.087} {2.616} {3.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.112} {0.000} {0.109} {} {2.728} {3.472} {} {1} {(846.00, 931.50) (848.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.109} {0.042} {2.729} {3.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.267} {0.000} {0.376} {} {2.997} {3.740} {} {2} {(903.60, 907.50) (906.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.376} {0.087} {2.997} {3.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.348} {0.000} {0.332} {} {3.344} {4.088} {} {2} {(910.80, 910.50) (913.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.002} {0.000} {0.332} {0.101} {3.346} {4.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.339} {0.000} {0.348} {} {3.685} {4.428} {} {2} {(958.80, 967.50) (956.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.348} {0.097} {3.687} {4.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.239} {0.000} {0.213} {} {3.926} {4.670} {} {1} {(975.60, 964.50) (973.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.213} {0.055} {3.926} {4.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.494} {0.000} {0.634} {} {4.420} {5.164} {} {5} {(980.40, 970.50) (990.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.634} {0.230} {4.426} {5.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.373} {0.000} {0.268} {} {4.799} {5.542} {} {2} {(1026.00, 970.50) (1018.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.268} {0.094} {4.801} {5.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.315} {0.000} {0.299} {} {5.116} {5.860} {} {2} {(1069.20, 931.50) (1062.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.002} {0.000} {0.299} {0.095} {5.118} {5.862} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.744} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.744} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.147} {0.000} {0.846} {} {0.148} {-0.596} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.171} {0.000} {2.045} {5.553} {1.318} {0.575} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86

