<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v</a>
time_elapsed: 8.148s
ram usage: 188716 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-175" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:175</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-130" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:130</a>: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-131" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:131</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-132" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:132</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-133" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:133</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-134" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:134</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-135" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:135</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-136" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:136</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-138" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:138</a>: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-139" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:139</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-140" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:140</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-141" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:141</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-142" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:142</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-143" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:143</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-144" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:144</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-146" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:146</a>: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-147" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:147</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-148" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:148</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-149" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:149</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-150" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:150</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-151" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:151</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-152" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:152</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-154" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:154</a>: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-155" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:155</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-156" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:156</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-157" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:157</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-158" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:158</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-159" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:159</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast6.v.html#l-160" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast6.v:160</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                 : ... In instance implicit_cast
cast to small unsigned logic
 0
 0
 0
 0
 0
 0
 0
cast to small signed logic
 0
 0
 0
 0
 0
 0
 0
cast to large unsigned logic
   0
   0
   0
   0
   0
000000000000
000000000000
cast to large signed logic
    0
    0
    0
    0
    0
000000000000
000000000000
FAILED

</pre>
</body>