# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../lab3_3.srcs/sources_1/ip/clk_wiz_0" \
"FIFO_tb_func_synth.v" \
"../../../../../lab3_3.srcs/sim_1/new/FIFO_tb.v" \

# Do not sort compile order
nosort
