Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,21
design__inferred_latch__count,0
design__instance__count,4432
design__instance__area,85665.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 158.48 574.56
design__core__bbox,3.36 3.92 155.12 568.4
design__io,545
design__die__area,91056.3
design__core__area,85665.5
design__instance__count__stdcell,2346
design__instance__area__stdcell,55165.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.643963
design__instance__utilization__stdcell,0.643963
design__rows,144
design__rows:GF018hv5v_mcu_sc7,144
design__sites,39024
design__sites:GF018hv5v_mcu_sc7,39024
design__instance__count__class:buffer,254
design__instance__area__class:buffer,3345.48
design__instance__count__class:inverter,27
design__instance__area__class:inverter,237.082
design__instance__count__class:sequential_cell,522
design__instance__area__class:sequential_cell,22917.9
design__instance__count__class:multi_input_combinational_cell,390
design__instance__area__class:multi_input_combinational_cell,20819.3
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,288
design__instance__area__class:endcap_cell,1264.44
design__instance__count__class:tap_cell,511
design__instance__area__class:tap_cell,2243.49
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,150671
design__violations,0
design__instance__count__class:timing_repair_buffer,279
design__instance__area__class:timing_repair_buffer,3674.76
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,355.622
global_route__vias,24
global_route__wirelength,214468
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,21
design__instance__count__class:antenna_cell,70
design__instance__area__class:antenna_cell,307.328
route__net,1739
route__net__special,2
route__drc_errors__iter:0,10
route__wirelength__iter:0,171251
route__drc_errors__iter:1,1
route__wirelength__iter:1,171255
route__drc_errors__iter:2,0
route__wirelength__iter:2,171250
route__drc_errors__iter:3,0
route__wirelength__iter:3,171198
route__drc_errors,0
route__wirelength,171250
route__vias,12412
route__vias__singlecut,12412
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1440.81
design__instance__count__class:fill_cell,2086
design__instance__area__class:fill_cell,30500.1
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.9996
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99991
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.000404484
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.000233767
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.0000845111
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.000233767
design_powergrid__voltage__worst,0.000233767
design_powergrid__voltage__worst__net:VDD,4.9996
design_powergrid__drop__worst,0.000404484
design_powergrid__drop__worst__net:VDD,0.000404484
design_powergrid__voltage__worst__net:VSS,0.000233767
design_powergrid__drop__worst__net:VSS,0.000233767
ir__voltage__worst,5
ir__drop__avg,0.000086299999999999997047674116235072006020345725119113922119140625
ir__drop__worst,0.0004040000000000000079762585425413590201060287654399871826171875
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
