// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=69,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4523,HLS_SYN_LUT=6644,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state19;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state26;
wire   [31:0] grp_fu_441_p2;
reg   [31:0] reg_462;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state16;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_done;
wire   [63:0] grp_fu_381_p2;
reg   [63:0] reg_468;
wire    ap_CS_fsm_state18;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_done;
reg   [61:0] trunc_ln22_1_reg_1699;
reg   [61:0] trunc_ln115_1_reg_1705;
wire   [63:0] zext_ln41_1_fu_522_p1;
reg   [63:0] zext_ln41_1_reg_1722;
wire   [30:0] empty_25_fu_563_p1;
reg   [30:0] empty_25_reg_1756;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_26_fu_567_p1;
reg   [30:0] empty_26_reg_1761;
wire   [30:0] empty_27_fu_571_p1;
reg   [30:0] empty_27_reg_1766;
wire   [30:0] empty_28_fu_575_p1;
reg   [30:0] empty_28_reg_1771;
wire   [30:0] empty_29_fu_580_p1;
reg   [30:0] empty_29_reg_1777;
wire   [30:0] empty_30_fu_585_p1;
reg   [30:0] empty_30_reg_1783;
wire   [30:0] empty_31_fu_590_p1;
reg   [30:0] empty_31_reg_1789;
reg   [31:0] mul_ln42_reg_1795;
wire    ap_CS_fsm_state14;
wire   [31:0] mul_ln79_fu_447_p2;
reg   [31:0] mul_ln79_reg_1819;
wire   [31:0] mul_ln93_fu_452_p2;
reg   [31:0] mul_ln93_reg_1825;
wire   [63:0] arr_14_fu_650_p2;
reg   [63:0] arr_14_reg_1836;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln77_fu_657_p1;
reg   [63:0] zext_ln77_reg_1841;
wire   [62:0] mul_ln86_fu_365_p2;
reg   [62:0] mul_ln86_reg_1847;
wire   [62:0] mul_ln88_fu_369_p2;
reg   [62:0] mul_ln88_reg_1852;
wire   [25:0] add_ln102_10_fu_860_p2;
reg   [25:0] add_ln102_10_reg_1857;
reg   [37:0] lshr_ln_reg_1863;
wire   [63:0] add_ln89_1_fu_876_p2;
reg   [63:0] add_ln89_1_reg_1868;
wire   [23:0] trunc_ln89_fu_882_p1;
reg   [23:0] trunc_ln89_reg_1873;
wire   [24:0] trunc_ln89_1_fu_886_p1;
reg   [24:0] trunc_ln89_1_reg_1878;
reg   [24:0] trunc_ln6_reg_1883;
wire   [63:0] add_ln84_fu_906_p2;
reg   [63:0] add_ln84_reg_1888;
wire   [24:0] trunc_ln85_fu_912_p1;
reg   [24:0] trunc_ln85_reg_1893;
wire   [25:0] trunc_ln85_1_fu_916_p1;
reg   [25:0] trunc_ln85_1_reg_1898;
wire   [63:0] add_ln80_fu_926_p2;
reg   [63:0] add_ln80_reg_1903;
wire   [24:0] trunc_ln81_1_fu_932_p1;
reg   [24:0] trunc_ln81_1_reg_1908;
wire   [63:0] add_ln99_1_fu_936_p2;
reg   [63:0] add_ln99_1_reg_1913;
wire   [63:0] add_ln99_2_fu_942_p2;
reg   [63:0] add_ln99_2_reg_1918;
wire   [25:0] trunc_ln99_fu_948_p1;
reg   [25:0] trunc_ln99_reg_1923;
wire   [25:0] trunc_ln99_1_fu_952_p1;
reg   [25:0] trunc_ln99_1_reg_1928;
reg   [37:0] lshr_ln102_4_reg_1933;
reg   [24:0] trunc_ln102_5_reg_1938;
wire   [24:0] add_ln103_2_fu_1182_p2;
reg   [24:0] add_ln103_2_reg_1943;
wire   [25:0] add_ln104_1_fu_1199_p2;
reg   [25:0] add_ln104_1_reg_1949;
wire   [24:0] out1_w_3_fu_1211_p2;
reg   [24:0] out1_w_3_reg_1954;
wire   [25:0] out1_w_4_fu_1222_p2;
reg   [25:0] out1_w_4_reg_1959;
reg   [38:0] trunc_ln102_12_reg_1964;
wire   [24:0] out1_w_5_fu_1408_p2;
reg   [24:0] out1_w_5_reg_1969;
wire   [25:0] out1_w_6_fu_1413_p2;
reg   [25:0] out1_w_6_reg_1974;
wire   [24:0] out1_w_7_fu_1419_p2;
reg   [24:0] out1_w_7_reg_1979;
wire   [25:0] out1_w_8_fu_1425_p2;
reg   [25:0] out1_w_8_reg_1984;
wire   [24:0] out1_w_9_fu_1431_p2;
reg   [24:0] out1_w_9_reg_1989;
wire   [25:0] out1_w_fu_1455_p2;
reg   [25:0] out1_w_reg_1999;
wire    ap_CS_fsm_state20;
wire   [24:0] out1_w_1_fu_1488_p2;
reg   [24:0] out1_w_1_reg_2004;
wire   [26:0] out1_w_2_fu_1518_p2;
reg   [26:0] out1_w_2_reg_2009;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_8_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_7_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_6_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_5_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_4_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_3_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_2_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_1_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_add10615_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_add10615_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_25_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_25_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_24_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_24_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_23_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_23_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_22_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_22_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_21_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_21_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_20_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_20_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add19314_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add19314_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add17613_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add17613_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add15612_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add15612_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add14311_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add14311_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start_reg;
wire    ap_CS_fsm_state21;
wire  signed [63:0] sext_ln22_fu_494_p1;
wire  signed [63:0] sext_ln115_fu_1437_p1;
wire   [31:0] mul_ln86_fu_365_p0;
wire   [62:0] zext_ln86_1_fu_719_p1;
wire   [31:0] mul_ln86_fu_365_p1;
wire   [62:0] zext_ln86_2_fu_724_p1;
wire   [31:0] mul_ln88_fu_369_p0;
wire   [62:0] zext_ln88_fu_729_p1;
wire   [31:0] mul_ln88_fu_369_p1;
wire   [31:0] mul_ln92_fu_373_p0;
wire   [31:0] mul_ln92_fu_373_p1;
wire   [31:0] mul_ln95_fu_377_p0;
wire   [31:0] mul_ln95_fu_377_p1;
reg   [31:0] grp_fu_381_p0;
wire   [63:0] zext_ln41_fu_517_p1;
wire   [63:0] zext_ln27_fu_619_p1;
wire   [63:0] zext_ln42_fu_635_p1;
reg   [31:0] grp_fu_381_p1;
wire   [63:0] zext_ln27_1_fu_624_p1;
wire   [63:0] zext_ln42_1_fu_646_p1;
wire   [31:0] mul_ln83_1_fu_385_p0;
wire   [31:0] mul_ln83_1_fu_385_p1;
wire   [63:0] zext_ln79_fu_661_p1;
wire   [31:0] mul_ln79_1_fu_389_p0;
wire   [63:0] zext_ln79_1_fu_671_p1;
wire   [31:0] mul_ln79_1_fu_389_p1;
wire   [31:0] mul_ln80_fu_393_p0;
wire   [31:0] mul_ln80_fu_393_p1;
wire   [31:0] mul_ln85_fu_397_p0;
wire   [63:0] zext_ln85_fu_698_p1;
wire   [31:0] mul_ln85_fu_397_p1;
wire   [63:0] zext_ln81_fu_687_p1;
wire   [31:0] mul_ln81_fu_401_p0;
wire   [63:0] zext_ln81_1_fu_709_p1;
wire   [31:0] mul_ln81_fu_401_p1;
wire   [31:0] mul_ln84_fu_405_p0;
wire   [31:0] mul_ln84_fu_405_p1;
wire   [31:0] mul_ln89_fu_409_p0;
wire   [31:0] mul_ln89_fu_409_p1;
wire   [31:0] mul_ln90_fu_413_p0;
wire   [31:0] mul_ln90_fu_413_p1;
wire   [31:0] mul_ln93_1_fu_417_p0;
wire   [31:0] mul_ln93_1_fu_417_p1;
wire   [31:0] mul_ln94_fu_421_p0;
wire   [31:0] mul_ln94_fu_421_p1;
wire   [31:0] mul_ln97_fu_425_p0;
wire   [31:0] mul_ln97_fu_425_p1;
wire   [31:0] mul_ln98_fu_429_p0;
wire   [31:0] mul_ln98_fu_429_p1;
wire   [31:0] mul_ln99_fu_433_p0;
wire   [63:0] zext_ln99_fu_783_p1;
wire   [31:0] mul_ln99_fu_433_p1;
wire   [31:0] mul_ln100_fu_437_p0;
wire   [31:0] mul_ln100_fu_437_p1;
reg  signed [31:0] grp_fu_441_p0;
reg   [6:0] grp_fu_441_p1;
wire   [6:0] mul_ln79_fu_447_p1;
wire   [6:0] mul_ln93_fu_452_p1;
wire   [38:0] mul_ln102_fu_457_p0;
wire   [5:0] mul_ln102_fu_457_p1;
wire  signed [31:0] shl_ln41_fu_511_p0;
wire   [31:0] shl_ln41_fu_511_p2;
wire  signed [31:0] empty_28_fu_575_p0;
wire  signed [31:0] empty_29_fu_580_p0;
wire  signed [31:0] empty_30_fu_585_p0;
wire  signed [31:0] empty_31_fu_590_p0;
wire  signed [31:0] zext_ln27_1_fu_624_p0;
wire  signed [31:0] zext_ln42_1_fu_646_p0;
wire  signed [31:0] zext_ln79_fu_661_p0;
wire   [31:0] shl_ln80_fu_677_p2;
wire   [31:0] shl_ln85_fu_693_p2;
wire   [31:0] shl_ln81_fu_704_p2;
wire  signed [31:0] zext_ln86_fu_715_p0;
wire  signed [31:0] zext_ln86_2_fu_724_p0;
wire   [62:0] mul_ln92_fu_373_p2;
wire   [62:0] mul_ln95_fu_377_p2;
wire   [31:0] shl_ln97_fu_763_p2;
wire   [31:0] shl_ln98_fu_773_p2;
wire  signed [31:0] zext_ln100_fu_788_p0;
wire   [63:0] mul_ln93_1_fu_417_p2;
wire   [63:0] mul_ln94_fu_421_p2;
wire   [24:0] trunc_ln93_fu_798_p1;
wire   [63:0] add_ln92_fu_792_p2;
wire   [24:0] trunc_ln94_fu_814_p1;
wire   [63:0] shl_ln9_fu_739_p3;
wire   [63:0] shl_ln_fu_755_p3;
wire   [63:0] add_ln95_1_fu_836_p2;
wire   [63:0] add_ln95_fu_830_p2;
wire   [25:0] trunc_ln1_fu_802_p3;
wire   [25:0] trunc_ln2_fu_818_p3;
wire   [25:0] trunc_ln93_1_fu_810_p1;
wire   [25:0] trunc_ln95_fu_826_p1;
wire   [25:0] add_ln102_11_fu_854_p2;
wire   [25:0] add_ln102_9_fu_848_p2;
wire   [63:0] arr_12_fu_842_p2;
wire   [63:0] mul_ln89_fu_409_p2;
wire   [63:0] mul_ln90_fu_413_p2;
wire   [63:0] mul_ln85_fu_397_p2;
wire   [63:0] mul_ln83_1_fu_385_p2;
wire   [63:0] add_ln84_1_fu_900_p2;
wire   [63:0] mul_ln84_fu_405_p2;
wire   [63:0] mul_ln81_fu_401_p2;
wire   [63:0] mul_ln79_1_fu_389_p2;
wire   [63:0] add_ln80_1_fu_920_p2;
wire   [63:0] mul_ln80_fu_393_p2;
wire   [63:0] mul_ln99_fu_433_p2;
wire   [63:0] mul_ln97_fu_425_p2;
wire   [63:0] mul_ln98_fu_429_p2;
wire   [63:0] mul_ln100_fu_437_p2;
wire   [63:0] shl_ln8_fu_975_p3;
wire   [24:0] trunc_ln4_fu_985_p3;
wire   [63:0] zext_ln102_1_fu_982_p1;
wire   [63:0] add_ln102_12_fu_1006_p2;
wire   [63:0] add_ln89_fu_992_p2;
wire   [63:0] add_ln102_fu_1012_p2;
wire   [38:0] lshr_ln102_1_fu_1018_p4;
wire   [63:0] shl_ln7_fu_968_p3;
wire   [63:0] zext_ln102_2_fu_1028_p1;
wire   [63:0] add_ln102_14_fu_1058_p2;
wire   [63:0] add_ln102_13_fu_1053_p2;
wire   [63:0] add_ln102_1_fu_1064_p2;
wire   [37:0] lshr_ln102_2_fu_1070_p4;
wire   [63:0] zext_ln102_3_fu_1080_p1;
wire   [63:0] add_ln102_15_fu_1098_p2;
wire   [63:0] add_ln102_2_fu_1104_p2;
wire   [38:0] lshr_ln102_3_fu_1109_p4;
wire   [63:0] zext_ln102_4_fu_1119_p1;
wire   [63:0] add_ln102_16_fu_1145_p2;
wire   [63:0] add_ln99_fu_1123_p2;
wire   [63:0] add_ln102_3_fu_1151_p2;
wire   [24:0] trunc_ln90_fu_997_p1;
wire   [24:0] add_ln103_1_fu_1177_p2;
wire   [24:0] add_ln90_fu_1001_p2;
wire   [25:0] trunc_ln7_fu_1032_p3;
wire   [25:0] trunc_ln86_fu_1039_p1;
wire   [25:0] trunc_ln102_2_fu_1043_p4;
wire   [25:0] add_ln104_3_fu_1193_p2;
wire   [25:0] add_ln104_2_fu_1188_p2;
wire   [24:0] trunc_ln81_fu_1084_p1;
wire   [24:0] trunc_ln102_3_fu_1088_p4;
wire   [24:0] add_ln105_fu_1205_p2;
wire   [25:0] trunc_ln100_fu_1127_p1;
wire   [25:0] trunc_ln102_4_fu_1135_p4;
wire   [25:0] add_ln106_fu_1216_p2;
wire   [25:0] add_ln100_fu_1131_p2;
wire   [63:0] zext_ln102_5_fu_1243_p1;
wire   [63:0] add_ln102_4_fu_1250_p2;
wire   [38:0] lshr_ln102_5_fu_1256_p4;
wire   [63:0] zext_ln102_6_fu_1266_p1;
wire   [63:0] add_ln102_5_fu_1284_p2;
wire   [37:0] lshr_ln102_6_fu_1290_p4;
wire   [63:0] zext_ln102_7_fu_1300_p1;
wire   [63:0] add_ln102_6_fu_1318_p2;
wire   [38:0] lshr_ln102_7_fu_1324_p4;
wire   [63:0] arr_15_fu_1338_p2;
wire   [63:0] zext_ln102_8_fu_1334_p1;
wire   [63:0] add_ln102_7_fu_1358_p2;
wire   [37:0] lshr_ln102_8_fu_1364_p4;
wire   [63:0] zext_ln102_9_fu_1374_p1;
wire   [63:0] add_ln102_8_fu_1392_p2;
wire   [24:0] trunc_ln102_fu_1246_p1;
wire   [25:0] trunc_ln102_8_fu_1274_p4;
wire   [25:0] trunc_ln102_1_fu_1270_p1;
wire   [24:0] trunc_ln102_s_fu_1308_p4;
wire   [24:0] trunc_ln102_6_fu_1304_p1;
wire   [25:0] trunc_ln102_9_fu_1354_p1;
wire   [25:0] trunc_ln102_7_fu_1344_p4;
wire   [24:0] trunc_ln102_11_fu_1382_p4;
wire   [24:0] trunc_ln102_10_fu_1378_p1;
wire   [43:0] mul_ln102_fu_457_p2;
wire   [25:0] trunc_ln102_13_fu_1451_p1;
wire   [43:0] zext_ln103_fu_1461_p1;
wire   [43:0] add_ln103_fu_1464_p2;
wire   [17:0] tmp_s_fu_1470_p4;
wire   [24:0] zext_ln103_2_fu_1484_p1;
wire   [25:0] zext_ln103_1_fu_1480_p1;
wire   [25:0] zext_ln104_fu_1494_p1;
wire   [25:0] add_ln104_fu_1497_p2;
wire   [0:0] tmp_fu_1503_p3;
wire   [26:0] zext_ln104_2_fu_1515_p1;
wire   [26:0] zext_ln104_1_fu_1511_p1;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_block_state14_on_subcall_done;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire   [63:0] mul_ln100_fu_437_p10;
wire   [43:0] mul_ln102_fu_457_p00;
wire   [63:0] mul_ln80_fu_393_p00;
wire   [63:0] mul_ln83_1_fu_385_p00;
wire   [63:0] mul_ln90_fu_413_p10;
wire   [62:0] mul_ln92_fu_373_p10;
wire   [63:0] mul_ln93_1_fu_417_p00;
wire   [63:0] mul_ln93_1_fu_417_p10;
wire   [62:0] mul_ln95_fu_377_p10;
wire   [63:0] mul_ln97_fu_425_p00;
wire   [63:0] mul_ln98_fu_429_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1699),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_ready),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out),
    .zext_ln27(reg_462),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out),
    .zext_ln37_1(reg_462),
    .arr_8_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_8_out),
    .arr_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_8_out_ap_vld),
    .arr_7_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_7_out),
    .arr_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_7_out_ap_vld),
    .arr_6_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_6_out),
    .arr_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_6_out_ap_vld),
    .arr_5_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_5_out),
    .arr_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_5_out_ap_vld),
    .arr_4_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_4_out),
    .arr_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_4_out_ap_vld),
    .arr_3_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_3_out),
    .arr_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_3_out_ap_vld),
    .arr_2_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_2_out),
    .arr_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_2_out_ap_vld),
    .arr_1_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_1_out),
    .arr_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_1_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_ready),
    .arr_37(reg_468),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out),
    .arg1_r_5_cast(empty_31_reg_1789),
    .arg1_r_6_cast(empty_30_reg_1783),
    .arg1_r_7_cast(empty_29_reg_1777),
    .arg1_r_8_cast(empty_28_reg_1771),
    .add10615_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_add10615_out),
    .add10615_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_add10615_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_ready),
    .arr_6_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_6_out),
    .arr_5_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_5_out),
    .arr_4_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_4_out),
    .arr_3_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_3_out),
    .arr_2_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_2_out),
    .arr_1_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out),
    .zext_ln50(mul_ln42_reg_1795),
    .arr_25_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_25_out),
    .arr_25_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_25_out_ap_vld),
    .arr_24_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_24_out),
    .arr_24_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_24_out_ap_vld),
    .arr_23_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_23_out),
    .arr_23_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_23_out_ap_vld),
    .arr_22_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_22_out),
    .arr_22_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_22_out_ap_vld),
    .arr_21_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_21_out),
    .arr_21_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_21_out_ap_vld),
    .arr_20_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_20_out),
    .arr_20_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_20_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_ready),
    .arr_25_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_25_out),
    .arr_38(arr_14_reg_1836),
    .arr_8_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_8_out),
    .arr(reg_468),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out),
    .arg1_r_5_cast(empty_31_reg_1789),
    .arg1_r_6_cast(empty_30_reg_1783),
    .arg1_r_7_cast(empty_29_reg_1777),
    .arg1_r_8_cast(empty_28_reg_1771),
    .arg1_r_4_cast(empty_27_reg_1766),
    .arg1_r_3_cast(empty_26_reg_1761),
    .arg1_r_2_cast(empty_25_reg_1756),
    .add19314_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add19314_out),
    .add19314_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add19314_out_ap_vld),
    .add17613_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add17613_out),
    .add17613_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add17613_out_ap_vld),
    .add15612_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add15612_out),
    .add15612_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add15612_out_ap_vld),
    .add14311_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add14311_out),
    .add14311_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add14311_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln115(trunc_ln115_1_reg_1705),
    .zext_ln103(out1_w_reg_1999),
    .zext_ln104(out1_w_1_reg_2004),
    .out1_w_2(out1_w_2_reg_2009),
    .zext_ln106(out1_w_3_reg_1954),
    .zext_ln107(out1_w_4_reg_1959),
    .zext_ln108(out1_w_5_reg_1969),
    .zext_ln109(out1_w_6_reg_1974),
    .zext_ln110(out1_w_7_reg_1979),
    .zext_ln111(out1_w_8_reg_1984),
    .zext_ln13(out1_w_9_reg_1989)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U127(
    .din0(mul_ln86_fu_365_p0),
    .din1(mul_ln86_fu_365_p1),
    .dout(mul_ln86_fu_365_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U128(
    .din0(mul_ln88_fu_369_p0),
    .din1(mul_ln88_fu_369_p1),
    .dout(mul_ln88_fu_369_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U129(
    .din0(mul_ln92_fu_373_p0),
    .din1(mul_ln92_fu_373_p1),
    .dout(mul_ln92_fu_373_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U130(
    .din0(mul_ln95_fu_377_p0),
    .din1(mul_ln95_fu_377_p1),
    .dout(mul_ln95_fu_377_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U131(
    .din0(grp_fu_381_p0),
    .din1(grp_fu_381_p1),
    .dout(grp_fu_381_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U132(
    .din0(mul_ln83_1_fu_385_p0),
    .din1(mul_ln83_1_fu_385_p1),
    .dout(mul_ln83_1_fu_385_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U133(
    .din0(mul_ln79_1_fu_389_p0),
    .din1(mul_ln79_1_fu_389_p1),
    .dout(mul_ln79_1_fu_389_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U134(
    .din0(mul_ln80_fu_393_p0),
    .din1(mul_ln80_fu_393_p1),
    .dout(mul_ln80_fu_393_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U135(
    .din0(mul_ln85_fu_397_p0),
    .din1(mul_ln85_fu_397_p1),
    .dout(mul_ln85_fu_397_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U136(
    .din0(mul_ln81_fu_401_p0),
    .din1(mul_ln81_fu_401_p1),
    .dout(mul_ln81_fu_401_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U137(
    .din0(mul_ln84_fu_405_p0),
    .din1(mul_ln84_fu_405_p1),
    .dout(mul_ln84_fu_405_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U138(
    .din0(mul_ln89_fu_409_p0),
    .din1(mul_ln89_fu_409_p1),
    .dout(mul_ln89_fu_409_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U139(
    .din0(mul_ln90_fu_413_p0),
    .din1(mul_ln90_fu_413_p1),
    .dout(mul_ln90_fu_413_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U140(
    .din0(mul_ln93_1_fu_417_p0),
    .din1(mul_ln93_1_fu_417_p1),
    .dout(mul_ln93_1_fu_417_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U141(
    .din0(mul_ln94_fu_421_p0),
    .din1(mul_ln94_fu_421_p1),
    .dout(mul_ln94_fu_421_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U142(
    .din0(mul_ln97_fu_425_p0),
    .din1(mul_ln97_fu_425_p1),
    .dout(mul_ln97_fu_425_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U143(
    .din0(mul_ln98_fu_429_p0),
    .din1(mul_ln98_fu_429_p1),
    .dout(mul_ln98_fu_429_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U144(
    .din0(mul_ln99_fu_433_p0),
    .din1(mul_ln99_fu_433_p1),
    .dout(mul_ln99_fu_433_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U145(
    .din0(mul_ln100_fu_437_p0),
    .din1(mul_ln100_fu_437_p1),
    .dout(mul_ln100_fu_437_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U146(
    .din0(grp_fu_441_p0),
    .din1(grp_fu_441_p1),
    .dout(grp_fu_441_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U147(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out),
    .din1(mul_ln79_fu_447_p1),
    .dout(mul_ln79_fu_447_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U148(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out),
    .din1(mul_ln93_fu_452_p1),
    .dout(mul_ln93_fu_452_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U149(
    .din0(mul_ln102_fu_457_p0),
    .din1(mul_ln102_fu_457_p1),
    .dout(mul_ln102_fu_457_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln102_10_reg_1857 <= add_ln102_10_fu_860_p2;
        add_ln80_reg_1903 <= add_ln80_fu_926_p2;
        add_ln84_reg_1888 <= add_ln84_fu_906_p2;
        add_ln89_1_reg_1868 <= add_ln89_1_fu_876_p2;
        add_ln99_1_reg_1913 <= add_ln99_1_fu_936_p2;
        add_ln99_2_reg_1918 <= add_ln99_2_fu_942_p2;
        arr_14_reg_1836 <= arr_14_fu_650_p2;
        lshr_ln_reg_1863 <= {{arr_12_fu_842_p2[63:26]}};
        mul_ln86_reg_1847 <= mul_ln86_fu_365_p2;
        mul_ln88_reg_1852 <= mul_ln88_fu_369_p2;
        trunc_ln6_reg_1883 <= {{arr_12_fu_842_p2[50:26]}};
        trunc_ln81_1_reg_1908 <= trunc_ln81_1_fu_932_p1;
        trunc_ln85_1_reg_1898 <= trunc_ln85_1_fu_916_p1;
        trunc_ln85_reg_1893 <= trunc_ln85_fu_912_p1;
        trunc_ln89_1_reg_1878 <= trunc_ln89_1_fu_886_p1;
        trunc_ln89_reg_1873 <= trunc_ln89_fu_882_p1;
        trunc_ln99_1_reg_1928 <= trunc_ln99_1_fu_952_p1;
        trunc_ln99_reg_1923 <= trunc_ln99_fu_948_p1;
        zext_ln77_reg_1841[31 : 0] <= zext_ln77_fu_657_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln103_2_reg_1943 <= add_ln103_2_fu_1182_p2;
        add_ln104_1_reg_1949 <= add_ln104_1_fu_1199_p2;
        lshr_ln102_4_reg_1933 <= {{add_ln102_3_fu_1151_p2[63:26]}};
        out1_w_3_reg_1954 <= out1_w_3_fu_1211_p2;
        out1_w_4_reg_1959 <= out1_w_4_fu_1222_p2;
        trunc_ln102_5_reg_1938 <= {{add_ln102_3_fu_1151_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_25_reg_1756 <= empty_25_fu_563_p1;
        empty_26_reg_1761 <= empty_26_fu_567_p1;
        empty_27_reg_1766 <= empty_27_fu_571_p1;
        empty_28_reg_1771 <= empty_28_fu_575_p1;
        empty_29_reg_1777 <= empty_29_fu_580_p1;
        empty_30_reg_1783 <= empty_30_fu_585_p1;
        empty_31_reg_1789 <= empty_31_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln42_reg_1795 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        mul_ln79_reg_1819 <= mul_ln79_fu_447_p2;
        mul_ln93_reg_1825 <= mul_ln93_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out1_w_1_reg_2004 <= out1_w_1_fu_1488_p2;
        out1_w_2_reg_2009 <= out1_w_2_fu_1518_p2;
        out1_w_reg_1999 <= out1_w_fu_1455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_5_reg_1969 <= out1_w_5_fu_1408_p2;
        out1_w_6_reg_1974 <= out1_w_6_fu_1413_p2;
        out1_w_7_reg_1979 <= out1_w_7_fu_1419_p2;
        out1_w_8_reg_1984 <= out1_w_8_fu_1425_p2;
        out1_w_9_reg_1989 <= out1_w_9_fu_1431_p2;
        trunc_ln102_12_reg_1964 <= {{add_ln102_8_fu_1392_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state16) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_done == 1'b1)))) begin
        reg_462 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state18) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state16) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_done == 1'b1)))) begin
        reg_468 <= grp_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln115_1_reg_1705 <= {{out1[63:2]}};
        trunc_ln22_1_reg_1699 <= {{arg1[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        zext_ln41_1_reg_1722[31 : 0] <= zext_ln41_1_fu_522_p1[31 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state14_on_subcall_done)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_381_p0 = zext_ln77_reg_1841;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_381_p0 = zext_ln42_fu_635_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_381_p0 = zext_ln27_fu_619_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_381_p0 = zext_ln41_fu_517_p1;
    end else begin
        grp_fu_381_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_381_p1 = zext_ln77_reg_1841;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_381_p1 = zext_ln42_1_fu_646_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_381_p1 = zext_ln27_1_fu_624_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_381_p1 = zext_ln41_1_fu_522_p1;
    end else begin
        grp_fu_381_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_441_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_441_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_441_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out;
    end else begin
        grp_fu_441_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_441_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_441_p1 = 32'd38;
    end else begin
        grp_fu_441_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_494_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWADDR = sext_ln115_fu_1437_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_1131_p2 = (trunc_ln99_1_reg_1928 + trunc_ln99_reg_1923);

assign add_ln102_10_fu_860_p2 = (add_ln102_11_fu_854_p2 + add_ln102_9_fu_848_p2);

assign add_ln102_11_fu_854_p2 = (trunc_ln93_1_fu_810_p1 + trunc_ln95_fu_826_p1);

assign add_ln102_12_fu_1006_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_21_out + zext_ln102_1_fu_982_p1);

assign add_ln102_13_fu_1053_p2 = (add_ln84_reg_1888 + shl_ln7_fu_968_p3);

assign add_ln102_14_fu_1058_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_22_out + zext_ln102_2_fu_1028_p1);

assign add_ln102_15_fu_1098_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_23_out + zext_ln102_3_fu_1080_p1);

assign add_ln102_16_fu_1145_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_24_out + zext_ln102_4_fu_1119_p1);

assign add_ln102_1_fu_1064_p2 = (add_ln102_14_fu_1058_p2 + add_ln102_13_fu_1053_p2);

assign add_ln102_2_fu_1104_p2 = (add_ln102_15_fu_1098_p2 + add_ln80_reg_1903);

assign add_ln102_3_fu_1151_p2 = (add_ln102_16_fu_1145_p2 + add_ln99_fu_1123_p2);

assign add_ln102_4_fu_1250_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add19314_out + zext_ln102_5_fu_1243_p1);

assign add_ln102_5_fu_1284_p2 = (zext_ln102_6_fu_1266_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add17613_out);

assign add_ln102_6_fu_1318_p2 = (zext_ln102_7_fu_1300_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add15612_out);

assign add_ln102_7_fu_1358_p2 = (arr_15_fu_1338_p2 + zext_ln102_8_fu_1334_p1);

assign add_ln102_8_fu_1392_p2 = (zext_ln102_9_fu_1374_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_add10615_out);

assign add_ln102_9_fu_848_p2 = (trunc_ln1_fu_802_p3 + trunc_ln2_fu_818_p3);

assign add_ln102_fu_1012_p2 = (add_ln102_12_fu_1006_p2 + add_ln89_fu_992_p2);

assign add_ln103_1_fu_1177_p2 = (trunc_ln90_fu_997_p1 + trunc_ln6_reg_1883);

assign add_ln103_2_fu_1182_p2 = (add_ln103_1_fu_1177_p2 + add_ln90_fu_1001_p2);

assign add_ln103_fu_1464_p2 = (mul_ln102_fu_457_p2 + zext_ln103_fu_1461_p1);

assign add_ln104_1_fu_1199_p2 = (add_ln104_3_fu_1193_p2 + add_ln104_2_fu_1188_p2);

assign add_ln104_2_fu_1188_p2 = (trunc_ln85_1_reg_1898 + trunc_ln7_fu_1032_p3);

assign add_ln104_3_fu_1193_p2 = (trunc_ln86_fu_1039_p1 + trunc_ln102_2_fu_1043_p4);

assign add_ln104_fu_1497_p2 = (zext_ln103_1_fu_1480_p1 + zext_ln104_fu_1494_p1);

assign add_ln105_fu_1205_p2 = (trunc_ln81_fu_1084_p1 + trunc_ln102_3_fu_1088_p4);

assign add_ln106_fu_1216_p2 = (trunc_ln100_fu_1127_p1 + trunc_ln102_4_fu_1135_p4);

assign add_ln80_1_fu_920_p2 = (mul_ln81_fu_401_p2 + mul_ln79_1_fu_389_p2);

assign add_ln80_fu_926_p2 = (add_ln80_1_fu_920_p2 + mul_ln80_fu_393_p2);

assign add_ln84_1_fu_900_p2 = (mul_ln85_fu_397_p2 + mul_ln83_1_fu_385_p2);

assign add_ln84_fu_906_p2 = (add_ln84_1_fu_900_p2 + mul_ln84_fu_405_p2);

assign add_ln89_1_fu_876_p2 = (mul_ln89_fu_409_p2 + mul_ln90_fu_413_p2);

assign add_ln89_fu_992_p2 = (add_ln89_1_reg_1868 + shl_ln8_fu_975_p3);

assign add_ln90_fu_1001_p2 = (trunc_ln89_1_reg_1878 + trunc_ln4_fu_985_p3);

assign add_ln92_fu_792_p2 = (mul_ln93_1_fu_417_p2 + mul_ln94_fu_421_p2);

assign add_ln95_1_fu_836_p2 = (shl_ln_fu_755_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_20_out);

assign add_ln95_fu_830_p2 = (add_ln92_fu_792_p2 + shl_ln9_fu_739_p3);

assign add_ln99_1_fu_936_p2 = (mul_ln99_fu_433_p2 + mul_ln97_fu_425_p2);

assign add_ln99_2_fu_942_p2 = (mul_ln98_fu_429_p2 + mul_ln100_fu_437_p2);

assign add_ln99_fu_1123_p2 = (add_ln99_2_reg_1918 + add_ln99_1_reg_1913);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

always @ (*) begin
    ap_block_state14_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_12_fu_842_p2 = (add_ln95_1_fu_836_p2 + add_ln95_fu_830_p2);

assign arr_14_fu_650_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_arr_7_out + grp_fu_381_p2);

assign arr_15_fu_1338_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add14311_out + reg_468);

assign empty_25_fu_563_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out[30:0];

assign empty_26_fu_567_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out[30:0];

assign empty_27_fu_571_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out[30:0];

assign empty_28_fu_575_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out;

assign empty_28_fu_575_p1 = empty_28_fu_575_p0[30:0];

assign empty_29_fu_580_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out;

assign empty_29_fu_580_p1 = empty_29_fu_580_p0[30:0];

assign empty_30_fu_585_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out;

assign empty_30_fu_585_p1 = empty_30_fu_585_p0[30:0];

assign empty_31_fu_590_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out;

assign empty_31_fu_590_p1 = empty_31_fu_590_p0[30:0];

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_348_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_266_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_ap_start_reg;

assign lshr_ln102_1_fu_1018_p4 = {{add_ln102_fu_1012_p2[63:25]}};

assign lshr_ln102_2_fu_1070_p4 = {{add_ln102_1_fu_1064_p2[63:26]}};

assign lshr_ln102_3_fu_1109_p4 = {{add_ln102_2_fu_1104_p2[63:25]}};

assign lshr_ln102_5_fu_1256_p4 = {{add_ln102_4_fu_1250_p2[63:25]}};

assign lshr_ln102_6_fu_1290_p4 = {{add_ln102_5_fu_1284_p2[63:26]}};

assign lshr_ln102_7_fu_1324_p4 = {{add_ln102_6_fu_1318_p2[63:25]}};

assign lshr_ln102_8_fu_1364_p4 = {{add_ln102_7_fu_1358_p2[63:26]}};

assign mul_ln100_fu_437_p0 = zext_ln79_1_fu_671_p1;

assign mul_ln100_fu_437_p1 = mul_ln100_fu_437_p10;

assign mul_ln100_fu_437_p10 = $unsigned(zext_ln100_fu_788_p0);

assign mul_ln102_fu_457_p0 = mul_ln102_fu_457_p00;

assign mul_ln102_fu_457_p00 = trunc_ln102_12_reg_1964;

assign mul_ln102_fu_457_p1 = 44'd19;

assign mul_ln79_1_fu_389_p0 = zext_ln79_1_fu_671_p1;

assign mul_ln79_1_fu_389_p1 = zext_ln79_fu_661_p1;

assign mul_ln79_fu_447_p1 = 32'd38;

assign mul_ln80_fu_393_p0 = mul_ln80_fu_393_p00;

assign mul_ln80_fu_393_p00 = shl_ln80_fu_677_p2;

assign mul_ln80_fu_393_p1 = zext_ln41_1_reg_1722;

assign mul_ln81_fu_401_p0 = zext_ln81_1_fu_709_p1;

assign mul_ln81_fu_401_p1 = zext_ln81_fu_687_p1;

assign mul_ln83_1_fu_385_p0 = mul_ln83_1_fu_385_p00;

assign mul_ln83_1_fu_385_p00 = reg_462;

assign mul_ln83_1_fu_385_p1 = zext_ln79_fu_661_p1;

assign mul_ln84_fu_405_p0 = zext_ln81_1_fu_709_p1;

assign mul_ln84_fu_405_p1 = zext_ln41_1_reg_1722;

assign mul_ln85_fu_397_p0 = zext_ln85_fu_698_p1;

assign mul_ln85_fu_397_p1 = zext_ln81_fu_687_p1;

assign mul_ln86_fu_365_p0 = zext_ln86_1_fu_719_p1;

assign mul_ln86_fu_365_p1 = zext_ln86_2_fu_724_p1;

assign mul_ln88_fu_369_p0 = zext_ln88_fu_729_p1;

assign mul_ln88_fu_369_p1 = zext_ln86_2_fu_724_p1;

assign mul_ln89_fu_409_p0 = zext_ln85_fu_698_p1;

assign mul_ln89_fu_409_p1 = zext_ln41_1_reg_1722;

assign mul_ln90_fu_413_p0 = zext_ln79_1_fu_671_p1;

assign mul_ln90_fu_413_p1 = mul_ln90_fu_413_p10;

assign mul_ln90_fu_413_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out;

assign mul_ln92_fu_373_p0 = zext_ln88_fu_729_p1;

assign mul_ln92_fu_373_p1 = mul_ln92_fu_373_p10;

assign mul_ln92_fu_373_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out;

assign mul_ln93_1_fu_417_p0 = mul_ln93_1_fu_417_p00;

assign mul_ln93_1_fu_417_p00 = mul_ln93_reg_1825;

assign mul_ln93_1_fu_417_p1 = mul_ln93_1_fu_417_p10;

assign mul_ln93_1_fu_417_p10 = $unsigned(zext_ln86_fu_715_p0);

assign mul_ln93_fu_452_p1 = 32'd38;

assign mul_ln94_fu_421_p0 = zext_ln41_1_reg_1722;

assign mul_ln94_fu_421_p1 = zext_ln41_1_reg_1722;

assign mul_ln95_fu_377_p0 = zext_ln86_1_fu_719_p1;

assign mul_ln95_fu_377_p1 = mul_ln95_fu_377_p10;

assign mul_ln95_fu_377_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out;

assign mul_ln97_fu_425_p0 = mul_ln97_fu_425_p00;

assign mul_ln97_fu_425_p00 = shl_ln97_fu_763_p2;

assign mul_ln97_fu_425_p1 = zext_ln41_1_reg_1722;

assign mul_ln98_fu_429_p0 = mul_ln98_fu_429_p00;

assign mul_ln98_fu_429_p00 = shl_ln98_fu_773_p2;

assign mul_ln98_fu_429_p1 = zext_ln81_fu_687_p1;

assign mul_ln99_fu_433_p0 = zext_ln99_fu_783_p1;

assign mul_ln99_fu_433_p1 = zext_ln99_fu_783_p1;

assign out1_w_1_fu_1488_p2 = (zext_ln103_2_fu_1484_p1 + add_ln103_2_reg_1943);

assign out1_w_2_fu_1518_p2 = (zext_ln104_2_fu_1515_p1 + zext_ln104_1_fu_1511_p1);

assign out1_w_3_fu_1211_p2 = (add_ln105_fu_1205_p2 + trunc_ln81_1_reg_1908);

assign out1_w_4_fu_1222_p2 = (add_ln106_fu_1216_p2 + add_ln100_fu_1131_p2);

assign out1_w_5_fu_1408_p2 = (trunc_ln102_fu_1246_p1 + trunc_ln102_5_reg_1938);

assign out1_w_6_fu_1413_p2 = (trunc_ln102_8_fu_1274_p4 + trunc_ln102_1_fu_1270_p1);

assign out1_w_7_fu_1419_p2 = (trunc_ln102_s_fu_1308_p4 + trunc_ln102_6_fu_1304_p1);

assign out1_w_8_fu_1425_p2 = (trunc_ln102_9_fu_1354_p1 + trunc_ln102_7_fu_1344_p4);

assign out1_w_9_fu_1431_p2 = (trunc_ln102_11_fu_1382_p4 + trunc_ln102_10_fu_1378_p1);

assign out1_w_fu_1455_p2 = (trunc_ln102_13_fu_1451_p1 + add_ln102_10_reg_1857);

assign sext_ln115_fu_1437_p1 = $signed(trunc_ln115_1_reg_1705);

assign sext_ln22_fu_494_p1 = $signed(trunc_ln22_1_reg_1699);

assign shl_ln41_fu_511_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out;

assign shl_ln41_fu_511_p2 = shl_ln41_fu_511_p0 << 32'd1;

assign shl_ln7_fu_968_p3 = {{mul_ln86_reg_1847}, {1'd0}};

assign shl_ln80_fu_677_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out << 32'd1;

assign shl_ln81_fu_704_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out << 32'd1;

assign shl_ln85_fu_693_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out << 32'd1;

assign shl_ln8_fu_975_p3 = {{mul_ln88_reg_1852}, {1'd0}};

assign shl_ln97_fu_763_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out << 32'd1;

assign shl_ln98_fu_773_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_3_out << 32'd2;

assign shl_ln9_fu_739_p3 = {{mul_ln92_fu_373_p2}, {1'd0}};

assign shl_ln_fu_755_p3 = {{mul_ln95_fu_377_p2}, {1'd0}};

assign tmp_fu_1503_p3 = add_ln104_fu_1497_p2[32'd25];

assign tmp_s_fu_1470_p4 = {{add_ln103_fu_1464_p2[43:26]}};

assign trunc_ln100_fu_1127_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_24_out[25:0];

assign trunc_ln102_10_fu_1378_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_288_add10615_out[24:0];

assign trunc_ln102_11_fu_1382_p4 = {{add_ln102_7_fu_1358_p2[50:26]}};

assign trunc_ln102_13_fu_1451_p1 = mul_ln102_fu_457_p2[25:0];

assign trunc_ln102_1_fu_1270_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add17613_out[25:0];

assign trunc_ln102_2_fu_1043_p4 = {{add_ln102_fu_1012_p2[50:25]}};

assign trunc_ln102_3_fu_1088_p4 = {{add_ln102_1_fu_1064_p2[50:26]}};

assign trunc_ln102_4_fu_1135_p4 = {{add_ln102_2_fu_1104_p2[50:25]}};

assign trunc_ln102_6_fu_1304_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add15612_out[24:0];

assign trunc_ln102_7_fu_1344_p4 = {{add_ln102_6_fu_1318_p2[50:25]}};

assign trunc_ln102_8_fu_1274_p4 = {{add_ln102_4_fu_1250_p2[50:25]}};

assign trunc_ln102_9_fu_1354_p1 = arr_15_fu_1338_p2[25:0];

assign trunc_ln102_fu_1246_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_325_add19314_out[24:0];

assign trunc_ln102_s_fu_1308_p4 = {{add_ln102_5_fu_1284_p2[50:26]}};

assign trunc_ln1_fu_802_p3 = {{trunc_ln93_fu_798_p1}, {1'd0}};

assign trunc_ln2_fu_818_p3 = {{trunc_ln94_fu_814_p1}, {1'd0}};

assign trunc_ln4_fu_985_p3 = {{trunc_ln89_reg_1873}, {1'd0}};

assign trunc_ln7_fu_1032_p3 = {{trunc_ln85_reg_1893}, {1'd0}};

assign trunc_ln81_1_fu_932_p1 = add_ln80_fu_926_p2[24:0];

assign trunc_ln81_fu_1084_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_23_out[24:0];

assign trunc_ln85_1_fu_916_p1 = add_ln84_fu_906_p2[25:0];

assign trunc_ln85_fu_912_p1 = mul_ln86_fu_365_p2[24:0];

assign trunc_ln86_fu_1039_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_22_out[25:0];

assign trunc_ln89_1_fu_886_p1 = add_ln89_1_fu_876_p2[24:0];

assign trunc_ln89_fu_882_p1 = mul_ln88_fu_369_p2[23:0];

assign trunc_ln90_fu_997_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_21_out[24:0];

assign trunc_ln93_1_fu_810_p1 = add_ln92_fu_792_p2[25:0];

assign trunc_ln93_fu_798_p1 = mul_ln92_fu_373_p2[24:0];

assign trunc_ln94_fu_814_p1 = mul_ln95_fu_377_p2[24:0];

assign trunc_ln95_fu_826_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_302_arr_20_out[25:0];

assign trunc_ln99_1_fu_952_p1 = add_ln99_2_fu_942_p2[25:0];

assign trunc_ln99_fu_948_p1 = add_ln99_1_fu_936_p2[25:0];

assign zext_ln100_fu_788_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_7_out;

assign zext_ln102_1_fu_982_p1 = lshr_ln_reg_1863;

assign zext_ln102_2_fu_1028_p1 = lshr_ln102_1_fu_1018_p4;

assign zext_ln102_3_fu_1080_p1 = lshr_ln102_2_fu_1070_p4;

assign zext_ln102_4_fu_1119_p1 = lshr_ln102_3_fu_1109_p4;

assign zext_ln102_5_fu_1243_p1 = lshr_ln102_4_reg_1933;

assign zext_ln102_6_fu_1266_p1 = lshr_ln102_5_fu_1256_p4;

assign zext_ln102_7_fu_1300_p1 = lshr_ln102_6_fu_1290_p4;

assign zext_ln102_8_fu_1334_p1 = lshr_ln102_7_fu_1324_p4;

assign zext_ln102_9_fu_1374_p1 = lshr_ln102_8_fu_1364_p4;

assign zext_ln103_1_fu_1480_p1 = tmp_s_fu_1470_p4;

assign zext_ln103_2_fu_1484_p1 = tmp_s_fu_1470_p4;

assign zext_ln103_fu_1461_p1 = add_ln102_10_reg_1857;

assign zext_ln104_1_fu_1511_p1 = tmp_fu_1503_p3;

assign zext_ln104_2_fu_1515_p1 = add_ln104_1_reg_1949;

assign zext_ln104_fu_1494_p1 = add_ln103_2_reg_1943;

assign zext_ln27_1_fu_624_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_9_out;

assign zext_ln27_1_fu_624_p1 = $unsigned(zext_ln27_1_fu_624_p0);

assign zext_ln27_fu_619_p1 = reg_462;

assign zext_ln41_1_fu_522_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_out;

assign zext_ln41_fu_517_p1 = shl_ln41_fu_511_p2;

assign zext_ln42_1_fu_646_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_8_out;

assign zext_ln42_1_fu_646_p1 = $unsigned(zext_ln42_1_fu_646_p0);

assign zext_ln42_fu_635_p1 = mul_ln42_reg_1795;

assign zext_ln77_fu_657_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_4_out;

assign zext_ln79_1_fu_671_p1 = mul_ln79_reg_1819;

assign zext_ln79_fu_661_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_6_out;

assign zext_ln79_fu_661_p1 = $unsigned(zext_ln79_fu_661_p0);

assign zext_ln81_1_fu_709_p1 = shl_ln81_fu_704_p2;

assign zext_ln81_fu_687_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_1_out;

assign zext_ln85_fu_698_p1 = shl_ln85_fu_693_p2;

assign zext_ln86_1_fu_719_p1 = mul_ln79_reg_1819;

assign zext_ln86_2_fu_724_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out;

assign zext_ln86_2_fu_724_p1 = $unsigned(zext_ln86_2_fu_724_p0);

assign zext_ln86_fu_715_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_5_out;

assign zext_ln88_fu_729_p1 = reg_462;

assign zext_ln99_fu_783_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_249_arg1_r_2_out;

always @ (posedge ap_clk) begin
    zext_ln41_1_reg_1722[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln77_reg_1841[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
