# Machine register allocation facade (phase-1 internal-backed).
import cheng/backend/machine/machine_types
import cheng/backend/machine/regalloc_internal/linear_scan

fn machineAssignRegisters(module: MachineModule): MachineModule =
    return linearScanAssign(module)
