v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult2|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult1|mult_4ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult2|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult3|mult_5ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult1|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult3|mult_7ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD2|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult1|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult3|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even0|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult2|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult1|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult1|mult_vbt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even1|lpm_mult:Mult2|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd2|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult0|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult3|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even2|lpm_mult:Mult2|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult3|mult_1ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_ODD:odd3|lpm_mult:Mult0|mult_2jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D7|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D2|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D8|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D1|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D5|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D4|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D6|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult1|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult0|mult_0jt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult3|mult_3ct:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,DCT1D:DD1|DCT1D8P:D3|DCT_EVEN:even3|lpm_mult:Mult2|mult_4jt:auto_generated|mac_out4,
