{
  "module_name": "sun50i-h616-ccu.h",
  "hash_id": "fb06890975971e4bd8a0dcf5291bde18d1d7c2447aa58f57c960491df1e31d16",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun50i-h616-ccu.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_SUN50I_H616_H_\n#define _DT_BINDINGS_CLK_SUN50I_H616_H_\n\n#define CLK_PLL_PERIPH0\t\t4\n\n#define CLK_CPUX\t\t21\n\n#define CLK_APB1\t\t26\n\n#define CLK_DE\t\t\t29\n#define CLK_BUS_DE\t\t30\n#define CLK_DEINTERLACE\t\t31\n#define CLK_BUS_DEINTERLACE\t32\n#define CLK_G2D\t\t\t33\n#define CLK_BUS_G2D\t\t34\n#define CLK_GPU0\t\t35\n#define CLK_BUS_GPU\t\t36\n#define CLK_GPU1\t\t37\n#define CLK_CE\t\t\t38\n#define CLK_BUS_CE\t\t39\n#define CLK_VE\t\t\t40\n#define CLK_BUS_VE\t\t41\n#define CLK_BUS_DMA\t\t42\n#define CLK_BUS_HSTIMER\t\t43\n#define CLK_AVS\t\t\t44\n#define CLK_BUS_DBG\t\t45\n#define CLK_BUS_PSI\t\t46\n#define CLK_BUS_PWM\t\t47\n#define CLK_BUS_IOMMU\t\t48\n\n#define CLK_MBUS_DMA\t\t50\n#define CLK_MBUS_VE\t\t51\n#define CLK_MBUS_CE\t\t52\n#define CLK_MBUS_TS\t\t53\n#define CLK_MBUS_NAND\t\t54\n#define CLK_MBUS_G2D\t\t55\n\n#define CLK_NAND0\t\t57\n#define CLK_NAND1\t\t58\n#define CLK_BUS_NAND\t\t59\n#define CLK_MMC0\t\t60\n#define CLK_MMC1\t\t61\n#define CLK_MMC2\t\t62\n#define CLK_BUS_MMC0\t\t63\n#define CLK_BUS_MMC1\t\t64\n#define CLK_BUS_MMC2\t\t65\n#define CLK_BUS_UART0\t\t66\n#define CLK_BUS_UART1\t\t67\n#define CLK_BUS_UART2\t\t68\n#define CLK_BUS_UART3\t\t69\n#define CLK_BUS_UART4\t\t70\n#define CLK_BUS_UART5\t\t71\n#define CLK_BUS_I2C0\t\t72\n#define CLK_BUS_I2C1\t\t73\n#define CLK_BUS_I2C2\t\t74\n#define CLK_BUS_I2C3\t\t75\n#define CLK_BUS_I2C4\t\t76\n#define CLK_SPI0\t\t77\n#define CLK_SPI1\t\t78\n#define CLK_BUS_SPI0\t\t79\n#define CLK_BUS_SPI1\t\t80\n#define CLK_EMAC_25M\t\t81\n#define CLK_BUS_EMAC0\t\t82\n#define CLK_BUS_EMAC1\t\t83\n#define CLK_TS\t\t\t84\n#define CLK_BUS_TS\t\t85\n#define CLK_BUS_THS\t\t86\n#define CLK_SPDIF\t\t87\n#define CLK_BUS_SPDIF\t\t88\n#define CLK_DMIC\t\t89\n#define CLK_BUS_DMIC\t\t90\n#define CLK_AUDIO_CODEC_1X\t91\n#define CLK_AUDIO_CODEC_4X\t92\n#define CLK_BUS_AUDIO_CODEC\t93\n#define CLK_AUDIO_HUB\t\t94\n#define CLK_BUS_AUDIO_HUB\t95\n#define CLK_USB_OHCI0\t\t96\n#define CLK_USB_PHY0\t\t97\n#define CLK_USB_OHCI1\t\t98\n#define CLK_USB_PHY1\t\t99\n#define CLK_USB_OHCI2\t\t100\n#define CLK_USB_PHY2\t\t101\n#define CLK_USB_OHCI3\t\t102\n#define CLK_USB_PHY3\t\t103\n#define CLK_BUS_OHCI0\t\t104\n#define CLK_BUS_OHCI1\t\t105\n#define CLK_BUS_OHCI2\t\t106\n#define CLK_BUS_OHCI3\t\t107\n#define CLK_BUS_EHCI0\t\t108\n#define CLK_BUS_EHCI1\t\t109\n#define CLK_BUS_EHCI2\t\t110\n#define CLK_BUS_EHCI3\t\t111\n#define CLK_BUS_OTG\t\t112\n#define CLK_BUS_KEYADC\t\t113\n#define CLK_HDMI\t\t114\n#define CLK_HDMI_SLOW\t\t115\n#define CLK_HDMI_CEC\t\t116\n#define CLK_BUS_HDMI\t\t117\n#define CLK_BUS_TCON_TOP\t118\n#define CLK_TCON_TV0\t\t119\n#define CLK_TCON_TV1\t\t120\n#define CLK_BUS_TCON_TV0\t121\n#define CLK_BUS_TCON_TV1\t122\n#define CLK_TVE0\t\t123\n#define CLK_BUS_TVE_TOP\t\t124\n#define CLK_BUS_TVE0\t\t125\n#define CLK_HDCP\t\t126\n#define CLK_BUS_HDCP\t\t127\n#define CLK_PLL_SYSTEM_32K\t128\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}