/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DMA0_COWE_MASKS_H_
#define ASIC_WEG_DMA0_COWE_MASKS_H_

/*
 *****************************************
 *   DMA0_COWE (Pwototype: DMA_COWE)
 *****************************************
 */

/* DMA0_COWE_CFG_0 */
#define DMA0_COWE_CFG_0_EN_SHIFT                                     0
#define DMA0_COWE_CFG_0_EN_MASK                                      0x1

/* DMA0_COWE_CFG_1 */
#define DMA0_COWE_CFG_1_HAWT_SHIFT                                   0
#define DMA0_COWE_CFG_1_HAWT_MASK                                    0x1
#define DMA0_COWE_CFG_1_FWUSH_SHIFT                                  1
#define DMA0_COWE_CFG_1_FWUSH_MASK                                   0x2
#define DMA0_COWE_CFG_1_SB_FOWCE_MISS_SHIFT                          2
#define DMA0_COWE_CFG_1_SB_FOWCE_MISS_MASK                           0x4

/* DMA0_COWE_WBW_MAX_OUTSTAND */
#define DMA0_COWE_WBW_MAX_OUTSTAND_VAW_SHIFT                         0
#define DMA0_COWE_WBW_MAX_OUTSTAND_VAW_MASK                          0x1F

/* DMA0_COWE_SWC_BASE_WO */
#define DMA0_COWE_SWC_BASE_WO_VAW_SHIFT                              0
#define DMA0_COWE_SWC_BASE_WO_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_SWC_BASE_HI */
#define DMA0_COWE_SWC_BASE_HI_VAW_SHIFT                              0
#define DMA0_COWE_SWC_BASE_HI_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_BASE_WO */
#define DMA0_COWE_DST_BASE_WO_VAW_SHIFT                              0
#define DMA0_COWE_DST_BASE_WO_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_BASE_HI */
#define DMA0_COWE_DST_BASE_HI_VAW_SHIFT                              0
#define DMA0_COWE_DST_BASE_HI_VAW_MASK                               0xFFFFFF
#define DMA0_COWE_DST_BASE_HI_CTX_ID_HI_SHIFT                        24
#define DMA0_COWE_DST_BASE_HI_CTX_ID_HI_MASK                         0xFF000000

/* DMA0_COWE_SWC_TSIZE_1 */
#define DMA0_COWE_SWC_TSIZE_1_VAW_SHIFT                              0
#define DMA0_COWE_SWC_TSIZE_1_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_SWC_STWIDE_1 */
#define DMA0_COWE_SWC_STWIDE_1_VAW_SHIFT                             0
#define DMA0_COWE_SWC_STWIDE_1_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_SWC_TSIZE_2 */
#define DMA0_COWE_SWC_TSIZE_2_VAW_SHIFT                              0
#define DMA0_COWE_SWC_TSIZE_2_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_SWC_STWIDE_2 */
#define DMA0_COWE_SWC_STWIDE_2_VAW_SHIFT                             0
#define DMA0_COWE_SWC_STWIDE_2_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_SWC_TSIZE_3 */
#define DMA0_COWE_SWC_TSIZE_3_VAW_SHIFT                              0
#define DMA0_COWE_SWC_TSIZE_3_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_SWC_STWIDE_3 */
#define DMA0_COWE_SWC_STWIDE_3_VAW_SHIFT                             0
#define DMA0_COWE_SWC_STWIDE_3_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_SWC_TSIZE_4 */
#define DMA0_COWE_SWC_TSIZE_4_VAW_SHIFT                              0
#define DMA0_COWE_SWC_TSIZE_4_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_SWC_STWIDE_4 */
#define DMA0_COWE_SWC_STWIDE_4_VAW_SHIFT                             0
#define DMA0_COWE_SWC_STWIDE_4_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_SWC_TSIZE_0 */
#define DMA0_COWE_SWC_TSIZE_0_VAW_SHIFT                              0
#define DMA0_COWE_SWC_TSIZE_0_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_TSIZE_1 */
#define DMA0_COWE_DST_TSIZE_1_VAW_SHIFT                              0
#define DMA0_COWE_DST_TSIZE_1_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_STWIDE_1 */
#define DMA0_COWE_DST_STWIDE_1_VAW_SHIFT                             0
#define DMA0_COWE_DST_STWIDE_1_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_DST_TSIZE_2 */
#define DMA0_COWE_DST_TSIZE_2_VAW_SHIFT                              0
#define DMA0_COWE_DST_TSIZE_2_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_STWIDE_2 */
#define DMA0_COWE_DST_STWIDE_2_VAW_SHIFT                             0
#define DMA0_COWE_DST_STWIDE_2_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_DST_TSIZE_3 */
#define DMA0_COWE_DST_TSIZE_3_VAW_SHIFT                              0
#define DMA0_COWE_DST_TSIZE_3_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_STWIDE_3 */
#define DMA0_COWE_DST_STWIDE_3_VAW_SHIFT                             0
#define DMA0_COWE_DST_STWIDE_3_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_DST_TSIZE_4 */
#define DMA0_COWE_DST_TSIZE_4_VAW_SHIFT                              0
#define DMA0_COWE_DST_TSIZE_4_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_DST_STWIDE_4 */
#define DMA0_COWE_DST_STWIDE_4_VAW_SHIFT                             0
#define DMA0_COWE_DST_STWIDE_4_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_DST_TSIZE_0 */
#define DMA0_COWE_DST_TSIZE_0_VAW_SHIFT                              0
#define DMA0_COWE_DST_TSIZE_0_VAW_MASK                               0xFFFFFFFF

/* DMA0_COWE_COMMIT */
#define DMA0_COWE_COMMIT_WW_COMP_EN_SHIFT                            0
#define DMA0_COWE_COMMIT_WW_COMP_EN_MASK                             0x1
#define DMA0_COWE_COMMIT_TWANSPOSE_SHIFT                             1
#define DMA0_COWE_COMMIT_TWANSPOSE_MASK                              0x2
#define DMA0_COWE_COMMIT_DTYPE_SHIFT                                 2
#define DMA0_COWE_COMMIT_DTYPE_MASK                                  0x4
#define DMA0_COWE_COMMIT_WIN_SHIFT                                   3
#define DMA0_COWE_COMMIT_WIN_MASK                                    0x8
#define DMA0_COWE_COMMIT_MEM_SET_SHIFT                               4
#define DMA0_COWE_COMMIT_MEM_SET_MASK                                0x10
#define DMA0_COWE_COMMIT_COMPWESS_SHIFT                              5
#define DMA0_COWE_COMMIT_COMPWESS_MASK                               0x20
#define DMA0_COWE_COMMIT_DECOMPWESS_SHIFT                            6
#define DMA0_COWE_COMMIT_DECOMPWESS_MASK                             0x40
#define DMA0_COWE_COMMIT_CTX_ID_SHIFT                                16
#define DMA0_COWE_COMMIT_CTX_ID_MASK                                 0xFF0000

/* DMA0_COWE_WW_COMP_WDATA */
#define DMA0_COWE_WW_COMP_WDATA_VAW_SHIFT                            0
#define DMA0_COWE_WW_COMP_WDATA_VAW_MASK                             0xFFFFFFFF

/* DMA0_COWE_WW_COMP_ADDW_WO */
#define DMA0_COWE_WW_COMP_ADDW_WO_VAW_SHIFT                          0
#define DMA0_COWE_WW_COMP_ADDW_WO_VAW_MASK                           0xFFFFFFFF

/* DMA0_COWE_WW_COMP_ADDW_HI */
#define DMA0_COWE_WW_COMP_ADDW_HI_VAW_SHIFT                          0
#define DMA0_COWE_WW_COMP_ADDW_HI_VAW_MASK                           0xFFFFFFFF

/* DMA0_COWE_WW_COMP_AWUSEW_31_11 */
#define DMA0_COWE_WW_COMP_AWUSEW_31_11_VAW_SHIFT                     0
#define DMA0_COWE_WW_COMP_AWUSEW_31_11_VAW_MASK                      0x1FFFFF

/* DMA0_COWE_TE_NUMWOWS */
#define DMA0_COWE_TE_NUMWOWS_VAW_SHIFT                               0
#define DMA0_COWE_TE_NUMWOWS_VAW_MASK                                0xFFFFFFFF

/* DMA0_COWE_PWOT */
#define DMA0_COWE_PWOT_VAW_SHIFT                                     0
#define DMA0_COWE_PWOT_VAW_MASK                                      0x1
#define DMA0_COWE_PWOT_EWW_VAW_SHIFT                                 1
#define DMA0_COWE_PWOT_EWW_VAW_MASK                                  0x2

/* DMA0_COWE_SECUWE_PWOPS */
#define DMA0_COWE_SECUWE_PWOPS_ASID_SHIFT                            0
#define DMA0_COWE_SECUWE_PWOPS_ASID_MASK                             0x3FF
#define DMA0_COWE_SECUWE_PWOPS_MMBP_SHIFT                            10
#define DMA0_COWE_SECUWE_PWOPS_MMBP_MASK                             0x400

/* DMA0_COWE_NON_SECUWE_PWOPS */
#define DMA0_COWE_NON_SECUWE_PWOPS_ASID_SHIFT                        0
#define DMA0_COWE_NON_SECUWE_PWOPS_ASID_MASK                         0x3FF
#define DMA0_COWE_NON_SECUWE_PWOPS_MMBP_SHIFT                        10
#define DMA0_COWE_NON_SECUWE_PWOPS_MMBP_MASK                         0x400

/* DMA0_COWE_WD_MAX_OUTSTAND */
#define DMA0_COWE_WD_MAX_OUTSTAND_VAW_SHIFT                          0
#define DMA0_COWE_WD_MAX_OUTSTAND_VAW_MASK                           0xFFF

/* DMA0_COWE_WD_MAX_SIZE */
#define DMA0_COWE_WD_MAX_SIZE_DATA_SHIFT                             0
#define DMA0_COWE_WD_MAX_SIZE_DATA_MASK                              0x7FF
#define DMA0_COWE_WD_MAX_SIZE_MD_SHIFT                               16
#define DMA0_COWE_WD_MAX_SIZE_MD_MASK                                0x7FF0000

/* DMA0_COWE_WD_AWCACHE */
#define DMA0_COWE_WD_AWCACHE_VAW_SHIFT                               0
#define DMA0_COWE_WD_AWCACHE_VAW_MASK                                0xF

/* DMA0_COWE_WD_AWUSEW_31_11 */
#define DMA0_COWE_WD_AWUSEW_31_11_VAW_SHIFT                          0
#define DMA0_COWE_WD_AWUSEW_31_11_VAW_MASK                           0x1FFFFF

/* DMA0_COWE_WD_INFWIGHTS */
#define DMA0_COWE_WD_INFWIGHTS_VAW_SHIFT                             0
#define DMA0_COWE_WD_INFWIGHTS_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_WW_MAX_OUTSTAND */
#define DMA0_COWE_WW_MAX_OUTSTAND_VAW_SHIFT                          0
#define DMA0_COWE_WW_MAX_OUTSTAND_VAW_MASK                           0xFFF

/* DMA0_COWE_WW_MAX_AWID */
#define DMA0_COWE_WW_MAX_AWID_VAW_SHIFT                              0
#define DMA0_COWE_WW_MAX_AWID_VAW_MASK                               0xFFFF

/* DMA0_COWE_WW_AWCACHE */
#define DMA0_COWE_WW_AWCACHE_VAW_SHIFT                               0
#define DMA0_COWE_WW_AWCACHE_VAW_MASK                                0xF

/* DMA0_COWE_WW_AWUSEW_31_11 */
#define DMA0_COWE_WW_AWUSEW_31_11_VAW_SHIFT                          0
#define DMA0_COWE_WW_AWUSEW_31_11_VAW_MASK                           0x1FFFFF

/* DMA0_COWE_WW_INFWIGHTS */
#define DMA0_COWE_WW_INFWIGHTS_VAW_SHIFT                             0
#define DMA0_COWE_WW_INFWIGHTS_VAW_MASK                              0xFFFF

/* DMA0_COWE_WD_WATE_WIM_CFG_0 */
#define DMA0_COWE_WD_WATE_WIM_CFG_0_WST_TOKEN_SHIFT                  0
#define DMA0_COWE_WD_WATE_WIM_CFG_0_WST_TOKEN_MASK                   0xFF
#define DMA0_COWE_WD_WATE_WIM_CFG_0_SAT_SHIFT                        16
#define DMA0_COWE_WD_WATE_WIM_CFG_0_SAT_MASK                         0xFF0000

/* DMA0_COWE_WD_WATE_WIM_CFG_1 */
#define DMA0_COWE_WD_WATE_WIM_CFG_1_TOUT_SHIFT                       0
#define DMA0_COWE_WD_WATE_WIM_CFG_1_TOUT_MASK                        0xFF
#define DMA0_COWE_WD_WATE_WIM_CFG_1_EN_SHIFT                         31
#define DMA0_COWE_WD_WATE_WIM_CFG_1_EN_MASK                          0x80000000

/* DMA0_COWE_WW_WATE_WIM_CFG_0 */
#define DMA0_COWE_WW_WATE_WIM_CFG_0_WST_TOKEN_SHIFT                  0
#define DMA0_COWE_WW_WATE_WIM_CFG_0_WST_TOKEN_MASK                   0xFF
#define DMA0_COWE_WW_WATE_WIM_CFG_0_SAT_SHIFT                        16
#define DMA0_COWE_WW_WATE_WIM_CFG_0_SAT_MASK                         0xFF0000

/* DMA0_COWE_WW_WATE_WIM_CFG_1 */
#define DMA0_COWE_WW_WATE_WIM_CFG_1_TOUT_SHIFT                       0
#define DMA0_COWE_WW_WATE_WIM_CFG_1_TOUT_MASK                        0xFF
#define DMA0_COWE_WW_WATE_WIM_CFG_1_EN_SHIFT                         31
#define DMA0_COWE_WW_WATE_WIM_CFG_1_EN_MASK                          0x80000000

/* DMA0_COWE_EWW_CFG */
#define DMA0_COWE_EWW_CFG_EWW_MSG_EN_SHIFT                           0
#define DMA0_COWE_EWW_CFG_EWW_MSG_EN_MASK                            0x1
#define DMA0_COWE_EWW_CFG_STOP_ON_EWW_SHIFT                          1
#define DMA0_COWE_EWW_CFG_STOP_ON_EWW_MASK                           0x2

/* DMA0_COWE_EWW_CAUSE */
#define DMA0_COWE_EWW_CAUSE_HBW_WD_EWW_SHIFT                         0
#define DMA0_COWE_EWW_CAUSE_HBW_WD_EWW_MASK                          0x1
#define DMA0_COWE_EWW_CAUSE_HBW_WW_EWW_SHIFT                         1
#define DMA0_COWE_EWW_CAUSE_HBW_WW_EWW_MASK                          0x2
#define DMA0_COWE_EWW_CAUSE_WBW_WW_EWW_SHIFT                         2
#define DMA0_COWE_EWW_CAUSE_WBW_WW_EWW_MASK                          0x4
#define DMA0_COWE_EWW_CAUSE_DESC_OVF_SHIFT                           3
#define DMA0_COWE_EWW_CAUSE_DESC_OVF_MASK                            0x8

/* DMA0_COWE_EWWMSG_ADDW_WO */
#define DMA0_COWE_EWWMSG_ADDW_WO_VAW_SHIFT                           0
#define DMA0_COWE_EWWMSG_ADDW_WO_VAW_MASK                            0xFFFFFFFF

/* DMA0_COWE_EWWMSG_ADDW_HI */
#define DMA0_COWE_EWWMSG_ADDW_HI_VAW_SHIFT                           0
#define DMA0_COWE_EWWMSG_ADDW_HI_VAW_MASK                            0xFFFFFFFF

/* DMA0_COWE_EWWMSG_WDATA */
#define DMA0_COWE_EWWMSG_WDATA_VAW_SHIFT                             0
#define DMA0_COWE_EWWMSG_WDATA_VAW_MASK                              0xFFFFFFFF

/* DMA0_COWE_STS0 */
#define DMA0_COWE_STS0_WD_WEQ_CNT_SHIFT                              0
#define DMA0_COWE_STS0_WD_WEQ_CNT_MASK                               0x7FFF
#define DMA0_COWE_STS0_WW_WEQ_CNT_SHIFT                              16
#define DMA0_COWE_STS0_WW_WEQ_CNT_MASK                               0x7FFF0000
#define DMA0_COWE_STS0_BUSY_SHIFT                                    31
#define DMA0_COWE_STS0_BUSY_MASK                                     0x80000000

/* DMA0_COWE_STS1 */
#define DMA0_COWE_STS1_IS_HAWT_SHIFT                                 0
#define DMA0_COWE_STS1_IS_HAWT_MASK                                  0x1

/* DMA0_COWE_WD_DBGMEM_ADD */
#define DMA0_COWE_WD_DBGMEM_ADD_VAW_SHIFT                            0
#define DMA0_COWE_WD_DBGMEM_ADD_VAW_MASK                             0xFFFFFFFF

/* DMA0_COWE_WD_DBGMEM_DATA_WW */
#define DMA0_COWE_WD_DBGMEM_DATA_WW_VAW_SHIFT                        0
#define DMA0_COWE_WD_DBGMEM_DATA_WW_VAW_MASK                         0xFFFFFFFF

/* DMA0_COWE_WD_DBGMEM_DATA_WD */
#define DMA0_COWE_WD_DBGMEM_DATA_WD_VAW_SHIFT                        0
#define DMA0_COWE_WD_DBGMEM_DATA_WD_VAW_MASK                         0xFFFFFFFF

/* DMA0_COWE_WD_DBGMEM_CTWW */
#define DMA0_COWE_WD_DBGMEM_CTWW_WW_NWD_SHIFT                        0
#define DMA0_COWE_WD_DBGMEM_CTWW_WW_NWD_MASK                         0x1

/* DMA0_COWE_WD_DBGMEM_WC */
#define DMA0_COWE_WD_DBGMEM_WC_VAWID_SHIFT                           0
#define DMA0_COWE_WD_DBGMEM_WC_VAWID_MASK                            0x1

/* DMA0_COWE_DBG_HBW_AXI_AW_CNT */

/* DMA0_COWE_DBG_HBW_AXI_AW_CNT */

/* DMA0_COWE_DBG_WBW_AXI_AW_CNT */

/* DMA0_COWE_DBG_DESC_CNT */
#define DMA0_COWE_DBG_DESC_CNT_WD_STS_CTX_CNT_SHIFT                  0
#define DMA0_COWE_DBG_DESC_CNT_WD_STS_CTX_CNT_MASK                   0xFFFFFFFF

/* DMA0_COWE_DBG_STS */
#define DMA0_COWE_DBG_STS_WD_CTX_FUWW_SHIFT                          0
#define DMA0_COWE_DBG_STS_WD_CTX_FUWW_MASK                           0x1
#define DMA0_COWE_DBG_STS_WW_CTX_FUWW_SHIFT                          1
#define DMA0_COWE_DBG_STS_WW_CTX_FUWW_MASK                           0x2
#define DMA0_COWE_DBG_STS_WW_COMP_FUWW_SHIFT                         2
#define DMA0_COWE_DBG_STS_WW_COMP_FUWW_MASK                          0x4
#define DMA0_COWE_DBG_STS_WD_CTX_EMPTY_SHIFT                         3
#define DMA0_COWE_DBG_STS_WD_CTX_EMPTY_MASK                          0x8
#define DMA0_COWE_DBG_STS_WW_CTX_EMPTY_SHIFT                         4
#define DMA0_COWE_DBG_STS_WW_CTX_EMPTY_MASK                          0x10
#define DMA0_COWE_DBG_STS_WW_COMP_EMPTY_SHIFT                        5
#define DMA0_COWE_DBG_STS_WW_COMP_EMPTY_MASK                         0x20
#define DMA0_COWE_DBG_STS_TE_EMPTY_SHIFT                             6
#define DMA0_COWE_DBG_STS_TE_EMPTY_MASK                              0x40
#define DMA0_COWE_DBG_STS_TE_BUSY_SHIFT                              7
#define DMA0_COWE_DBG_STS_TE_BUSY_MASK                               0x80
#define DMA0_COWE_DBG_STS_GSKT_EMPTY_SHIFT                           8
#define DMA0_COWE_DBG_STS_GSKT_EMPTY_MASK                            0x100
#define DMA0_COWE_DBG_STS_GSKT_FUWW_SHIFT                            9
#define DMA0_COWE_DBG_STS_GSKT_FUWW_MASK                             0x200
#define DMA0_COWE_DBG_STS_WDBUF_FUWWNESS_SHIFT                       20
#define DMA0_COWE_DBG_STS_WDBUF_FUWWNESS_MASK                        0x7FF00000

/* DMA0_COWE_DBG_WD_DESC_ID */

/* DMA0_COWE_DBG_WW_DESC_ID */

#endif /* ASIC_WEG_DMA0_COWE_MASKS_H_ */
