$comment
	File created using the following command:
		vcd file MC1.msim.vcd -direction
$end
$date
	Sun Dec 01 18:54:43 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CONTROL_UNITY_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " MBR_IN [7:0] $end
$var reg 1 # N $end
$var reg 1 $ Z $end
$var wire 1 % MIR [35] $end
$var wire 1 & MIR [34] $end
$var wire 1 ' MIR [33] $end
$var wire 1 ( MIR [32] $end
$var wire 1 ) MIR [31] $end
$var wire 1 * MIR [30] $end
$var wire 1 + MIR [29] $end
$var wire 1 , MIR [28] $end
$var wire 1 - MIR [27] $end
$var wire 1 . MIR [26] $end
$var wire 1 / MIR [25] $end
$var wire 1 0 MIR [24] $end
$var wire 1 1 MIR [23] $end
$var wire 1 2 MIR [22] $end
$var wire 1 3 MIR [21] $end
$var wire 1 4 MIR [20] $end
$var wire 1 5 MIR [19] $end
$var wire 1 6 MIR [18] $end
$var wire 1 7 MIR [17] $end
$var wire 1 8 MIR [16] $end
$var wire 1 9 MIR [15] $end
$var wire 1 : MIR [14] $end
$var wire 1 ; MIR [13] $end
$var wire 1 < MIR [12] $end
$var wire 1 = MIR [11] $end
$var wire 1 > MIR [10] $end
$var wire 1 ? MIR [9] $end
$var wire 1 @ MIR [8] $end
$var wire 1 A MIR [7] $end
$var wire 1 B MIR [6] $end
$var wire 1 C MIR [5] $end
$var wire 1 D MIR [4] $end
$var wire 1 E MIR [3] $end
$var wire 1 F MIR [2] $end
$var wire 1 G MIR [1] $end
$var wire 1 H MIR [0] $end
$var wire 1 I MPC [8] $end
$var wire 1 J MPC [7] $end
$var wire 1 K MPC [6] $end
$var wire 1 L MPC [5] $end
$var wire 1 M MPC [4] $end
$var wire 1 N MPC [3] $end
$var wire 1 O MPC [2] $end
$var wire 1 P MPC [1] $end
$var wire 1 Q MPC [0] $end
$var wire 1 R sampler $end
$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var tri1 1 V devclrn $end
$var tri1 1 W devpor $end
$var tri1 1 X devoe $end
$var wire 1 Y inst1|inst~regout $end
$var wire 1 Z N~combout $end
$var wire 1 [ inst1|inst~feeder_combout $end
$var wire 1 \ CLOCK~combout $end
$var wire 1 ] CLOCK~clkctrl_outclk $end
$var wire 1 ^ Z~combout $end
$var wire 1 _ inst1|inst1~regout $end
$var wire 1 ` inst1|inst5~0_combout $end
$var wire 1 a inst1|inst5~combout $end
$var wire 1 b inst1|inst7 [7] $end
$var wire 1 c inst1|inst7 [6] $end
$var wire 1 d inst1|inst7 [5] $end
$var wire 1 e inst1|inst7 [4] $end
$var wire 1 f inst1|inst7 [3] $end
$var wire 1 g inst1|inst7 [2] $end
$var wire 1 h inst1|inst7 [1] $end
$var wire 1 i inst1|inst7 [0] $end
$var wire 1 j inst|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 k inst|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 l inst|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 m inst|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 n inst|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 o inst|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 p inst|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 q inst|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 r inst|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 s inst|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 t inst|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 u inst|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 v inst|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 w inst|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 x inst|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 y inst|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 z inst|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 { inst|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 | inst|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 } inst|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 ~ inst|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 !! inst|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 "! inst|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 #! inst|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 $! inst|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 %! inst|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 &! inst|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 '! inst|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 (! inst|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 )! inst|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 *! inst|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 +! inst|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 ,! inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 -! inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 .! inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 /! inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 0! MBR_IN~combout [7] $end
$var wire 1 1! MBR_IN~combout [6] $end
$var wire 1 2! MBR_IN~combout [5] $end
$var wire 1 3! MBR_IN~combout [4] $end
$var wire 1 4! MBR_IN~combout [3] $end
$var wire 1 5! MBR_IN~combout [2] $end
$var wire 1 6! MBR_IN~combout [1] $end
$var wire 1 7! MBR_IN~combout [0] $end
$var wire 1 8! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8] $end
$var wire 1 9! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7] $end
$var wire 1 :! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6] $end
$var wire 1 ;! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5] $end
$var wire 1 <! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4] $end
$var wire 1 =! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3] $end
$var wire 1 >! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2] $end
$var wire 1 ?! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1] $end
$var wire 1 @! inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 A! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 B! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 C! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 D! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 E! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 F! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 G! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 H! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 I! inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 J! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8] $end
$var wire 1 K! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7] $end
$var wire 1 L! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6] $end
$var wire 1 M! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5] $end
$var wire 1 N! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4] $end
$var wire 1 O! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3] $end
$var wire 1 P! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2] $end
$var wire 1 Q! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1] $end
$var wire 1 R! inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 S! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 T! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 U! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 V! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 W! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 X! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Y! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 Z! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 [! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1100000 "
0#
0$
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xR
0S
1T
xU
1V
1W
1X
0Y
0Z
x[
0\
x]
0^
0_
x`
xa
xi
xh
xg
xf
xe
xd
xc
xb
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
07!
06!
05!
04!
03!
12!
11!
00!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
$end
#122
0]
#756
0`
#846
0e
#1070
0i
#1136
0d
#1140
0c
#1141
0g
#1142
0b
#1143
0f
#1145
0a
#1229
0h
#3942
0%
#3943
08
#3958
0)
#4029
0(
#4056
0&
#4101
0+
#4168
0;
#4174
0F
#4179
0>
#4182
03
#4183
0:
#4219
09
#4226
06
#4229
0/
#4236
0*
#4276
0'
#4313
00
#4355
0E
#4398
0.
#4411
0@
#4435
0=
#4440
07
#4448
0<
#4454
01
#4459
05
#4462
04
#4474
0H
#4487
0-
#4494
0,
#4503
0D
#4517
02
#4529
0G
#4546
0?
#4547
0A
#4753
0C
#4778
0M
#4841
0B
#4932
0I
#5068
0O
#5146
0Q
#5223
0K
#5243
0L
#5397
0N
#5427
0J
#5448
0P
#5515
0[
#140000
1!
0R
#140989
1\
#141111
1]
#200000
0!
1R
#200989
0\
#201111
0]
#204751
1?!
1q
#205317
1h
#209245
1,
#209536
1P
#340000
1!
0R
#340989
1\
#341111
1]
#400000
0!
1R
#400989
0\
#401111
0]
#404731
1R!
1K!
1&!
1}
#404745
1I!
1G!
1F!
1A!
1{
1y
1x
1s
#404751
0?!
0q
#404757
1[!
1W!
1/!
1+!
#405317
0h
#405709
1d
#405885
1c
#408674
18
#408927
13
#408971
16
#409143
1.
#409207
14
#409231
1H
#409245
0,
#409260
1D
#409277
1?
#409536
0P
#409816
1L
#409968
1K
#420000
b1100100 "
0R
#420850
15!
#426820
1g
#430747
1O
#540000
1!
1R
#540989
1\
#541111
1]
#600000
0!
0R
#600989
0\
#601111
0]
#604731
0R!
1Q!
0K!
1J!
0&!
1%!
0}
1|
#604745
0A!
0s
#604751
1?!
18!
1q
1j
#604757
0[!
1Y!
0W!
1V!
1T!
0/!
1-!
0+!
1*!
1(!
#605317
1h
#605694
1a
#605709
0d
#605885
0c
#605886
0g
#608674
08
#608693
1%
#608910
1>
#608931
1F
#609143
0.
#609171
17
#609231
0H
#609245
1,
#609260
0D
#609277
0?
#609304
1A
#609481
1I
#609510
1C
#609536
1P
#609813
0O
#609816
0L
#609968
0K
#740000
1!
1R
#740989
1\
#741111
1]
#800000
0!
0R
#800989
0\
#801111
0]
#804731
0Q!
1N!
1L!
0J!
0%!
1"!
1~
0|
#804745
0F!
0x
#804751
1@!
1r
#804757
1[!
1Z!
0V!
0T!
1/!
1.!
0*!
0(!
#805821
1i
#808899
1;
#808910
0>
#808927
03
#808950
19
#809171
07
#809231
1H
#809238
1-
#809286
1G
#809304
0A
#809510
0C
#809897
1Q
#940000
1!
1R
#940989
1\
#941111
1]
#1000000
0!
0R
#1000989
0\
#1001111
0]
#1004731
1K!
1J!
1}
1|
#1004745
1H!
1F!
1z
1x
#1004751
0@!
08!
0r
0j
#1004757
0[!
0Z!
0Y!
1U!
0/!
0.!
0-!
1)!
#1005694
0a
#1005821
0i
#1008674
18
#1008693
0%
#1008927
13
#1008931
0F
#1009171
17
#1009204
15
#1009231
0H
#1009238
0-
#1009286
0G
#1009481
0I
#1009598
1B
#1009897
0Q
#1140000
1!
1R
#1140989
1\
#1141111
1]
#1200000
0!
0R
#1200989
0\
#1201111
0]
#1204731
1R!
0N!
0L!
0J!
1&!
0"!
0~
0|
#1204745
0H!
1A!
0z
1s
#1204751
0?!
0q
#1204757
1[!
1W!
0U!
1/!
1+!
0)!
#1205317
0h
#1205709
1d
#1205885
1c
#1205886
1g
#1208899
0;
#1208950
09
#1209143
1.
#1209171
07
#1209204
05
#1209231
1H
#1209245
0,
#1209260
1D
#1209277
1?
#1209536
0P
#1209598
0B
#1209813
1O
#1209816
1L
#1209968
1K
#1340000
1!
1R
#1340989
1\
#1341111
1]
#1399000
b100100 "
b100 "
b0 "
0R
#1399850
05!
#1399979
01!
#1399989
02!
#1400000
0!
1R
#1400989
0\
#1401111
0]
#1401438
0c
#1401448
0d
#1404731
0R!
0K!
0&!
0}
#1404745
0I!
0G!
0F!
0A!
0{
0y
0x
0s
#1404751
1?!
18!
1q
1j
#1404757
0[!
1Y!
0W!
1V!
1T!
0/!
1-!
0+!
1*!
1(!
#1405317
1h
#1405521
0K
#1405555
0L
#1405694
1a
#1405820
0g
#1408674
08
#1408693
1%
#1408927
03
#1408931
1F
#1408971
06
#1409143
0.
#1409207
04
#1409231
0H
#1409245
1,
#1409260
0D
#1409277
0?
#1409304
1A
#1409481
1I
#1409510
1C
#1409536
1P
#1409747
0O
#1540000
1!
0R
#1540989
1\
#1541111
1]
#1600000
0!
1R
#1600989
0\
#1601111
0]
#1604731
1N!
1L!
1"!
1~
#1604745
1I!
1G!
1{
1y
#1604751
1@!
1r
#1604757
1[!
1Z!
0V!
0T!
1/!
1.!
0*!
0(!
#1605821
1i
#1608899
1;
#1608950
19
#1608971
16
#1609207
14
#1609231
1H
#1609238
1-
#1609286
1G
#1609304
0A
#1609510
0C
#1609897
1Q
#1740000
1!
0R
#1740989
1\
#1741111
1]
