
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 03:22:49 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 03:23:18 2023
viaInitial ends at Thu Mar 23 03:23:18 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.02min, mem=68.0M, fe_cpu=0.37min, fe_real=0.50min, fe_mem=782.4M) ***
#% Begin Load netlist data ... (date=03/23 03:23:19, mem=518.7M)
*** Begin netlist parsing (mem=782.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 783.359M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=783.4M) ***
#% End Load netlist data ... (date=03/23 03:23:19, total cpu=0:00:00.4, real=0:00:01.0, peak res=547.3M, current mem=546.1M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 36505 stdCell insts.

*** Memory Usage v#1 (Current mem = 829.773M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:23.9, real=0:00:32.0, peak res=788.8M, current mem=788.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=832.7M, current mem=832.7M)
Current (total cpu=0:00:24.0, real=0:00:32.0, peak res=832.7M, current mem=832.7M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1413.8 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1435.39)
Total number of fetched objects 38689
End delay calculation. (MEM=1890.93 CPU=0:00:04.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1807.85 CPU=0:00:06.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:03.0 totSessionCpu=0:00:35.5 mem=1775.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.250  | -1.250  |  0.236  | -0.026  |
|           TNS (ns):| -66.968 | -64.704 |  0.000  | -2.264  |
|    Violating Paths:|   625   |   537   |    0    |   88    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.982%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.28 sec
Total Real time: 5.0 sec
Total Memory Usage: 1429.324219 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
36505 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
36505 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/23 03:23:27, mem=1040.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/23 03:23:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.6M, current mem=1042.6M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/23 03:23:27, mem=1042.6M)

Initialize fgc environment(mem: 1429.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 03:23:28, total cpu=0:00:00.6, real=0:00:01.0, peak res=1043.1M, current mem=1043.1M)
<CMD> sroute
#% Begin sroute (date=03/23 03:23:28, mem=1043.1M)
*** Begin SPECIAL ROUTE on Thu Mar 23 03:23:28 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2573.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 180 used
Read in 180 components
  180 core components: 180 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 360 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 588
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 294
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 2582.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 882 wires.
ViaGen created 18228 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       882      |       NA       |
|  VIA1  |      6468      |        0       |
|  VIA2  |      5880      |        0       |
|  VIA3  |      5880      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/23 03:23:30, total cpu=0:00:01.7, real=0:00:02.0, peak res=1057.1M, current mem=1057.1M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1467.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1467.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/23 03:23:31, mem=1096.5M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 214.100    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 214.900    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 215.700    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 216.500    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 217.300    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 218.100    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 218.900    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 219.700    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 220.500    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 221.300    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 222.100    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 222.900    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 223.700    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 224.500    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 225.300    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 226.100    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 226.900    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 227.700    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 228.500    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 229.300    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 230.100    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 230.900    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 231.700    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 232.500    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 233.300    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 234.100    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 234.900    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 235.700    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 236.500    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 237.300    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 238.100    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 238.900    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 239.700    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 240.500    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 241.300    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 242.100    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 242.900    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 243.700    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 244.500    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 245.300    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 246.100    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 246.900    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 247.700    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 248.500    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 249.300    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 250.100    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 250.900    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 251.700    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 252.500    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 253.300    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 254.100    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 254.900    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 255.700    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 256.500    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 257.300    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 258.100    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 258.900    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 259.700    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 260.500    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 261.300    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 262.100    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 262.900    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 263.700    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 264.500    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 265.300    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 266.100    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 266.900    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 267.700    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 268.500    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 269.300    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 270.100    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 270.900    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 271.700    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 272.500    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 273.300    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 274.100    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 274.900    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 275.700    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 276.500    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 277.300    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 278.100    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 278.900    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 279.700    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 280.500    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 281.300    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 282.100    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 282.900    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 283.700    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 284.500    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 285.300    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 286.100    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 286.900    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 287.700    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 288.500    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 289.300    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 290.100    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 290.900    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 291.700    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 292.500    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 293.300    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 294.100    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 294.900    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 295.700    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 296.500    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 297.300    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 298.100    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 298.900    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 299.700    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 300.500    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 301.300    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 302.100    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 302.900    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 303.700    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 304.500    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 305.300    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 306.100    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 306.900    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 307.700    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 308.500    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 309.300    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 310.100    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 310.900    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 311.700    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 312.500    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 313.300    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 314.100    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 314.900    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 315.700    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 316.500    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 317.300    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 318.100    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 318.900    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 319.700    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 320.500    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 321.300    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 322.100    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 322.900    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 323.700    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 324.500    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 325.300    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 326.100    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 326.900    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 327.700    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 328.500    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 329.300    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 330.100    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 330.900    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 331.700    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 332.500    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 333.300    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 334.100    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 334.900    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 335.700    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 336.500    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 337.300    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 338.100    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 338.900    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 339.700    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 340.500    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 341.300    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 342.100    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 342.900    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 343.700    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 344.500    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 345.300    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 346.100    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 346.900    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 347.700    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 348.500    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 349.300    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 350.100    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 350.900    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 351.700    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 352.500    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 353.300    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 354.100    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 194.100    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 194.900    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 196.500    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 197.300    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 198.100    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 198.900    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 199.700    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 200.500    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 201.300    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 202.100    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 202.900    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 203.700    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 204.500    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 205.300    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 206.100    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 206.900    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 207.700    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 208.500    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 209.300    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 210.100    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 210.900    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 211.700    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 212.500    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 213.300    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 195.700    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/23 03:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.6M, current mem=1097.6M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/23 03:23:31, mem=1097.6M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/23 03:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.9M, current mem=1097.9M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/23 03:23:31, mem=1098.0M)
% Begin Save ccopt configuration ... (date=03/23 03:23:31, mem=1101.0M)
% End Save ccopt configuration ... (date=03/23 03:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.9M, current mem=1101.9M)
% Begin Save netlist data ... (date=03/23 03:23:31, mem=1101.9M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 03:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1105.6M, current mem=1105.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 03:23:31, mem=1106.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 03:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1106.5M, current mem=1106.5M)
% Begin Save clock tree data ... (date=03/23 03:23:31, mem=1117.6M)
% End Save clock tree data ... (date=03/23 03:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.6M, current mem=1117.6M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file floorplan.enc.dat.tmp/dualcore.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1561.8M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1561.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1545.8M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 03:23:32, mem=1120.2M)
% End Save power constraints data ... (date=03/23 03:23:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.3M, current mem=1120.3M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/23 03:23:34, total cpu=0:00:02.2, real=0:00:03.0, peak res=1121.7M, current mem=1121.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 674 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD8' removed
*       :      8 instances of type 'INVD6' removed
*       :      4 instances of type 'INVD4' removed
*       :      6 instances of type 'INVD3' removed
*       :     19 instances of type 'INVD2' removed
*       :    144 instances of type 'INVD1' removed
*       :    256 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      4 instances of type 'CKND6' removed
*       :      5 instances of type 'CKND4' removed
*       :     10 instances of type 'CKND3' removed
*       :     82 instances of type 'CKND2' removed
*       :      2 instances of type 'CKND16' removed
*       :      1 instance  of type 'CKND12' removed
*       :     13 instances of type 'CKBD4' removed
*       :      8 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD12' removed
*       :     23 instances of type 'CKBD1' removed
*       :      2 instances of type 'BUFFD8' removed
*       :      4 instances of type 'BUFFD6' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     28 instances of type 'BUFFD2' removed
*       :      5 instances of type 'BUFFD16' removed
*       :     18 instances of type 'BUFFD1' removed
*       :     25 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT)
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 10%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 20%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 30%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 40%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 50%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 60%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 70%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 80%
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT): 90%

Finished Levelizing
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT)

Starting Activity Propagation
2023-Mar-23 03:23:39 (2023-Mar-23 10:23:39 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 03:23:40 (2023-Mar-23 10:23:40 GMT): 10%
2023-Mar-23 03:23:40 (2023-Mar-23 10:23:40 GMT): 20%

Finished Activity Propagation
2023-Mar-23 03:23:41 (2023-Mar-23 10:23:41 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 27773 (73.5%) nets
3		: 4855 (12.9%) nets
4     -	14	: 4529 (12.0%) nets
15    -	39	: 481 (1.3%) nets
40    -	79	: 57 (0.2%) nets
80    -	159	: 75 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=35932 (0 fixed + 35932 movable) #buf cell=0 #inv cell=4412 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=37774 #term=120348 #term/net=3.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 35932 single + 0 double + 0 multi
Total standard cell length = 76.9294 (mm), area = 0.1385 (mm^2)
Average module density = 0.499.
Density for the design = 0.499.
       = stdcell_area 384647 sites (138473 um^2) / alloc_area 770626 sites (277425 um^2).
Pin Density = 0.1554.
            = total # of pins 120348 / total area 774399.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.340e+05 (9.58e+04 1.38e+05)
              Est.  stn bbox = 2.657e+05 (1.18e+05 1.47e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1695.7M
Iteration  2: Total net bbox = 2.340e+05 (9.58e+04 1.38e+05)
              Est.  stn bbox = 2.657e+05 (1.18e+05 1.47e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.7M
*** Finished SKP initialization (cpu=0:00:13.5, real=0:00:09.0)***
Iteration  3: Total net bbox = 1.760e+05 (6.96e+04 1.06e+05)
              Est.  stn bbox = 2.198e+05 (9.56e+04 1.24e+05)
              cpu = 0:00:27.2 real = 0:00:13.0 mem = 2491.1M
Iteration  4: Total net bbox = 2.884e+05 (1.05e+05 1.84e+05)
              Est.  stn bbox = 3.640e+05 (1.33e+05 2.31e+05)
              cpu = 0:01:27 real = 0:00:27.0 mem = 2577.7M
Iteration  5: Total net bbox = 2.884e+05 (1.05e+05 1.84e+05)
              Est.  stn bbox = 3.640e+05 (1.33e+05 2.31e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2577.7M
Iteration  6: Total net bbox = 3.398e+05 (1.40e+05 2.00e+05)
              Est.  stn bbox = 4.552e+05 (1.90e+05 2.65e+05)
              cpu = 0:00:46.1 real = 0:00:15.0 mem = 2606.7M
Iteration  7: Total net bbox = 3.609e+05 (1.57e+05 2.04e+05)
              Est.  stn bbox = 4.753e+05 (2.06e+05 2.69e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2248.6M
Iteration  8: Total net bbox = 3.609e+05 (1.57e+05 2.04e+05)
              Est.  stn bbox = 4.753e+05 (2.06e+05 2.69e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.6M
Iteration  9: Total net bbox = 3.984e+05 (1.78e+05 2.20e+05)
              Est.  stn bbox = 5.258e+05 (2.34e+05 2.92e+05)
              cpu = 0:00:47.0 real = 0:00:16.0 mem = 2232.0M
Iteration 10: Total net bbox = 3.984e+05 (1.78e+05 2.20e+05)
              Est.  stn bbox = 5.258e+05 (2.34e+05 2.92e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2232.0M
Iteration 11: Total net bbox = 4.109e+05 (1.83e+05 2.27e+05)
              Est.  stn bbox = 5.410e+05 (2.40e+05 3.01e+05)
              cpu = 0:00:47.9 real = 0:00:16.0 mem = 2232.9M
Iteration 12: Total net bbox = 4.109e+05 (1.83e+05 2.27e+05)
              Est.  stn bbox = 5.410e+05 (2.40e+05 3.01e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2232.9M
Iteration 13: Total net bbox = 4.367e+05 (2.00e+05 2.37e+05)
              Est.  stn bbox = 5.610e+05 (2.56e+05 3.05e+05)
              cpu = 0:02:41 real = 0:00:48.0 mem = 2241.8M
Iteration 14: Total net bbox = 4.367e+05 (2.00e+05 2.37e+05)
              Est.  stn bbox = 5.610e+05 (2.56e+05 3.05e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2241.8M
Iteration 15: Total net bbox = 4.367e+05 (2.00e+05 2.37e+05)
              Est.  stn bbox = 5.610e+05 (2.56e+05 3.05e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2241.8M
Finished Global Placement (cpu=0:07:01, real=0:02:19, mem=2241.8M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:07:54 mem=1905.7M) ***
Total net bbox length = 4.367e+05 (2.002e+05 2.365e+05) (ext = 2.670e+04)
Move report: Detail placement moves 35932 insts, mean move: 1.13 um, max move: 21.99 um
	Max move on inst (core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch): (189.94, 72.25) --> (183.40, 56.80)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:04.0 MEM: 1905.7MB
Summary Report:
Instances move: 35932 (out of 35932 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 21.99 um (Instance: core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch) (189.935, 72.251) -> (183.4, 56.8)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.208e+05 (1.810e+05 2.398e+05) (ext = 2.643e+04)
Runtime: CPU: 0:00:08.8 REAL: 0:00:04.0 MEM: 1905.7MB
*** Finished refinePlace (0:08:03 mem=1905.7M) ***
*** Finished Initial Placement (cpu=0:07:11, real=0:02:24, mem=1902.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1902.52 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37774 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37774 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.173200e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        85( 0.09%)        10( 0.01%)         1( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               94( 0.01%)        10( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.92 seconds, mem = 1902.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120043
[NR-eGR]     M2  (2V) length: 2.376103e+05um, number of vias: 176729
[NR-eGR]     M3  (3H) length: 2.244913e+05um, number of vias: 5022
[NR-eGR]     M4  (4V) length: 5.734004e+04um, number of vias: 812
[NR-eGR]     M5  (5H) length: 1.333770e+04um, number of vias: 338
[NR-eGR]     M6  (6V) length: 5.992245e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 3.152000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.584000e+02um, number of vias: 0
[NR-eGR] Total length: 5.393452e+05um, number of vias: 302952
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.125250e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 1789.5M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.6, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:23, real = 0: 2:32, mem = 1781.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.0M, totSessionCpu=0:08:07 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1629.6M, totSessionCpu=0:08:14 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2100.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2124.41 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2124.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37774 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37774 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.229990e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        90( 0.10%)        13( 0.01%)         2( 0.00%)   ( 0.12%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               96( 0.02%)        13( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120043
[NR-eGR]     M2  (2V) length: 2.390105e+05um, number of vias: 176700
[NR-eGR]     M3  (3H) length: 2.289402e+05um, number of vias: 5048
[NR-eGR]     M4  (4V) length: 5.816512e+04um, number of vias: 813
[NR-eGR]     M5  (5H) length: 1.324740e+04um, number of vias: 298
[NR-eGR]     M6  (6V) length: 5.569140e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 2.040000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 7.520000e+01um, number of vias: 0
[NR-eGR] Total length: 5.452116e+05um, number of vias: 302910
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.382520e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.14 sec, Real: 1.19 sec, Curr Mem: 2125.78 MB )
Extraction called for design 'dualcore' of instances=35932 and nets=37889 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2117.777M)
** Profile ** Start :  cpu=0:00:00.0, mem=2117.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2120.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2227.11)
Total number of fetched objects 38116
End delay calculation. (MEM=2582.03 CPU=0:00:05.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2582.03 CPU=0:00:06.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:08:27 mem=2550.0M)
** Profile ** Overall slacks :  cpu=0:00:09.9, mem=2558.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2580.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.973  |
|           TNS (ns):| -1618.5 |
|    Violating Paths:|  4549   |
|          All Paths:|  10993  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    155 (155)     |   -0.252   |    206 (206)     |
|   max_tran     |    198 (7088)    |   -4.203   |    198 (7091)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.670%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2580.6M
**optDesign ... cpu = 0:00:22, real = 0:00:09, mem = 1781.3M, totSessionCpu=0:08:29 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2251.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2251.0M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.48MB/3500.04MB/1802.48MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.49MB/3500.04MB/1802.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3500.04MB/1802.50MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT)
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 10%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 20%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 30%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 40%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 50%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 60%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 70%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 80%
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 90%

Finished Levelizing
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT)

Starting Activity Propagation
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT)
2023-Mar-23 03:26:18 (2023-Mar-23 10:26:18 GMT): 10%
2023-Mar-23 03:26:19 (2023-Mar-23 10:26:19 GMT): 20%

Finished Activity Propagation
2023-Mar-23 03:26:19 (2023-Mar-23 10:26:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1802.96MB/3501.04MB/1802.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 03:26:19 (2023-Mar-23 10:26:19 GMT)
2023-Mar-23 03:26:20 (2023-Mar-23 10:26:20 GMT): 10%
2023-Mar-23 03:26:20 (2023-Mar-23 10:26:20 GMT): 20%
2023-Mar-23 03:26:20 (2023-Mar-23 10:26:20 GMT): 30%
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT): 40%
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT): 50%
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT): 60%
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT): 70%
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT): 80%
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT): 90%

Finished Calculating power
2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1805.11MB/3571.05MB/1805.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.11MB/3571.05MB/1805.16MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1805.16MB/3571.05MB/1805.17MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1805.18MB/3571.05MB/1805.18MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 03:26:21 (2023-Mar-23 10:26:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       41.59436829 	   63.0187%
Total Switching Power:      23.31805188 	   35.3286%
Total Leakage Power:         1.09082739 	    1.6527%
Total Power:                66.00324737
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.68       3.199      0.5779       27.45       41.59
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.606e-05
Combinational                      16.84       20.12      0.4993       37.45       56.75
Clock (Combinational)           0.002617           0   1.615e-05    0.002633    0.003989
Clock (Sequential)                  1.08           0     0.01351       1.093       1.656
-----------------------------------------------------------------------------------------
Total                              41.59       23.32       1.091          66         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      41.59       23.32       1.091          66         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5206           0    0.006642      0.5272      0.7988
clk1                              0.5616           0    0.006885      0.5685      0.8613
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096        1.66
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U8514 (ND2D8):          0.05638
*              Highest Leakage Power:     normalizer_inst/U6322 (ND3D8):        0.0002554
*                Total Cap:      1.60569e-10 F
*                Total instances in design: 35932
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1815.60MB/3584.30MB/1815.67MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -10.254 ns

 1196 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0       1196          0       1196

 1196 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:12.4 real=0:00:06.0 mem=2641.6M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:43.0/0:03:33.0 (2.5), mem = 2641.6M
(I,S,L,T): WC_VIEW: 40.1387, 21.0838, 1.02149, 62.244

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2849.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2849.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2849.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2849.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2849.5M)
CPU of: netlist preparation :0:00:00.1 (mem :2849.5M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2849.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 40.1387, 21.0838, 1.02149, 62.244
*** AreaOpt [finish] : cpu/real = 0:00:05.3/0:00:04.9 (1.1), totSession cpu/real = 0:08:48.3/0:03:37.9 (2.4), mem = 2641.6M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:49.4/0:03:38.5 (2.4), mem = 2395.5M
(I,S,L,T): WC_VIEW: 40.1387, 21.0838, 1.02149, 62.244
(I,S,L,T): WC_VIEW: 40.1387, 21.0838, 1.02149, 62.244
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:04.7 (1.2), totSession cpu/real = 0:08:55.0/0:03:43.2 (2.4), mem = 2395.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:55.1/0:03:43.3 (2.4), mem = 2395.6M
(I,S,L,T): WC_VIEW: 40.1387, 21.0838, 1.02149, 62.244
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   310|  8220|    -4.34|   205|   205|    -0.26|     0|     0|     0|     0|   -10.25| -1653.22|       0|       0|       0|  48.77|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.29|  -891.57|      93|       0|     185|  48.88| 0:00:02.0|  2953.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.29|  -891.57|       0|       0|       0|  48.88| 0:00:00.0|  2953.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:08.1 real=0:00:02.0 mem=2953.8M) ***

(I,S,L,T): WC_VIEW: 39.4289, 21.0517, 1.02604, 61.5066
*** DrvOpt [finish] : cpu/real = 0:00:12.4/0:00:06.0 (2.1), totSession cpu/real = 0:09:07.6/0:03:49.3 (2.4), mem = 2745.8M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:01, real = 0:00:34, mem = 1902.5M, totSessionCpu=0:09:08 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:08.1/0:03:49.8 (2.4), mem = 2440.3M
(I,S,L,T): WC_VIEW: 39.4289, 21.0517, 1.02604, 61.5066
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.292  TNS Slack -891.570 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.292|-891.570|    48.88%|   0:00:01.0| 2677.2M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -5.117|-382.625|    49.17%|   0:00:05.0| 3067.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.771|-343.001|    49.26%|   0:00:02.0| 3149.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.771|-343.001|    49.26%|   0:00:01.0| 3149.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.900|-126.604|    49.56%|   0:00:04.0| 3149.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.517| -97.491|    49.68%|   0:00:03.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.521| -94.295|    49.72%|   0:00:02.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.521| -94.295|    49.72%|   0:00:00.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.322| -80.170|    49.81%|   0:00:01.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -3.066| -73.834|    49.86%|   0:00:02.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.037| -72.450|    49.89%|   0:00:01.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.037| -72.450|    49.89%|   0:00:00.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.896| -69.467|    49.92%|   0:00:00.0| 3168.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.876| -69.804|    49.92%|   0:00:02.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.842| -67.726|    49.95%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.842| -67.726|    49.95%|   0:00:00.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.763| -66.120|    49.98%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.724| -65.421|    49.99%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.714| -65.220|    50.01%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.714| -65.220|    50.01%|   0:00:00.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.677| -64.090|    50.04%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.661| -63.670|    50.04%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.643| -63.444|    50.06%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.643| -63.444|    50.06%|   0:00:00.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.614| -61.753|    50.08%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.595| -61.388|    50.08%|   0:00:01.0| 3225.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:18 real=0:00:33.0 mem=3225.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:18 real=0:00:33.0 mem=3225.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.595  TNS Slack -61.388 
(I,S,L,T): WC_VIEW: 40.3919, 22.1414, 1.10341, 63.6366
*** SetupOpt [finish] : cpu/real = 0:02:28.3/0:00:43.6 (3.4), totSession cpu/real = 0:11:36.4/0:04:33.4 (2.5), mem = 3016.1M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.595
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2597.00 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2597.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38485  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38459 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38459 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.198220e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       106( 0.12%)        18( 0.02%)         5( 0.01%)         2( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              112( 0.02%)        18( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.85 seconds, mem = 2605.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.4, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.485e+05 (1.50e+05 1.99e+05)
              Est.  stn bbox = 4.547e+05 (1.97e+05 2.58e+05)
              cpu = 0:00:35.2 real = 0:00:12.0 mem = 3304.5M
Iteration  8: Total net bbox = 3.863e+05 (1.79e+05 2.08e+05)
              Est.  stn bbox = 5.003e+05 (2.33e+05 2.67e+05)
              cpu = 0:01:28 real = 0:00:26.0 mem = 3288.5M
Iteration  9: Total net bbox = 3.961e+05 (1.86e+05 2.10e+05)
              Est.  stn bbox = 5.121e+05 (2.42e+05 2.70e+05)
              cpu = 0:01:46 real = 0:00:31.0 mem = 3292.9M
Iteration 10: Total net bbox = 4.153e+05 (1.95e+05 2.20e+05)
              Est.  stn bbox = 5.302e+05 (2.51e+05 2.80e+05)
              cpu = 0:00:52.1 real = 0:00:16.0 mem = 3199.8M
Iteration 11: Total net bbox = 4.314e+05 (2.01e+05 2.30e+05)
              Est.  stn bbox = 5.452e+05 (2.56e+05 2.89e+05)
              cpu = 0:00:23.2 real = 0:00:08.0 mem = 3203.2M
Move report: Timing Driven Placement moves 36643 insts, mean move: 23.62 um, max move: 200.11 um
	Max move on inst (gclk_inst2/U2): (225.60, 233.20) --> (28.66, 230.03)

Finished Incremental Placement (cpu=0:05:28, real=0:01:43, mem=2944.0M)
*** Starting refinePlace (0:17:08 mem=2947.2M) ***
Total net bbox length = 4.378e+05 (2.078e+05 2.300e+05) (ext = 2.029e+04)
Move report: Detail placement moves 36643 insts, mean move: 0.90 um, max move: 20.07 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk_gate_q7_reg/latch): (411.40, 296.47) --> (391.60, 296.20)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:03.0 MEM: 2947.2MB
Summary Report:
Instances move: 36643 (out of 36643 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 20.07 um (Instance: core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk_gate_q7_reg/latch) (411.401, 296.471) -> (391.6, 296.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.226e+05 (1.876e+05 2.351e+05) (ext = 2.023e+04)
Runtime: CPU: 0:00:06.8 REAL: 0:00:03.0 MEM: 2947.2MB
*** Finished refinePlace (0:17:15 mem=2947.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2947.17 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2947.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38485  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38485 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38485 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.956228e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       102( 0.11%)         4( 0.00%)   ( 0.12%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              112( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.81 seconds, mem = 2947.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 121465
[NR-eGR]     M2  (2V) length: 2.241279e+05um, number of vias: 175602
[NR-eGR]     M3  (3H) length: 2.164554e+05um, number of vias: 5656
[NR-eGR]     M4  (4V) length: 5.512408e+04um, number of vias: 1069
[NR-eGR]     M5  (5H) length: 1.544170e+04um, number of vias: 433
[NR-eGR]     M6  (6V) length: 5.428760e+03um, number of vias: 41
[NR-eGR]     M7  (7H) length: 5.708000e+02um, number of vias: 62
[NR-eGR]     M8  (8V) length: 5.266000e+02um, number of vias: 0
[NR-eGR] Total length: 5.176753e+05um, number of vias: 304328
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.004340e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.45 seconds, mem = 2903.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:39, real=0:01:49)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2563.9M)
Extraction called for design 'dualcore' of instances=36643 and nets=38602 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2563.918M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:13, real = 0:03:10, mem = 1788.1M, totSessionCpu=0:17:19 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2482.35)
Total number of fetched objects 38827
End delay calculation. (MEM=2810.18 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2810.18 CPU=0:00:06.6 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -2.676
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:34.2/0:06:30.9 (2.7), mem = 2778.2M
(I,S,L,T): WC_VIEW: 40.3327, 21.3571, 1.10341, 62.7931
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.676 TNS Slack -63.252 Density 50.08
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.039| -0.262|
|reg2cgate |-0.022| -0.022|
|reg2reg   |-2.676|-62.968|
|HEPG      |-2.676|-62.989|
|All Paths |-2.676|-63.252|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.676|   -2.676| -62.989|  -63.252|    50.08%|   0:00:00.0| 3021.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.573|   -2.573| -61.936|  -62.198|    50.09%|   0:00:01.0| 3037.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.550|   -2.550| -61.642|  -61.904|    50.09%|   0:00:00.0| 3037.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.533|   -2.533| -60.904|  -61.166|    50.10%|   0:00:00.0| 3037.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.517|   -2.517| -60.441|  -60.703|    50.10%|   0:00:01.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.512|   -2.512| -60.301|  -60.563|    50.10%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.500|   -2.500| -60.208|  -60.470|    50.11%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.482|   -2.482| -59.631|  -59.893|    50.11%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.478|   -2.478| -59.314|  -59.576|    50.11%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.473|   -2.473| -59.248|  -59.510|    50.11%|   0:00:01.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.467|   -2.467| -59.181|  -59.443|    50.11%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.463|   -2.463| -59.119|  -59.381|    50.12%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.455|   -2.455| -58.812|  -59.074|    50.12%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.447|   -2.447| -58.508|  -58.770|    50.12%|   0:00:01.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.438|   -2.438| -58.263|  -58.525|    50.12%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.426|   -2.426| -57.940|  -58.202|    50.13%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.420|   -2.420| -57.798|  -58.060|    50.13%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.411|   -2.411| -57.547|  -57.809|    50.13%|   0:00:01.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.405|   -2.405| -57.371|  -57.633|    50.13%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.405|   -2.405| -57.336|  -57.598|    50.13%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.400|   -2.400| -57.209|  -57.471|    50.13%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.400|   -2.400| -57.064|  -57.326|    50.14%|   0:00:01.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.385|   -2.385| -56.935|  -57.197|    50.14%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.383|   -2.383| -56.846|  -57.108|    50.15%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.383|   -2.383| -56.772|  -57.034|    50.15%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.373|   -2.373| -56.570|  -56.833|    50.15%|   0:00:01.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.369|   -2.369| -56.467|  -56.729|    50.16%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.365|   -2.365| -56.386|  -56.648|    50.16%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.365|   -2.365| -56.383|  -56.645|    50.16%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.361|   -2.361| -56.232|  -56.495|    50.16%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.361|   -2.361| -56.225|  -56.488|    50.16%|   0:00:01.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.356|   -2.356| -56.181|  -56.443|    50.16%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.351|   -2.351| -56.064|  -56.326|    50.17%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.351|   -2.351| -56.000|  -56.263|    50.17%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.345|   -2.345| -55.972|  -56.234|    50.17%|   0:00:01.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.339|   -2.339| -55.954|  -56.216|    50.18%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.339|   -2.339| -55.944|  -56.206|    50.18%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.322|   -2.322| -55.681|  -55.944|    50.18%|   0:00:00.0| 3064.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.320|   -2.320| -55.632|  -55.894|    50.19%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.320|   -2.320| -55.631|  -55.893|    50.19%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.320|   -2.320| -55.595|  -55.857|    50.19%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.314|   -2.314| -55.407|  -55.669|    50.19%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.303|   -2.303| -55.246|  -55.508|    50.20%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.303|   -2.303| -55.216|  -55.479|    50.20%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.293|   -2.293| -54.988|  -55.250|    50.21%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.292|   -2.292| -54.891|  -55.153|    50.21%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.287|   -2.287| -54.813|  -55.075|    50.21%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.286|   -2.286| -54.807|  -55.069|    50.22%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.280|   -2.280| -54.561|  -54.823|    50.23%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.280|   -2.280| -54.506|  -54.768|    50.23%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.270|   -2.270| -54.267|  -54.529|    50.24%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.268|   -2.268| -54.247|  -54.509|    50.24%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.268|   -2.268| -54.241|  -54.504|    50.24%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.265|   -2.265| -54.031|  -54.293|    50.25%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.264|   -2.264| -54.019|  -54.281|    50.25%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.253|   -2.253| -53.864|  -54.126|    50.26%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.253|   -2.253| -53.859|  -54.121|    50.26%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.243|   -2.243| -53.594|  -53.856|    50.27%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.243|   -2.243| -53.580|  -53.842|    50.27%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.238|   -2.238| -53.379|  -53.641|    50.27%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.238|   -2.238| -53.334|  -53.596|    50.27%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.231|   -2.231| -53.114|  -53.376|    50.28%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.228|   -2.228| -53.078|  -53.340|    50.29%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.228|   -2.228| -53.075|  -53.337|    50.29%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.227|   -2.227| -52.891|  -53.153|    50.30%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.227|   -2.227| -52.837|  -53.099|    50.30%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.222|   -2.222| -52.621|  -52.883|    50.31%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.220|   -2.220| -52.528|  -52.790|    50.31%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.220|   -2.220| -52.523|  -52.785|    50.31%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.216|   -2.216| -52.408|  -52.670|    50.32%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.216|   -2.216| -52.402|  -52.664|    50.32%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.211|   -2.211| -52.288|  -52.550|    50.33%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.211|   -2.211| -52.261|  -52.523|    50.33%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.208|   -2.208| -52.208|  -52.471|    50.34%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.208|   -2.208| -52.202|  -52.464|    50.34%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.201|   -2.201| -52.135|  -52.397|    50.34%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.197|   -2.197| -52.014|  -52.277|    50.36%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.195|   -2.195| -51.991|  -52.253|    50.36%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.195|   -2.195| -51.986|  -52.248|    50.36%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.186|   -2.186| -51.760|  -52.022|    50.37%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.184|   -2.184| -51.606|  -51.868|    50.39%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.182|   -2.182| -51.575|  -51.837|    50.39%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.182|   -2.182| -51.567|  -51.829|    50.39%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.177|   -2.177| -51.474|  -51.737|    50.39%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.175|   -2.175| -51.455|  -51.717|    50.39%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.175|   -2.175| -51.430|  -51.692|    50.39%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164|   -2.164| -51.203|  -51.465|    50.41%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.161|   -2.161| -51.164|  -51.426|    50.41%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.161|   -2.161| -51.163|  -51.425|    50.41%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.157|   -2.157| -50.943|  -51.205|    50.43%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.154|   -2.154| -50.826|  -51.088|    50.44%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.153|   -2.153| -50.811|  -51.073|    50.44%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.147|   -2.147| -50.727|  -50.989|    50.45%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.147|   -2.147| -50.714|  -50.976|    50.45%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.137|   -2.137| -50.567|  -50.829|    50.46%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.137|   -2.137| -50.548|  -50.810|    50.46%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.137|   -2.137| -50.548|  -50.810|    50.46%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.130|   -2.130| -50.140|  -50.402|    50.48%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.130|   -2.130| -50.136|  -50.398|    50.48%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.126|   -2.126| -50.060|  -50.322|    50.49%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.125|   -2.125| -50.040|  -50.302|    50.49%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.125|   -2.125| -50.036|  -50.298|    50.49%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.117|   -2.117| -50.023|  -50.285|    50.50%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.117|   -2.117| -50.018|  -50.280|    50.50%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.117|   -2.117| -50.013|  -50.275|    50.50%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.114|   -2.114| -49.950|  -50.213|    50.52%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.112|   -2.112| -49.921|  -50.183|    50.52%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.108|   -2.108| -49.786|  -50.048|    50.53%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.108|   -2.108| -49.785|  -50.048|    50.53%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.103|   -2.103| -49.670|  -49.932|    50.55%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.100|   -2.100| -49.602|  -49.864|    50.56%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.100|   -2.100| -49.594|  -49.856|    50.56%|   0:00:01.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.099|   -2.099| -49.552|  -49.814|    50.57%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.095|   -2.095| -49.596|  -49.858|    50.58%|   0:00:00.0| 3072.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.092|   -2.092| -49.535|  -49.797|    50.58%|   0:00:01.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.092|   -2.092| -49.524|  -49.786|    50.58%|   0:00:00.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.086|   -2.086| -49.409|  -49.671|    50.59%|   0:00:00.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.082|   -2.082| -49.293|  -49.555|    50.60%|   0:00:01.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.082|   -2.082| -49.290|  -49.552|    50.60%|   0:00:00.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.079|   -2.079| -49.228|  -49.490|    50.61%|   0:00:00.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.077|   -2.077| -49.144|  -49.406|    50.62%|   0:00:01.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.077|   -2.077| -49.142|  -49.404|    50.62%|   0:00:00.0| 3080.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.075|   -2.075| -49.026|  -49.288|    50.63%|   0:00:00.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.075|   -2.075| -49.006|  -49.268|    50.64%|   0:00:01.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.069|   -2.069| -48.927|  -49.189|    50.64%|   0:00:00.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.068|   -2.068| -48.921|  -49.183|    50.64%|   0:00:00.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.066|   -2.066| -48.888|  -49.150|    50.65%|   0:00:01.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.061|   -2.061| -48.727|  -48.989|    50.66%|   0:00:00.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.061| -48.711|  -48.974|    50.66%|   0:00:01.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.057|   -2.057| -48.494|  -48.756|    50.67%|   0:00:00.0| 3088.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.057|   -2.057| -48.466|  -48.728|    50.67%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.049|   -2.049| -48.242|  -48.504|    50.70%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.049|   -2.049| -48.239|  -48.501|    50.70%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.045|   -2.045| -48.063|  -48.325|    50.72%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.045|   -2.045| -48.063|  -48.325|    50.72%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.042|   -2.042| -48.024|  -48.286|    50.73%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.042|   -2.042| -48.018|  -48.280|    50.73%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.042|   -2.042| -48.018|  -48.280|    50.73%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.041|   -2.041| -47.922|  -48.185|    50.75%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.041|   -2.041| -47.921|  -48.183|    50.75%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.040|   -2.040| -47.886|  -48.148|    50.76%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.038|   -2.038| -47.867|  -48.129|    50.77%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.038|   -2.038| -47.832|  -48.094|    50.78%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.036|   -2.036| -47.810|  -48.072|    50.78%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.036|   -2.036| -47.798|  -48.060|    50.78%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.036|   -2.036| -47.770|  -48.032|    50.79%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.035|   -2.035| -47.730|  -47.992|    50.79%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.035|   -2.035| -47.714|  -47.976|    50.80%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.035|   -2.035| -47.701|  -47.963|    50.80%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.664|  -47.926|    50.80%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.659|  -47.921|    50.80%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.649|  -47.911|    50.81%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.645|  -47.907|    50.81%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.512|  -47.774|    50.82%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.506|  -47.768|    50.82%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.488|  -47.750|    50.83%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.433|  -47.695|    50.83%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.430|  -47.692|    50.83%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.427|  -47.689|    50.83%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.035|   -2.035| -47.422|  -47.684|    50.83%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.035|   -2.035| -47.370|  -47.632|    50.83%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.035|   -2.035| -47.345|  -47.607|    50.83%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.035|   -2.035| -47.337|  -47.599|    50.84%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.035|   -2.035| -47.316|  -47.578|    50.84%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.035|   -2.035| -47.209|  -47.471|    50.84%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.035|   -2.035| -47.163|  -47.425|    50.84%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.035|   -2.035| -47.083|  -47.345|    50.84%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.035|   -2.035| -47.080|  -47.342|    50.84%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.035|   -2.035| -47.077|  -47.339|    50.85%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.035|   -2.035| -47.037|  -47.299|    50.85%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.035|   -2.035| -46.977|  -47.239|    50.85%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -2.035|   -2.035| -46.898|  -47.160|    50.85%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.035|   -2.035| -46.864|  -47.126|    50.86%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.035|   -2.035| -46.857|  -47.119|    50.86%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.035|   -2.035| -46.828|  -47.090|    50.86%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.035|   -2.035| -46.824|  -47.086|    50.86%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.035|   -2.035| -46.809|  -47.071|    50.86%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.035|   -2.035| -46.794|  -47.056|    50.86%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.035|   -2.035| -46.794|  -47.056|    50.86%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.035|   -2.035| -46.788|  -47.050|    50.86%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.035|   -2.035| -46.678|  -46.940|    50.87%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -2.035|   -2.035| -46.627|  -46.889|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.035|   -2.035| -46.592|  -46.854|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.035|   -2.035| -46.574|  -46.836|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.035|   -2.035| -46.571|  -46.833|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.035|   -2.035| -46.555|  -46.817|    50.87%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.035|   -2.035| -46.493|  -46.755|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.035|   -2.035| -46.493|  -46.755|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -2.035|   -2.035| -46.487|  -46.749|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -2.035|   -2.035| -46.449|  -46.711|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -2.035|   -2.035| -46.439|  -46.701|    50.87%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -2.035|   -2.035| -46.433|  -46.695|    50.87%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -2.035|   -2.035| -46.433|  -46.695|    50.88%|   0:00:01.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.035|   -2.035| -46.417|  -46.679|    50.88%|   0:00:00.0| 3164.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -2.035|   -2.035| -46.370|  -46.632|    50.88%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -2.035|   -2.035| -46.343|  -46.605|    50.88%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -2.035|   -2.035| -46.284|  -46.546|    50.89%|   0:00:01.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.035|   -2.035| -46.212|  -46.474|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.035|   -2.035| -46.176|  -46.438|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -2.035|   -2.035| -46.124|  -46.386|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -2.035|   -2.035| -46.116|  -46.378|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -2.035|   -2.035| -46.076|  -46.338|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -2.035|   -2.035| -45.992|  -46.255|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -2.035|   -2.035| -45.923|  -46.185|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -2.035|   -2.035| -45.888|  -46.150|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -2.035|   -2.035| -45.882|  -46.145|    50.89%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -2.035|   -2.035| -45.817|  -46.079|    50.90%|   0:00:01.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -2.035|   -2.035| -45.746|  -46.008|    50.90%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -2.035|   -2.035| -45.646|  -45.909|    50.90%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -2.035|   -2.035| -45.590|  -45.852|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -2.035|   -2.035| -45.574|  -45.836|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -2.035|   -2.035| -45.538|  -45.800|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -2.035|   -2.035| -45.479|  -45.741|    50.91%|   0:00:01.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.035|   -2.035| -45.475|  -45.737|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.035|   -2.035| -45.403|  -45.666|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.035|   -2.035| -45.397|  -45.659|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.035|   -2.035| -45.389|  -45.651|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.035|   -2.035| -45.384|  -45.646|    50.91%|   0:00:00.0| 3172.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -2.035|   -2.035| -45.352|  -45.614|    50.92%|   0:00:01.0| 3153.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.035|   -2.035| -45.339|  -45.601|    50.92%|   0:00:00.0| 3153.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -2.035|   -2.035| -44.920|  -45.182|    50.92%|   0:00:00.0| 3153.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.035|   -2.035| -44.467|  -44.729|    50.93%|   0:00:01.0| 3153.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -2.035|   -2.035| -44.460|  -44.722|    50.93%|   0:00:00.0| 3153.7M|        NA|       NA| NA                                                 |
|  -2.035|   -2.035| -44.460|  -44.722|    50.93%|   0:00:00.0| 3153.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:05 real=0:01:03 mem=3153.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:05 real=0:01:03 mem=3153.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.039| -0.262|
|reg2cgate | 0.055|  0.000|
|reg2reg   |-2.035|-44.460|
|HEPG      |-2.035|-44.460|
|All Paths |-2.035|-44.722|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.035 TNS Slack -44.722 Density 50.93
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:50.4/0:07:44.6 (2.7), mem = 3153.7M
(I,S,L,T): WC_VIEW: 41.5829, 22.5684, 1.13517, 65.2864
Reclaim Optimization WNS Slack -2.035  TNS Slack -44.722 Density 50.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.93%|        -|  -2.035| -44.722|   0:00:00.0| 3153.7M|
|    50.88%|       89|  -2.035| -44.734|   0:00:01.0| 3153.7M|
|    50.66%|      790|  -2.019| -44.692|   0:00:10.0| 3153.7M|
|    50.65%|       19|  -2.019| -44.692|   0:00:00.0| 3153.7M|
|    50.65%|        3|  -2.019| -44.692|   0:00:00.0| 3153.7M|
|    50.65%|        0|  -2.019| -44.692|   0:00:01.0| 3153.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.019  TNS Slack -44.692 Density 50.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:31.6) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 41.358, 22.4446, 1.12217, 64.9248
*** AreaOpt [finish] : cpu/real = 0:00:31.8/0:00:13.8 (2.3), totSession cpu/real = 0:21:22.2/0:07:58.5 (2.7), mem = 3153.7M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:14, mem=3099.70M, totSessionCpu=0:21:22).
** GigaOpt Optimizer WNS Slack -2.019 TNS Slack -44.692 Density 50.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.039| -0.227|
|reg2cgate | 0.055|  0.000|
|reg2reg   |-2.019|-44.465|
|HEPG      |-2.019|-44.465|
|All Paths |-2.019|-44.692|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:38 real=0:01:18 mem=3099.7M) ***

(I,S,L,T): WC_VIEW: 41.358, 22.4446, 1.12217, 64.9248
*** SetupOpt [finish] : cpu/real = 0:03:48.8/0:01:28.3 (2.6), totSession cpu/real = 0:21:23.1/0:07:59.2 (2.7), mem = 2891.7M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2607.61 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38565  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38564 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38564 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.979124e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       122( 0.13%)         2( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              138( 0.02%)         2( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.90 seconds, mem = 2616.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.5, real=0:00:04.0)***
Iteration  7: Total net bbox = 3.468e+05 (1.57e+05 1.90e+05)
              Est.  stn bbox = 4.519e+05 (2.06e+05 2.46e+05)
              cpu = 0:00:30.4 real = 0:00:10.0 mem = 3355.6M
Iteration  8: Total net bbox = 3.864e+05 (1.82e+05 2.04e+05)
              Est.  stn bbox = 4.996e+05 (2.37e+05 2.63e+05)
              cpu = 0:01:22 real = 0:00:33.0 mem = 3342.6M
Iteration  9: Total net bbox = 3.957e+05 (1.88e+05 2.07e+05)
              Est.  stn bbox = 5.110e+05 (2.45e+05 2.66e+05)
              cpu = 0:01:53 real = 0:00:42.0 mem = 3345.1M
Iteration 10: Total net bbox = 4.151e+05 (1.98e+05 2.17e+05)
              Est.  stn bbox = 5.289e+05 (2.53e+05 2.76e+05)
              cpu = 0:00:54.2 real = 0:00:24.0 mem = 3253.1M
Iteration 11: Total net bbox = 4.343e+05 (2.05e+05 2.29e+05)
              Est.  stn bbox = 5.473e+05 (2.60e+05 2.87e+05)
              cpu = 0:00:21.8 real = 0:00:10.0 mem = 3255.5M
Move report: Timing Driven Placement moves 36726 insts, mean move: 9.67 um, max move: 144.79 um
	Max move on inst (normalizer_inst/FE_OCPC2419_sum_10): (386.00, 33.40) --> (461.72, 102.47)

Finished Incremental Placement (cpu=0:05:21, real=0:02:10, mem=2996.3M)
*** Starting refinePlace (0:26:46 mem=2999.4M) ***
Total net bbox length = 4.400e+05 (2.112e+05 2.289e+05) (ext = 2.191e+04)
Move report: Detail placement moves 36726 insts, mean move: 0.91 um, max move: 21.60 um
	Max move on inst (gclk_inst2/U2): (36.14, 233.14) --> (14.60, 233.20)
	Runtime: CPU: 0:00:07.1 REAL: 0:00:04.0 MEM: 2999.4MB
Summary Report:
Instances move: 36726 (out of 36726 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 21.60 um (Instance: gclk_inst2/U2) (36.1385, 233.136) -> (14.6, 233.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.240e+05 (1.903e+05 2.337e+05) (ext = 2.188e+04)
Runtime: CPU: 0:00:07.2 REAL: 0:00:04.0 MEM: 2999.4MB
*** Finished refinePlace (0:26:53 mem=2999.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2999.46 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2999.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38565  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38565 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38565 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.971114e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       132( 0.15%)        11( 0.01%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              144( 0.02%)        11( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.90 seconds, mem = 3003.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 121657
[NR-eGR]     M2  (2V) length: 2.246938e+05um, number of vias: 176786
[NR-eGR]     M3  (3H) length: 2.205331e+05um, number of vias: 5512
[NR-eGR]     M4  (4V) length: 5.433510e+04um, number of vias: 1008
[NR-eGR]     M5  (5H) length: 1.379860e+04um, number of vias: 417
[NR-eGR]     M6  (6V) length: 5.158800e+03um, number of vias: 46
[NR-eGR]     M7  (7H) length: 4.746000e+02um, number of vias: 69
[NR-eGR]     M8  (8V) length: 5.236000e+02um, number of vias: 0
[NR-eGR] Total length: 5.195176e+05um, number of vias: 305495
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.984080e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.51 seconds, mem = 2955.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:32, real=0:02:16)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2615.9M)
Extraction called for design 'dualcore' of instances=36726 and nets=38682 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2615.926M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:18:51, real = 0:07:02, mem = 1827.2M, totSessionCpu=0:26:57 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2522.57)
Total number of fetched objects 38907
End delay calculation. (MEM=2872.48 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2872.48 CPU=0:00:06.9 REAL=0:00:02.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.144
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:10.0/0:10:22.2 (2.6), mem = 2872.5M
(I,S,L,T): WC_VIEW: 41.3603, 22.5528, 1.12217, 65.0352
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.144 TNS Slack -49.274 Density 50.65
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.033| -0.185|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-2.144|-49.089|
|HEPG      |-2.144|-49.089|
|All Paths |-2.144|-49.274|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.144|   -2.144| -49.089|  -49.274|    50.65%|   0:00:00.0| 3083.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.122|   -2.122| -48.996|  -49.180|    50.65%|   0:00:01.0| 3083.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.114|   -2.114| -48.863|  -49.048|    50.66%|   0:00:00.0| 3083.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.103|   -2.103| -48.572|  -48.756|    50.66%|   0:00:01.0| 3083.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.094|   -2.094| -48.367|  -48.552|    50.66%|   0:00:00.0| 3091.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.088|   -2.088| -48.079|  -48.264|    50.67%|   0:00:00.0| 3091.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.082|   -2.082| -48.015|  -48.199|    50.67%|   0:00:01.0| 3147.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.074|   -2.074| -47.888|  -48.073|    50.67%|   0:00:01.0| 3147.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.066|   -2.066| -47.667|  -47.852|    50.68%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.058|   -2.058| -47.385|  -47.569|    50.68%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.051|   -2.051| -47.206|  -47.391|    50.68%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.049|   -2.049| -47.160|  -47.345|    50.70%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -47.086|  -47.271|    50.70%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -47.043|  -47.228|    50.70%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.037|   -2.037| -46.887|  -47.072|    50.70%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.037|   -2.037| -46.841|  -47.026|    50.71%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.037|   -2.037| -46.833|  -47.017|    50.71%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.029|   -2.029| -46.680|  -46.864|    50.71%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.029|   -2.029| -46.679|  -46.864|    50.72%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.024|   -2.024| -46.580|  -46.765|    50.72%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.023|   -2.023| -46.442|  -46.626|    50.73%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.013|   -2.013| -46.415|  -46.599|    50.73%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.010|   -2.010| -46.340|  -46.524|    50.73%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.009|   -2.009| -46.242|  -46.427|    50.76%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.001|   -2.001| -46.155|  -46.340|    50.76%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.001|   -2.001| -46.151|  -46.335|    50.76%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.000|   -2.000| -46.146|  -46.330|    50.76%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.000|   -2.000| -46.144|  -46.329|    50.76%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.995|   -1.995| -45.964|  -46.148|    50.78%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.996|   -1.996| -45.949|  -46.133|    50.78%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.991|   -1.991| -45.924|  -46.108|    50.80%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.987|   -1.987| -45.905|  -46.090|    50.80%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.987|   -1.987| -45.896|  -46.080|    50.80%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.980|   -1.980| -45.743|  -45.928|    50.82%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.975|   -1.975| -45.593|  -45.777|    50.83%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.975|   -1.975| -45.562|  -45.746|    50.83%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.967|   -1.967| -45.421|  -45.606|    50.84%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.967|   -1.967| -45.417|  -45.602|    50.85%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.959|   -1.959| -45.189|  -45.373|    50.88%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.959|   -1.959| -45.154|  -45.339|    50.88%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.951|   -1.951| -44.838|  -45.023|    50.90%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.951|   -1.951| -44.821|  -45.006|    50.90%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.947|   -1.947| -44.749|  -44.933|    50.90%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.947|   -1.947| -44.736|  -44.920|    50.91%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.939|   -1.939| -44.460|  -44.645|    50.92%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.934|   -1.934| -44.349|  -44.534|    50.92%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.929|   -1.929| -44.183|  -44.368|    50.95%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.929|   -1.929| -44.173|  -44.358|    50.95%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.922|   -1.922| -44.072|  -44.257|    50.96%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -43.947|  -44.131|    50.98%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.917|   -1.917| -43.850|  -44.035|    50.99%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.911|   -1.911| -43.713|  -43.897|    50.99%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.909|   -1.909| -43.655|  -43.840|    51.00%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.909|   -1.909| -43.653|  -43.838|    51.00%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.906|   -1.906| -43.438|  -43.623|    51.01%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.906|   -1.906| -43.435|  -43.619|    51.01%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.903|   -1.903| -43.282|  -43.466|    51.01%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.903|   -1.903| -43.267|  -43.452|    51.01%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.896|   -1.896| -43.187|  -43.371|    51.02%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.896|   -1.896| -43.173|  -43.358|    51.02%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.891|   -1.891| -43.043|  -43.228|    51.02%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.891|   -1.891| -43.038|  -43.222|    51.02%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.889|   -1.889| -42.972|  -43.157|    51.04%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.886|   -1.886| -43.011|  -43.195|    51.04%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.886|   -1.886| -42.973|  -43.158|    51.04%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.883|   -1.883| -42.879|  -43.063|    51.05%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.883|   -1.883| -42.874|  -43.059|    51.05%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.881|   -1.881| -42.792|  -42.976|    51.05%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.877|   -1.877| -42.711|  -42.895|    51.06%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.871|   -1.871| -42.607|  -42.792|    51.07%|   0:00:02.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.871|   -1.871| -42.605|  -42.789|    51.07%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.870|   -1.870| -42.621|  -42.805|    51.08%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.868|   -1.868| -42.610|  -42.795|    51.08%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.866|   -1.866| -42.500|  -42.684|    51.09%|   0:00:00.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.864|   -1.864| -42.429|  -42.613|    51.10%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.860|   -1.860| -42.396|  -42.580|    51.10%|   0:00:01.0| 3185.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.858|   -1.858| -42.363|  -42.548|    51.10%|   0:00:04.0| 3182.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.857|   -1.857| -42.346|  -42.531|    51.10%|   0:00:01.0| 3182.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.855|   -1.855| -42.309|  -42.494|    51.10%|   0:00:04.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.854|   -1.854| -42.268|  -42.452|    51.10%|   0:00:03.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.854|   -1.854| -42.261|  -42.445|    51.10%|   0:00:00.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.851|   -1.851| -42.314|  -42.499|    51.12%|   0:00:01.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.849|   -1.849| -42.293|  -42.477|    51.12%|   0:00:01.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.849|   -1.849| -42.287|  -42.472|    51.12%|   0:00:03.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.849|   -1.849| -42.285|  -42.470|    51.12%|   0:00:01.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.845|   -1.845| -42.181|  -42.365|    51.14%|   0:00:00.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.844|   -1.844| -42.174|  -42.359|    51.14%|   0:00:01.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.840|   -1.840| -42.055|  -42.240|    51.16%|   0:00:02.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.838|   -1.838| -42.042|  -42.227|    51.16%|   0:00:01.0| 3285.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.836|   -1.836| -42.036|  -42.221|    51.16%|   0:00:01.0| 3294.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.836|   -1.836| -42.019|  -42.203|    51.16%|   0:00:04.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.835|   -1.835| -42.147|  -42.331|    51.19%|   0:00:00.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.835|   -1.835| -42.145|  -42.330|    51.19%|   0:00:02.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.833|   -1.833| -42.093|  -42.278|    51.21%|   0:00:00.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.833|   -1.833| -42.093|  -42.278|    51.21%|   0:00:01.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.830|   -1.830| -42.008|  -42.193|    51.22%|   0:00:00.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.827|   -1.827| -41.990|  -42.175|    51.21%|   0:00:02.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.827|   -1.827| -41.984|  -42.169|    51.21%|   0:00:02.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.826|   -1.826| -41.972|  -42.156|    51.23%|   0:00:01.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.825|   -1.825| -41.909|  -42.093|    51.25%|   0:00:00.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.825|   -1.825| -41.893|  -42.078|    51.25%|   0:00:02.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.820|   -1.820| -41.832|  -42.016|    51.25%|   0:00:00.0| 3262.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.820|   -1.820| -41.829|  -42.014|    51.25%|   0:00:04.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.819|   -1.819| -41.757|  -41.942|    51.27%|   0:00:00.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.818|   -1.818| -41.747|  -41.931|    51.27%|   0:00:02.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.816|   -1.816| -41.706|  -41.891|    51.28%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.814|   -1.814| -41.660|  -41.845|    51.28%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.813|   -1.813| -41.640|  -41.825|    51.28%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.811|   -1.811| -41.613|  -41.798|    51.30%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.811|   -1.811| -41.613|  -41.797|    51.30%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.808|   -1.808| -41.554|  -41.739|    51.31%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.807|   -1.807| -41.528|  -41.713|    51.31%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.807|   -1.807| -41.519|  -41.703|    51.31%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.804|   -1.804| -41.480|  -41.665|    51.31%|   0:00:00.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.804|   -1.804| -41.447|  -41.632|    51.31%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.802|   -1.802| -41.433|  -41.618|    51.33%|   0:00:00.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.802|   -1.802| -41.421|  -41.605|    51.33%|   0:00:01.0| 3281.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.800|   -1.800| -41.354|  -41.539|    51.34%|   0:00:02.0| 3265.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.798|   -1.798| -41.330|  -41.514|    51.34%|   0:00:00.0| 3265.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.796|   -1.796| -41.308|  -41.493|    51.34%|   0:00:01.0| 3265.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.796|   -1.796| -41.284|  -41.469|    51.34%|   0:00:02.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.794|   -1.794| -41.216|  -41.401|    51.36%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.792|   -1.792| -41.173|  -41.357|    51.36%|   0:00:02.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.790|   -1.790| -41.151|  -41.336|    51.37%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.790|   -1.790| -41.150|  -41.335|    51.37%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.789|   -1.789| -41.079|  -41.263|    51.38%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.789|   -1.789| -41.071|  -41.256|    51.38%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.788|   -1.788| -41.057|  -41.242|    51.39%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.787|   -1.787| -41.053|  -41.238|    51.39%|   0:00:02.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.787|   -1.787| -41.048|  -41.233|    51.39%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.784|   -1.784| -40.995|  -41.180|    51.39%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.783|   -1.783| -40.979|  -41.163|    51.39%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.783|   -1.783| -40.978|  -41.163|    51.39%|   0:00:02.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.782|   -1.782| -40.972|  -41.157|    51.40%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.782|   -1.782| -40.968|  -41.153|    51.40%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.781|   -1.781| -40.941|  -41.125|    51.41%|   0:00:02.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.779|   -1.779| -40.935|  -41.119|    51.41%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.780|   -1.780| -40.931|  -41.116|    51.41%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.778|   -1.778| -40.910|  -41.095|    51.42%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.778|   -1.778| -40.896|  -41.081|    51.42%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.775|   -1.775| -40.863|  -41.048|    51.43%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.775|   -1.775| -40.842|  -41.026|    51.43%|   0:00:04.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.773|   -1.773| -40.764|  -40.948|    51.44%|   0:00:00.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.772|   -1.772| -40.670|  -40.855|    51.45%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.771|   -1.771| -40.646|  -40.830|    51.45%|   0:00:01.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.769|   -1.769| -40.555|  -40.739|    51.46%|   0:00:02.0| 3284.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.766|   -1.766| -40.530|  -40.715|    51.46%|   0:00:00.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.765|   -1.765| -40.523|  -40.708|    51.46%|   0:00:02.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.765|   -1.765| -40.519|  -40.703|    51.46%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.763|   -1.763| -40.453|  -40.637|    51.47%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.762|   -1.762| -40.396|  -40.581|    51.48%|   0:00:02.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.761|   -1.761| -40.374|  -40.559|    51.48%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.760|   -1.760| -40.354|  -40.539|    51.49%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.758|   -1.758| -40.307|  -40.492|    51.49%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.758|   -1.758| -40.294|  -40.479|    51.49%|   0:00:02.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.753|   -1.753| -40.199|  -40.383|    51.49%|   0:00:00.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.753|   -1.753| -40.198|  -40.383|    51.49%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.750|   -1.750| -40.138|  -40.322|    51.50%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.749|   -1.749| -40.080|  -40.264|    51.51%|   0:00:03.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.747|   -1.747| -40.021|  -40.205|    51.52%|   0:00:02.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -40.013|  -40.197|    51.52%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.746|   -1.746| -39.968|  -40.152|    51.53%|   0:00:00.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.743|   -1.743| -39.951|  -40.135|    51.53%|   0:00:01.0| 3323.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.743|   -1.743| -39.948|  -40.133|    51.53%|   0:00:02.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.742|   -1.742| -39.925|  -40.110|    51.54%|   0:00:01.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.743|   -1.743| -39.894|  -40.078|    51.55%|   0:00:02.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.742|   -1.742| -39.897|  -40.082|    51.55%|   0:00:00.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.741|   -1.741| -39.892|  -40.077|    51.55%|   0:00:00.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.740|   -1.740| -39.860|  -40.044|    51.56%|   0:00:01.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.738|   -1.738| -39.829|  -40.014|    51.57%|   0:00:02.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.738|   -1.738| -39.824|  -40.009|    51.57%|   0:00:01.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.738|   -1.738| -39.823|  -40.007|    51.57%|   0:00:00.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.744|   -1.744| -39.938|  -40.122|    51.71%|   0:00:08.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.744|   -1.744| -39.938|  -40.122|    51.71%|   0:00:00.0| 3327.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:07 real=0:02:35 mem=3327.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.744|  -0.185|  -40.122|    51.71%|   0:00:00.0| 3327.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.005|   -1.744|   0.000|  -39.938|    51.72%|   0:00:00.0| 3346.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_1_/D                |
|   0.014|   -1.744|   0.000|  -39.938|    51.72%|   0:00:01.0| 3346.2M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_14_/D               |
|   0.018|   -1.744|   0.000|  -39.938|    51.73%|   0:00:00.0| 3346.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
|   0.018|   -1.744|   0.000|  -39.938|    51.73%|   0:00:00.0| 3346.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=3346.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:10 real=0:02:37 mem=3346.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.744|-39.937|
|HEPG      |-1.744|-39.938|
|All Paths |-1.744|-39.938|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.744 TNS Slack -39.938 Density 51.73
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:31.0/0:13:09.6 (3.1), mem = 3346.2M
(I,S,L,T): WC_VIEW: 43.0489, 24.0687, 1.16432, 68.2819
Reclaim Optimization WNS Slack -1.744  TNS Slack -39.938 Density 51.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.73%|        -|  -1.744| -39.938|   0:00:00.0| 3346.2M|
|    51.71%|       29|  -1.744| -39.829|   0:00:01.0| 3346.2M|
|    51.52%|      710|  -1.733| -39.608|   0:00:11.0| 3346.2M|
|    51.52%|       33|  -1.733| -39.605|   0:00:01.0| 3346.2M|
|    51.52%|        1|  -1.733| -39.605|   0:00:00.0| 3346.2M|
|    51.52%|        0|  -1.733| -39.605|   0:00:00.0| 3346.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.733  TNS Slack -39.605 Density 51.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 216 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.4) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 42.8448, 23.9012, 1.15518, 67.9011
*** AreaOpt [finish] : cpu/real = 0:00:38.6/0:00:15.6 (2.5), totSession cpu/real = 0:41:09.6/0:13:25.3 (3.1), mem = 3346.2M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:16, mem=3267.25M, totSessionCpu=0:41:10).
*** Starting refinePlace (0:41:10 mem=3270.2M) ***
Total net bbox length = 4.269e+05 (1.927e+05 2.343e+05) (ext = 2.239e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3270.2MB
Move report: Detail placement moves 5292 insts, mean move: 0.51 um, max move: 4.40 um
	Max move on inst (normalizer_inst/U7152): (448.80, 31.60) --> (449.60, 35.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3348.7MB
Summary Report:
Instances move: 5292 (out of 36904 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 4.40 um (Instance: normalizer_inst/U7152) (448.8, 31.6) -> (449.6, 35.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 4.283e+05 (1.936e+05 2.346e+05) (ext = 2.239e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3348.7MB
*** Finished refinePlace (0:41:11 mem=3348.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3348.7M)


Density : 0.5152
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.4 real=0:00:01.0 mem=3348.7M) ***
** GigaOpt Optimizer WNS Slack -1.733 TNS Slack -39.605 Density 51.52
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.733|-39.604|
|HEPG      |-1.733|-39.605|
|All Paths |-1.733|-39.605|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.733|   -1.733| -39.605|  -39.605|    51.52%|   0:00:00.0| 3348.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.719|   -1.719| -39.134|  -39.134|    51.62%|   0:00:24.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.713|   -1.713| -39.028|  -39.028|    51.64%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.713|   -1.713| -39.027|  -39.027|    51.64%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.707|   -1.707| -38.931|  -38.931|    51.67%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.707|   -1.707| -38.903|  -38.903|    51.67%|   0:00:04.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.705|   -1.705| -38.817|  -38.817|    51.72%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.704|   -1.704| -38.803|  -38.803|    51.72%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.704|   -1.704| -38.796|  -38.796|    51.72%|   0:00:02.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.701|   -1.701| -38.636|  -38.636|    51.76%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.697|   -1.697| -38.603|  -38.603|    51.78%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.693|   -1.693| -38.512|  -38.512|    51.80%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.693|   -1.693| -38.495|  -38.495|    51.80%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.687|   -1.687| -38.420|  -38.420|    51.82%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.684|   -1.684| -38.303|  -38.303|    51.90%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.681|   -1.681| -38.249|  -38.249|    51.94%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.681|   -1.681| -38.245|  -38.245|    51.94%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.678|   -1.678| -38.115|  -38.115|    51.99%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.678|   -1.678| -38.111|  -38.111|    51.99%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.674|   -1.674| -38.065|  -38.065|    52.01%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.674|   -1.674| -38.063|  -38.063|    52.01%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.674|   -1.674| -38.032|  -38.032|    52.05%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.671|   -1.671| -37.988|  -37.988|    52.07%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.669|   -1.669| -37.975|  -37.975|    52.09%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.668|   -1.668| -37.878|  -37.878|    52.12%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.667|   -1.667| -37.824|  -37.824|    52.14%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.666|   -1.666| -37.782|  -37.782|    52.16%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.663|   -1.663| -37.760|  -37.760|    52.16%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.663|   -1.663| -37.756|  -37.756|    52.16%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.663|   -1.663| -37.696|  -37.696|    52.19%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.659|   -1.659| -37.637|  -37.637|    52.21%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.658|   -1.658| -37.618|  -37.618|    52.23%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.658|   -1.658| -37.586|  -37.586|    52.25%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.656|   -1.656| -37.563|  -37.563|    52.27%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.655|   -1.655| -37.505|  -37.505|    52.29%|   0:00:02.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.654|   -1.654| -37.466|  -37.466|    52.32%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.653|   -1.653| -37.461|  -37.461|    52.32%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.650|   -1.650| -37.404|  -37.404|    52.33%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.649|   -1.649| -37.373|  -37.373|    52.35%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.649|   -1.649| -37.363|  -37.363|    52.35%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.648|   -1.648| -37.378|  -37.378|    52.36%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.647|   -1.647| -37.321|  -37.321|    52.39%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.646|   -1.646| -37.321|  -37.321|    52.40%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.645|   -1.645| -37.314|  -37.314|    52.40%|   0:00:03.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.642|   -1.642| -37.242|  -37.242|    52.43%|   0:00:04.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.641|   -1.641| -37.237|  -37.237|    52.43%|   0:00:02.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.639|   -1.639| -37.166|  -37.166|    52.49%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.638|   -1.638| -37.253|  -37.253|    52.56%|   0:00:03.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.637|   -1.637| -37.368|  -37.368|    52.60%|   0:00:02.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.635|   -1.635| -37.355|  -37.355|    52.60%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.634|   -1.634| -37.393|  -37.393|    52.64%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.634|   -1.634| -37.391|  -37.391|    52.64%|   0:00:05.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.633|   -1.633| -37.329|  -37.329|    52.67%|   0:00:00.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.630|   -1.630| -37.281|  -37.281|    52.69%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.629|   -1.629| -37.275|  -37.275|    52.72%|   0:00:03.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.629|   -1.629| -37.255|  -37.255|    52.72%|   0:00:02.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.628|   -1.628| -37.215|  -37.215|    52.75%|   0:00:02.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.626|   -1.626| -37.210|  -37.210|    52.75%|   0:00:02.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.626|   -1.626| -37.209|  -37.209|    52.75%|   0:00:03.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.626|   -1.626| -37.184|  -37.184|    52.80%|   0:00:01.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.625|   -1.625| -37.180|  -37.180|    52.80%|   0:00:00.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.625|   -1.625| -37.169|  -37.169|    52.80%|   0:00:03.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.623|   -1.623| -37.074|  -37.074|    52.83%|   0:00:01.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.623|   -1.623| -37.067|  -37.067|    52.83%|   0:00:01.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.626|   -1.626| -37.048|  -37.048|    52.86%|   0:00:01.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.619|   -1.619| -36.988|  -36.988|    52.87%|   0:00:00.0| 3422.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.619|   -1.619| -36.988|  -36.988|    52.87%|   0:00:03.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.619|   -1.619| -36.977|  -36.977|    52.90%|   0:00:00.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.618|   -1.618| -36.951|  -36.951|    52.91%|   0:00:01.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.618|   -1.618| -36.946|  -36.946|    52.91%|   0:00:02.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.617|   -1.617| -36.913|  -36.913|    52.92%|   0:00:00.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.615|   -1.615| -36.872|  -36.872|    52.94%|   0:00:03.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.614|   -1.614| -36.841|  -36.841|    52.96%|   0:00:02.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.614|   -1.614| -36.831|  -36.831|    52.96%|   0:00:02.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.613|   -1.613| -36.815|  -36.815|    52.97%|   0:00:00.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.615|   -1.615| -36.802|  -36.802|    52.99%|   0:00:01.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.615|   -1.615| -36.800|  -36.800|    53.00%|   0:00:00.0| 3441.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.622|   -1.622| -37.045|  -37.045|    53.42%|   0:00:07.0| 3436.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.622|   -1.622| -37.045|  -37.045|    53.42%|   0:00:00.0| 3436.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:42 real=0:02:00 mem=3436.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.622|   0.000|  -37.045|    53.42%|   0:00:01.0| 3436.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_51_/D           |
|   0.002|   -1.622|   0.000|  -37.045|    53.43%|   0:00:00.0| 3455.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
|   0.009|   -1.622|   0.000|  -37.045|    53.43%|   0:00:00.0| 3455.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_30_/D               |
|   0.015|   -1.622|   0.000|  -37.045|    53.43%|   0:00:00.0| 3455.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_1_/D                |
|   0.015|   -1.622|   0.000|  -37.045|    53.43%|   0:00:00.0| 3455.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_1_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3455.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:44 real=0:02:01 mem=3455.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.622|-37.044|
|HEPG      |-1.622|-37.045|
|All Paths |-1.622|-37.045|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.622 TNS Slack -37.045 Density 53.43
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:52:56.4/0:15:29.0 (3.4), mem = 3455.2M
(I,S,L,T): WC_VIEW: 45.657, 26.1887, 1.22204, 73.0677
Reclaim Optimization WNS Slack -1.622  TNS Slack -37.045 Density 53.43
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.43%|        -|  -1.622| -37.045|   0:00:00.0| 3455.2M|
|    53.38%|       86|  -1.625| -37.047|   0:00:02.0| 3455.2M|
|    53.16%|      829|  -1.613| -36.872|   0:00:11.0| 3455.2M|
|    53.16%|        8|  -1.613| -36.872|   0:00:01.0| 3455.2M|
|    53.16%|        0|  -1.613| -36.872|   0:00:00.0| 3455.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.613  TNS Slack -36.872 Density 53.16
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 328 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.6) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 45.265, 25.9048, 1.21141, 72.3812
*** AreaOpt [finish] : cpu/real = 0:00:37.8/0:00:15.6 (2.4), totSession cpu/real = 0:53:34.2/0:15:44.7 (3.4), mem = 3455.2M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:16, mem=3383.18M, totSessionCpu=0:53:34).
*** Starting refinePlace (0:53:35 mem=3386.2M) ***
Total net bbox length = 4.312e+05 (1.957e+05 2.356e+05) (ext = 2.239e+04)
Move report: Timing Driven Placement moves 13757 insts, mean move: 11.05 um, max move: 112.80 um
	Max move on inst (normalizer_inst/FE_RC_423_0): (480.60, 125.20) --> (508.80, 209.80)
	Runtime: CPU: 0:00:17.4 REAL: 0:00:07.0 MEM: 3419.4MB
Move report: Detail placement moves 8019 insts, mean move: 0.43 um, max move: 3.60 um
	Max move on inst (core2_inst/psum_mem_instance/U209): (356.20, 154.00) --> (354.40, 152.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3464.4MB
Summary Report:
Instances move: 13934 (out of 37509 movable)
Instances flipped: 36
Mean displacement: 10.94 um
Max displacement: 113.00 um (Instance: normalizer_inst/FE_RC_423_0) (480.6, 125.2) -> (509, 209.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.407e+05 (2.020e+05 2.387e+05) (ext = 2.257e+04)
Runtime: CPU: 0:00:18.6 REAL: 0:00:08.0 MEM: 3464.4MB
*** Finished refinePlace (0:53:53 mem=3464.4M) ***
Finished re-routing un-routed nets (0:00:00.3 3464.4M)


Density : 0.5316
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.7 real=0:00:09.0 mem=3464.4M) ***
** GigaOpt Optimizer WNS Slack -1.672 TNS Slack -37.981 Density 53.16
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.004| -0.004|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.672|-37.977|
|HEPG      |-1.672|-37.977|
|All Paths |-1.672|-37.981|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.672|   -1.672| -37.977|  -37.981|    53.16%|   0:00:01.0| 3464.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.636|   -1.636| -37.449|  -37.453|    53.18%|   0:00:16.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.634|   -1.634| -37.468|  -37.472|    53.21%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.632|   -1.632| -37.440|  -37.444|    53.21%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.632|   -1.632| -37.440|  -37.444|    53.21%|   0:00:02.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.637|   -1.637| -37.414|  -37.418|    53.25%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.628|   -1.628| -37.349|  -37.353|    53.25%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.628|   -1.628| -37.342|  -37.346|    53.25%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.628|   -1.628| -37.340|  -37.344|    53.25%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.625|   -1.625| -37.283|  -37.287|    53.27%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.624|   -1.624| -37.254|  -37.258|    53.29%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.623|   -1.623| -37.247|  -37.251|    53.31%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.622|   -1.622| -37.321|  -37.325|    53.35%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.622|   -1.622| -37.319|  -37.323|    53.35%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.617|   -1.617| -37.237|  -37.241|    53.37%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.617|   -1.617| -37.110|  -37.114|    53.39%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.619|   -1.619| -37.100|  -37.104|    53.40%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.614|   -1.614| -37.079|  -37.083|    53.40%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.614|   -1.614| -37.075|  -37.079|    53.40%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.613|   -1.613| -37.077|  -37.081|    53.42%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.613|   -1.613| -37.076|  -37.080|    53.42%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.610|   -1.610| -37.103|  -37.107|    53.42%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.608|   -1.608| -37.055|  -37.059|    53.44%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.603|   -1.603| -36.968|  -36.972|    53.46%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.600|   -1.600| -36.878|  -36.882|    53.50%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.600|   -1.600| -36.878|  -36.882|    53.51%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.597|   -1.597| -36.790|  -36.794|    53.55%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.597|   -1.597| -36.788|  -36.792|    53.55%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.596|   -1.596| -36.745|  -36.749|    53.58%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.596|   -1.596| -36.745|  -36.749|    53.58%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.592|   -1.592| -36.704|  -36.708|    53.60%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.592|   -1.592| -36.703|  -36.707|    53.60%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.592|   -1.592| -36.656|  -36.660|    53.64%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.592|   -1.592| -36.617|  -36.621|    53.67%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.590|   -1.590| -36.593|  -36.597|    53.68%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.589|   -1.589| -36.547|  -36.551|    53.70%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.589|   -1.589| -36.545|  -36.549|    53.70%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.589|   -1.589| -36.545|  -36.549|    53.72%|   0:00:02.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.589|   -1.589| -36.550|  -36.554|    53.73%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.587|   -1.587| -36.534|  -36.538|    53.74%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.585|   -1.585| -36.508|  -36.512|    53.75%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.585|   -1.585| -36.507|  -36.511|    53.75%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.583|   -1.583| -36.459|  -36.463|    53.78%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.583|   -1.583| -36.433|  -36.437|    53.79%|   0:00:02.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.581|   -1.581| -36.413|  -36.417|    53.80%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.581|   -1.581| -36.399|  -36.403|    53.80%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.581|   -1.581| -36.410|  -36.414|    53.82%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.580|   -1.580| -36.397|  -36.401|    53.82%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.579|   -1.579| -36.385|  -36.389|    53.85%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -36.374|  -36.378|    53.86%|   0:00:02.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.576|   -1.576| -36.339|  -36.343|    53.89%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.576|   -1.576| -36.339|  -36.343|    53.89%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.577|   -1.577| -36.283|  -36.287|    53.92%|   0:00:02.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.575|   -1.575| -36.279|  -36.283|    53.92%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.575|   -1.575| -36.276|  -36.280|    53.92%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.575|   -1.575| -36.275|  -36.278|    53.93%|   0:00:02.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.574|   -1.574| -36.272|  -36.276|    53.94%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.574|   -1.574| -36.271|  -36.275|    53.94%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.574|   -1.574| -36.247|  -36.251|    53.95%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.572|   -1.572| -36.247|  -36.251|    53.96%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -36.247|  -36.251|    53.97%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -36.246|  -36.250|    53.97%|   0:00:03.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -36.238|  -36.242|    53.97%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -36.230|  -36.234|    53.99%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -36.226|  -36.230|    53.99%|   0:00:01.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.578|   -1.578| -36.353|  -36.357|    54.34%|   0:00:07.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.578|   -1.578| -36.353|  -36.357|    54.34%|   0:00:00.0| 3540.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:05 real=0:01:11 mem=3540.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -1.578|  -0.004|  -36.357|    54.34%|   0:00:00.0| 3540.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_49_/D           |
|   0.004|   -1.578|   0.000|  -36.353|    54.34%|   0:00:01.0| 3540.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_18_/D           |
|   0.010|   -1.578|   0.000|  -36.353|    54.34%|   0:00:00.0| 3540.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_9_/D            |
|   0.017|   -1.578|   0.000|  -36.353|    54.35%|   0:00:00.0| 3595.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_2_/D            |
|   0.017|   -1.578|   0.000|  -36.353|    54.35%|   0:00:00.0| 3595.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_2_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=3595.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:07 real=0:01:12 mem=3595.0M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.578|-36.352|
|HEPG      |-1.578|-36.353|
|All Paths |-1.578|-36.353|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.578 TNS Slack -36.353 Density 54.35
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:00:04.2/0:17:06.1 (3.5), mem = 3595.0M
(I,S,L,T): WC_VIEW: 47.2327, 27.7726, 1.25575, 76.261
Reclaim Optimization WNS Slack -1.578  TNS Slack -36.353 Density 54.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.35%|        -|  -1.578| -36.353|   0:00:00.0| 3595.0M|
|    54.31%|       60|  -1.579| -36.384|   0:00:01.0| 3595.0M|
|    54.05%|      969|  -1.567| -36.048|   0:00:14.0| 3595.0M|
|    54.05%|        3|  -1.567| -36.048|   0:00:00.0| 3595.0M|
|    54.05%|        0|  -1.567| -36.048|   0:00:00.0| 3595.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.567  TNS Slack -36.048 Density 54.05
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 362 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.0) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 46.7727, 27.4291, 1.24404, 75.4458
*** AreaOpt [finish] : cpu/real = 0:00:43.2/0:00:17.2 (2.5), totSession cpu/real = 1:00:47.4/0:17:23.3 (3.5), mem = 3595.0M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:18, mem=3456.97M, totSessionCpu=1:00:47).
*** Starting refinePlace (1:00:48 mem=3457.0M) ***
Total net bbox length = 4.424e+05 (2.028e+05 2.395e+05) (ext = 2.257e+04)
Move report: Timing Driven Placement moves 7984 insts, mean move: 10.21 um, max move: 128.40 um
	Max move on inst (normalizer_inst/FE_RC_677_0): (430.00, 209.80) --> (527.80, 240.40)
	Runtime: CPU: 0:00:16.1 REAL: 0:00:07.0 MEM: 3482.1MB
Move report: Detail placement moves 7221 insts, mean move: 0.52 um, max move: 5.60 um
	Max move on inst (normalizer_inst/FE_OFC1336_n3185_dup): (449.40, 24.40) --> (451.40, 20.80)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3530.0MB
Summary Report:
Instances move: 10918 (out of 37544 movable)
Instances flipped: 3
Mean displacement: 7.64 um
Max displacement: 127.80 um (Instance: normalizer_inst/FE_RC_677_0) (430, 209.8) -> (527.2, 240.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.478e+05 (2.043e+05 2.435e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:17.3 REAL: 0:00:07.0 MEM: 3530.0MB
*** Finished refinePlace (1:01:05 mem=3530.0M) ***
Finished re-routing un-routed nets (0:00:00.2 3530.0M)


Density : 0.5405
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.0 real=0:00:09.0 mem=3530.0M) ***
** GigaOpt Optimizer WNS Slack -1.633 TNS Slack -36.775 Density 54.05
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.633|-36.774|
|HEPG      |-1.633|-36.775|
|All Paths |-1.633|-36.775|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.633|   -1.633| -36.775|  -36.775|    54.05%|   0:00:01.0| 3530.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.584|   -1.584| -36.449|  -36.449|    54.09%|   0:00:16.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.582|   -1.582| -36.436|  -36.436|    54.11%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.581|   -1.581| -36.381|  -36.381|    54.14%|   0:00:04.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.581|   -1.581| -36.381|  -36.381|    54.14%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.581|   -1.581| -36.357|  -36.357|    54.15%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -36.334|  -36.334|    54.16%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -36.325|  -36.325|    54.16%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.575|   -1.575| -36.334|  -36.334|    54.19%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.575|   -1.575| -36.325|  -36.325|    54.19%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.571|   -1.571| -36.247|  -36.247|    54.21%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.571|   -1.571| -36.219|  -36.219|    54.21%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.568|   -1.568| -36.194|  -36.194|    54.25%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.568|   -1.568| -36.173|  -36.173|    54.25%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.567|   -1.567| -36.103|  -36.103|    54.30%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.565|   -1.565| -36.056|  -36.056|    54.32%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.565|   -1.565| -36.048|  -36.048|    54.32%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.563|   -1.563| -36.046|  -36.046|    54.33%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.559|   -1.559| -36.040|  -36.040|    54.36%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.557|   -1.557| -36.031|  -36.031|    54.43%|   0:00:02.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.555|   -1.555| -35.974|  -35.974|    54.45%|   0:00:02.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.553|   -1.553| -35.931|  -35.931|    54.48%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.553|   -1.553| -35.922|  -35.922|    54.51%|   0:00:02.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.551|   -1.551| -35.917|  -35.917|    54.52%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.551|   -1.551| -35.923|  -35.923|    54.56%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.549|   -1.549| -35.897|  -35.897|    54.60%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.549|   -1.549| -35.892|  -35.892|    54.60%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.549|   -1.549| -35.891|  -35.891|    54.63%|   0:00:03.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.548|   -1.548| -35.895|  -35.895|    54.64%|   0:00:02.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.550|   -1.550| -35.886|  -35.886|    54.66%|   0:00:02.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.549|   -1.549| -35.881|  -35.881|    54.67%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.548| -35.876|  -35.876|    54.67%|   0:00:01.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.547|   -1.547| -35.852|  -35.852|    54.69%|   0:00:03.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.548|   -1.548| -35.816|  -35.816|    54.70%|   0:00:02.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.562|   -1.562| -36.009|  -36.009|    54.97%|   0:00:05.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.562|   -1.562| -36.009|  -36.009|    54.97%|   0:00:00.0| 3587.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:46 real=0:01:00.0 mem=3587.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.562|   0.000|  -36.009|    54.97%|   0:00:00.0| 3587.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_67_/D           |
|   0.007|   -1.562|   0.000|  -36.009|    54.98%|   0:00:00.0| 3587.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_38_/D           |
|   0.015|   -1.562|   0.000|  -36.009|    54.98%|   0:00:01.0| 3587.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.015|   -1.562|   0.000|  -36.009|    54.98%|   0:00:00.0| 3587.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3587.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:47 real=0:01:01 mem=3587.2M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.562|-36.008|
|HEPG      |-1.562|-36.009|
|All Paths |-1.562|-36.009|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.562 TNS Slack -36.009 Density 54.98
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:54.8/0:18:33.4 (3.6), mem = 3587.2M
(I,S,L,T): WC_VIEW: 48.2346, 28.7543, 1.2777, 78.2667
Reclaim Optimization WNS Slack -1.562  TNS Slack -36.009 Density 54.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.98%|        -|  -1.562| -36.009|   0:00:00.0| 3587.2M|
|    54.95%|       45|  -1.562| -35.983|   0:00:01.0| 3587.2M|
|    54.67%|      978|  -1.547| -35.658|   0:00:11.0| 3587.2M|
|    54.67%|        8|  -1.547| -35.656|   0:00:00.0| 3587.2M|
|    54.67%|        0|  -1.547| -35.656|   0:00:01.0| 3587.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.547  TNS Slack -35.656 Density 54.67
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 387 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.0) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 47.7653, 28.3831, 1.26587, 77.4143
*** AreaOpt [finish] : cpu/real = 0:00:37.2/0:00:15.1 (2.5), totSession cpu/real = 1:07:32.1/0:18:48.5 (3.6), mem = 3587.2M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:15, mem=3520.21M, totSessionCpu=1:07:32).
*** Starting refinePlace (1:07:32 mem=3520.2M) ***
Total net bbox length = 4.490e+05 (2.049e+05 2.440e+05) (ext = 2.267e+04)
Move report: Timing Driven Placement moves 9182 insts, mean move: 3.61 um, max move: 51.20 um
	Max move on inst (normalizer_inst/FE_RC_682_0): (463.40, 78.40) --> (432.00, 98.20)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:04.0 MEM: 3538.4MB
Move report: Detail placement moves 8290 insts, mean move: 0.55 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U6326): (453.60, 121.60) --> (455.80, 123.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3586.4MB
Summary Report:
Instances move: 11111 (out of 37630 movable)
Instances flipped: 20
Mean displacement: 3.15 um
Max displacement: 50.40 um (Instance: normalizer_inst/FE_RC_682_0) (463.4, 78.4) -> (432.8, 98.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.492e+05 (2.055e+05 2.437e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:09.9 REAL: 0:00:04.0 MEM: 3586.4MB
*** Finished refinePlace (1:07:42 mem=3586.4M) ***
Finished re-routing un-routed nets (0:00:00.1 3586.4M)


Density : 0.5467
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.7 real=0:00:05.0 mem=3586.4M) ***
** GigaOpt Optimizer WNS Slack -1.570 TNS Slack -36.431 Density 54.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.570|-36.430|
|HEPG      |-1.570|-36.431|
|All Paths |-1.570|-36.431|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.570|   -1.570| -36.431|  -36.431|    54.67%|   0:00:00.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.544|   -1.544| -35.978|  -35.978|    54.79%|   0:00:17.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.544|   -1.544| -35.970|  -35.970|    54.86%|   0:00:08.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.541|   -1.541| -35.911|  -35.911|    54.88%|   0:00:00.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.540|   -1.540| -35.889|  -35.889|    54.88%|   0:00:04.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.540|   -1.540| -35.889|  -35.889|    54.88%|   0:00:01.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.538|   -1.538| -35.820|  -35.820|    54.92%|   0:00:01.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.538|   -1.538| -35.812|  -35.812|    54.91%|   0:00:03.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.538|   -1.538| -35.781|  -35.781|    54.96%|   0:00:01.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.537|   -1.537| -35.733|  -35.733|    54.99%|   0:00:00.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.535|   -1.535| -35.708|  -35.708|    55.01%|   0:00:01.0| 3624.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.540|   -1.540| -35.914|  -35.914|    55.28%|   0:00:12.0| 3643.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.536|   -1.536| -35.856|  -35.856|    55.30%|   0:00:00.0| 3643.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.535|   -1.535| -35.788|  -35.788|    55.32%|   0:00:02.0| 3643.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.533|   -1.533| -35.772|  -35.772|    55.33%|   0:00:02.0| 3643.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.535|   -1.535| -35.744|  -35.744|    55.34%|   0:00:01.0| 3643.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.532|   -1.532| -35.720|  -35.720|    55.34%|   0:00:01.0| 3643.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.532|   -1.532| -35.705|  -35.705|    55.34%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.531|   -1.531| -35.696|  -35.696|    55.35%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.530|   -1.530| -35.680|  -35.680|    55.35%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.528|   -1.528| -35.669|  -35.669|    55.35%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.527|   -1.527| -35.755|  -35.755|    55.40%|   0:00:03.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.527|   -1.527| -35.747|  -35.747|    55.40%|   0:00:02.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.527|   -1.527| -35.734|  -35.734|    55.42%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.527|   -1.527| -35.761|  -35.761|    55.42%|   0:00:00.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.526|   -1.526| -35.761|  -35.761|    55.43%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.526|   -1.526| -35.802|  -35.802|    55.44%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.526|   -1.526| -35.792|  -35.792|    55.44%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.526|   -1.526| -35.790|  -35.790|    55.45%|   0:00:01.0| 3641.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.529|   -1.529| -35.925|  -35.925|    55.72%|   0:00:07.0| 3648.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:53 real=0:01:16 mem=3648.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.529|   0.000|  -35.925|    55.72%|   0:00:01.0| 3648.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_9_/D            |
|   0.012|   -1.529|   0.000|  -35.925|    55.72%|   0:00:00.0| 3667.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.019|   -1.529|   0.000|  -35.925|    55.73%|   0:00:00.0| 3667.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.019|   -1.529|   0.000|  -35.925|    55.73%|   0:00:00.0| 3667.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3667.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:54 real=0:01:17 mem=3667.9M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.529|-35.924|
|HEPG      |-1.529|-35.925|
|All Paths |-1.529|-35.925|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.529 TNS Slack -35.925 Density 55.73
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:15:38.2/0:20:11.9 (3.7), mem = 3667.9M
(I,S,L,T): WC_VIEW: 49.3681, 29.7866, 1.30265, 80.4573
Reclaim Optimization WNS Slack -1.529  TNS Slack -35.925 Density 55.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.73%|        -|  -1.529| -35.925|   0:00:00.0| 3667.9M|
|    55.68%|       76|  -1.529| -35.710|   0:00:01.0| 3667.9M|
|    55.39%|     1075|  -1.511| -35.258|   0:00:12.0| 3667.9M|
|    55.38%|        6|  -1.511| -35.258|   0:00:01.0| 3667.9M|
|    55.38%|        0|  -1.511| -35.258|   0:00:00.0| 3667.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.511  TNS Slack -35.258 Density 55.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 414 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.2) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 48.8265, 29.3749, 1.28934, 79.4907
*** AreaOpt [finish] : cpu/real = 0:00:39.5/0:00:15.9 (2.5), totSession cpu/real = 1:16:17.7/0:20:27.7 (3.7), mem = 3667.9M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3592.88M, totSessionCpu=1:16:18).
*** Starting refinePlace (1:16:18 mem=3598.9M) ***
Total net bbox length = 4.518e+05 (2.067e+05 2.451e+05) (ext = 2.268e+04)
Move report: Timing Driven Placement moves 15665 insts, mean move: 12.83 um, max move: 128.80 um
	Max move on inst (normalizer_inst/FE_RC_1101_0): (428.80, 209.80) --> (494.60, 272.80)
	Runtime: CPU: 0:00:19.0 REAL: 0:00:08.0 MEM: 3637.9MB
Move report: Detail placement moves 9400 insts, mean move: 0.49 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_OCPC3350_n10062): (421.40, 186.40) --> (423.40, 184.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3672.9MB
Summary Report:
Instances move: 15826 (out of 37929 movable)
Instances flipped: 4
Mean displacement: 12.73 um
Max displacement: 128.80 um (Instance: normalizer_inst/FE_RC_1101_0) (428.8, 209.8) -> (494.6, 272.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.560e+05 (2.067e+05 2.493e+05) (ext = 2.282e+04)
Runtime: CPU: 0:00:20.1 REAL: 0:00:08.0 MEM: 3672.9MB
*** Finished refinePlace (1:16:38 mem=3672.9M) ***
Finished re-routing un-routed nets (0:00:00.4 3672.9M)


Density : 0.5538
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.0 real=0:00:10.0 mem=3672.9M) ***
** GigaOpt Optimizer WNS Slack -1.612 TNS Slack -37.008 Density 55.38
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.612|-37.007|
|HEPG      |-1.612|-37.008|
|All Paths |-1.612|-37.008|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.612|   -1.612| -37.008|  -37.008|    55.38%|   0:00:00.0| 3672.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.595|   -1.595| -36.898|  -36.898|    55.39%|   0:00:00.0| 3672.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.585|   -1.585| -36.888|  -36.888|    55.38%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.579|   -1.579| -36.879|  -36.879|    55.38%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.579|   -1.579| -36.834|  -36.834|    55.38%|   0:00:04.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.572|   -1.572| -36.776|  -36.776|    55.39%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.572|   -1.572| -36.708|  -36.708|    55.39%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.565|   -1.565| -36.644|  -36.644|    55.40%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.565|   -1.565| -36.525|  -36.525|    55.39%|   0:00:04.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.561|   -1.561| -36.507|  -36.507|    55.41%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.561|   -1.561| -36.499|  -36.499|    55.41%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.558|   -1.558| -36.451|  -36.451|    55.43%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.558|   -1.558| -36.432|  -36.432|    55.43%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.555|   -1.555| -36.370|  -36.370|    55.46%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.554|   -1.554| -36.345|  -36.345|    55.48%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.554|   -1.554| -36.344|  -36.344|    55.48%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.554|   -1.554| -36.363|  -36.363|    55.51%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.555|   -1.555| -36.308|  -36.308|    55.52%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.548| -36.270|  -36.270|    55.63%|   0:00:03.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.548| -36.234|  -36.234|    55.63%|   0:00:05.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.546|   -1.546| -36.174|  -36.174|    55.64%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.545|   -1.545| -36.174|  -36.174|    55.64%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -36.100|  -36.100|    55.66%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.541|   -1.541| -36.049|  -36.049|    55.67%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -36.046|  -36.046|    55.68%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.549|   -1.549| -36.140|  -36.140|    55.91%|   0:00:04.0| 3730.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_9_/Q                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.512|   -1.512| -37.442|  -37.442|    55.91%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.510|   -1.510| -37.428|  -37.428|    55.91%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.507|   -1.507| -37.361|  -37.361|    55.91%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.502|   -1.502| -37.320|  -37.320|    55.91%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.501|   -1.501| -37.303|  -37.303|    55.91%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.501|   -1.501| -37.194|  -37.194|    55.90%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.500|   -1.500| -37.104|  -37.104|    55.90%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.491|   -1.491| -36.974|  -36.974|    55.90%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.488|   -1.488| -36.887|  -36.887|    55.90%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.487|   -1.487| -36.843|  -36.843|    55.91%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.483|   -1.483| -36.649|  -36.649|    55.91%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.476|   -1.476| -36.569|  -36.569|    55.91%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.476|   -1.476| -36.562|  -36.562|    55.91%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.476|   -1.476| -36.497|  -36.497|    55.91%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.477|   -1.477| -36.379|  -36.379|    55.92%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.468|   -1.468| -36.305|  -36.305|    55.92%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.467|   -1.467| -36.275|  -36.275|    55.92%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.466|   -1.466| -36.098|  -36.098|    55.92%|   0:00:03.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.465|   -1.465| -36.020|  -36.020|    55.92%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.463|   -1.463| -36.014|  -36.014|    55.92%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.462|   -1.462| -35.973|  -35.973|    55.92%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.460|   -1.460| -35.909|  -35.909|    55.94%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.461|   -1.461| -35.888|  -35.888|    55.94%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.454|   -1.454| -35.830|  -35.830|    55.95%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.453|   -1.453| -35.772|  -35.772|    55.95%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.452|   -1.452| -35.751|  -35.751|    55.95%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.451|   -1.451| -35.644|  -35.644|    55.97%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.449|   -1.449| -35.635|  -35.635|    55.97%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.447|   -1.447| -35.611|  -35.611|    55.97%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.446|   -1.446| -35.584|  -35.584|    55.99%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.445|   -1.445| -35.472|  -35.472|    56.00%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.445|   -1.445| -35.453|  -35.453|    56.01%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.444|   -1.444| -35.458|  -35.458|    56.05%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.441|   -1.441| -35.417|  -35.417|    56.10%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.441|   -1.441| -35.290|  -35.290|    56.12%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.441|   -1.441| -35.241|  -35.241|    56.12%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.440|   -1.440| -35.299|  -35.299|    56.14%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.440|   -1.440| -35.304|  -35.304|    56.15%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.388|   -1.388| -33.451|  -33.451|    56.16%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.380|   -1.380| -33.386|  -33.386|    56.16%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.380|   -1.380| -33.297|  -33.297|    56.16%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.376|   -1.376| -33.267|  -33.267|    56.16%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.376|   -1.376| -33.212|  -33.212|    56.16%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.367|   -1.367| -33.131|  -33.131|    56.16%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.366|   -1.366| -32.937|  -32.937|    56.16%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.366|   -1.366| -32.856|  -32.856|    56.16%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.364|   -1.364| -32.842|  -32.842|    56.16%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.353|   -1.353| -32.738|  -32.738|    56.18%|   0:00:04.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.353|   -1.353| -32.573|  -32.573|    56.17%|   0:00:02.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.352|   -1.352| -32.566|  -32.566|    56.17%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.344|   -1.344| -32.430|  -32.430|    56.18%|   0:00:00.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.344|   -1.344| -32.322|  -32.322|    56.18%|   0:00:03.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.342|   -1.342| -32.367|  -32.367|    56.19%|   0:00:01.0| 3730.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.341|   -1.341| -32.359|  -32.359|    56.19%|   0:00:01.0| 3727.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.341|   -1.341| -32.407|  -32.407|    56.21%|   0:00:00.0| 3727.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.342|   -1.342| -32.666|  -32.666|    56.45%|   0:00:05.0| 3708.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_9_/Q                       |
|  -1.342|   -1.342| -32.665|  -32.665|    56.45%|   0:00:00.0| 3708.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_9_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.342|   -1.342| -32.663|  -32.663|    56.45%|   0:00:01.0| 3708.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.342|   -1.342| -32.656|  -32.656|    56.53%|   0:00:02.0| 3708.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.342|   -1.342| -32.653|  -32.653|    56.53%|   0:00:00.0| 3708.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.342|   -1.342| -32.645|  -32.645|    56.53%|   0:00:00.0| 3708.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_9_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.342|   -1.342| -32.645|  -32.645|    56.53%|   0:00:01.0| 3708.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:51 real=0:01:32 mem=3708.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.342|   0.000|  -32.645|    56.53%|   0:00:00.0| 3708.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_9_/D            |
|   0.012|   -1.342|   0.000|  -32.645|    56.54%|   0:00:00.0| 3784.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.019|   -1.342|   0.000|  -32.645|    56.54%|   0:00:01.0| 3784.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.019|   -1.342|   0.000|  -32.645|    56.54%|   0:00:00.0| 3784.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3784.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:52 real=0:01:33 mem=3784.5M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.342|-32.644|
|HEPG      |-1.342|-32.645|
|All Paths |-1.342|-32.645|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.342 TNS Slack -32.645 Density 56.54
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:24:35.6/0:22:11.3 (3.8), mem = 3784.5M
(I,S,L,T): WC_VIEW: 50.7235, 30.9215, 1.33165, 82.9766
Reclaim Optimization WNS Slack -1.342  TNS Slack -32.645 Density 56.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.54%|        -|  -1.342| -32.645|   0:00:00.0| 3784.5M|
|    56.47%|      113|  -1.342| -32.457|   0:00:02.0| 3784.5M|
|    56.08%|     1329|  -1.324| -32.024|   0:00:14.0| 3784.5M|
|    56.07%|       11|  -1.324| -32.023|   0:00:00.0| 3784.5M|
|    56.07%|        0|  -1.324| -32.023|   0:00:00.0| 3784.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.324  TNS Slack -32.023 Density 56.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 438 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:49.3) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 49.9604, 30.3896, 1.31371, 81.6637
*** AreaOpt [finish] : cpu/real = 0:00:49.5/0:00:19.1 (2.6), totSession cpu/real = 1:25:25.1/0:22:30.4 (3.8), mem = 3784.5M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:19, mem=3672.46M, totSessionCpu=1:25:25).
*** Starting refinePlace (1:25:26 mem=3674.5M) ***
Total net bbox length = 4.585e+05 (2.081e+05 2.505e+05) (ext = 2.282e+04)
Move report: Timing Driven Placement moves 8299 insts, mean move: 3.71 um, max move: 87.20 um
	Max move on inst (normalizer_inst/FE_RC_1559_0): (447.60, 260.20) --> (491.60, 303.40)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:04.0 MEM: 3708.9MB
Move report: Detail placement moves 8904 insts, mean move: 0.59 um, max move: 4.60 um
	Max move on inst (normalizer_inst/FE_RC_678_0): (492.60, 118.00) --> (491.60, 114.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3753.9MB
Summary Report:
Instances move: 11540 (out of 38277 movable)
Instances flipped: 16
Mean displacement: 2.91 um
Max displacement: 87.00 um (Instance: normalizer_inst/FE_RC_1559_0) (447.6, 260.2) -> (491.4, 303.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.599e+05 (2.090e+05 2.509e+05) (ext = 2.283e+04)
Runtime: CPU: 0:00:11.1 REAL: 0:00:05.0 MEM: 3753.9MB
*** Finished refinePlace (1:25:37 mem=3753.9M) ***
Finished re-routing un-routed nets (0:00:00.1 3753.9M)


Density : 0.5607
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.0 real=0:00:06.0 mem=3753.9M) ***
** GigaOpt Optimizer WNS Slack -1.336 TNS Slack -32.234 Density 56.07
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.336|-32.233|
|HEPG      |-1.336|-32.234|
|All Paths |-1.336|-32.234|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.336|   -1.336| -32.234|  -32.234|    56.07%|   0:00:01.0| 3753.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.321|   -1.321| -32.010|  -32.010|    56.14%|   0:00:17.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.321|   -1.321| -32.040|  -32.040|    56.17%|   0:00:00.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.319|   -1.319| -31.969|  -31.969|    56.22%|   0:00:01.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.319|   -1.319| -31.962|  -31.962|    56.22%|   0:00:01.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.318|   -1.318| -31.959|  -31.959|    56.22%|   0:00:00.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.318|   -1.318| -31.958|  -31.958|    56.22%|   0:00:02.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.314|   -1.314| -31.933|  -31.933|    56.26%|   0:00:00.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.314|   -1.314| -31.931|  -31.931|    56.26%|   0:00:06.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.317|   -1.317| -31.908|  -31.908|    56.30%|   0:00:01.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.313|   -1.313| -31.864|  -31.864|    56.31%|   0:00:01.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.310|   -1.310| -31.810|  -31.810|    56.35%|   0:00:03.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.310|   -1.310| -31.809|  -31.809|    56.35%|   0:00:04.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.309|   -1.309| -31.812|  -31.812|    56.39%|   0:00:02.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.307|   -1.307| -31.737|  -31.737|    56.45%|   0:00:02.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.306|   -1.306| -31.735|  -31.735|    56.45%|   0:00:02.0| 3792.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.305|   -1.305| -31.732|  -31.732|    56.48%|   0:00:03.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.307|   -1.307| -31.709|  -31.709|    56.49%|   0:00:01.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.303|   -1.303| -31.684|  -31.684|    56.49%|   0:00:01.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.302|   -1.302| -31.666|  -31.666|    56.54%|   0:00:03.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.303|   -1.303| -31.657|  -31.657|    56.56%|   0:00:03.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.301|   -1.301| -31.644|  -31.644|    56.57%|   0:00:00.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.301|   -1.301| -31.642|  -31.642|    56.57%|   0:00:00.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.301|   -1.301| -31.617|  -31.617|    56.58%|   0:00:01.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.301|   -1.301| -31.615|  -31.615|    56.58%|   0:00:00.0| 3811.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.311|   -1.311| -31.820|  -31.820|    56.87%|   0:00:06.0| 3819.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.311|   -1.311| -31.848|  -31.848|    56.94%|   0:00:02.0| 3819.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:32 real=0:01:03 mem=3819.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.311|   0.000|  -31.848|    56.94%|   0:00:00.0| 3819.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_9_/D            |
|   0.012|   -1.311|   0.000|  -31.848|    56.94%|   0:00:01.0| 3914.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.019|   -1.311|   0.000|  -31.848|    56.95%|   0:00:00.0| 3914.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.019|   -1.311|   0.000|  -31.848|    56.95%|   0:00:00.0| 3914.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3914.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:33 real=0:01:04 mem=3914.5M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.311|-31.847|
|HEPG      |-1.311|-31.848|
|All Paths |-1.311|-31.848|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.311 TNS Slack -31.848 Density 56.95
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:11.9/0:23:40.6 (3.9), mem = 3914.5M
(I,S,L,T): WC_VIEW: 51.3917, 31.5523, 1.34607, 84.29
Reclaim Optimization WNS Slack -1.311  TNS Slack -31.848 Density 56.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.95%|        -|  -1.311| -31.848|   0:00:00.0| 3914.5M|
|    56.89%|       78|  -1.311| -31.788|   0:00:01.0| 3914.5M|
|    56.56%|     1193|  -1.294| -31.384|   0:00:13.0| 3914.5M|
|    56.56%|        3|  -1.294| -31.383|   0:00:00.0| 3914.5M|
|    56.56%|        0|  -1.294| -31.383|   0:00:01.0| 3914.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.294  TNS Slack -31.383 Density 56.56
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 451 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:42.7) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 50.7148, 31.0796, 1.3303, 83.1247
*** AreaOpt [finish] : cpu/real = 0:00:42.9/0:00:17.0 (2.5), totSession cpu/real = 1:32:54.8/0:23:57.5 (3.9), mem = 3914.5M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:17, mem=3760.48M, totSessionCpu=1:32:55).
*** Starting refinePlace (1:32:55 mem=3760.5M) ***
Total net bbox length = 4.620e+05 (2.100e+05 2.520e+05) (ext = 2.283e+04)
Move report: Timing Driven Placement moves 16081 insts, mean move: 5.13 um, max move: 122.80 um
	Max move on inst (normalizer_inst/FE_RC_1797_0): (452.80, 220.60) --> (500.00, 296.20)
	Runtime: CPU: 0:00:13.3 REAL: 0:00:05.0 MEM: 3800.8MB
Move report: Detail placement moves 11326 insts, mean move: 0.58 um, max move: 4.60 um
	Max move on inst (normalizer_inst/U4022): (421.00, 67.60) --> (422.00, 71.20)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3837.8MB
Summary Report:
Instances move: 16642 (out of 38352 movable)
Instances flipped: 11
Mean displacement: 5.03 um
Max displacement: 121.60 um (Instance: normalizer_inst/FE_RC_1797_0) (452.8, 220.6) -> (498.8, 296.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.606e+05 (2.103e+05 2.503e+05) (ext = 2.263e+04)
Runtime: CPU: 0:00:14.4 REAL: 0:00:06.0 MEM: 3837.8MB
*** Finished refinePlace (1:33:10 mem=3837.8M) ***
Finished re-routing un-routed nets (0:00:00.1 3837.8M)


Density : 0.5656
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.7 real=0:00:07.0 mem=3837.8M) ***
** GigaOpt Optimizer WNS Slack -1.342 TNS Slack -32.084 Density 56.56
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.005| -0.017|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.342|-32.067|
|HEPG      |-1.342|-32.068|
|All Paths |-1.342|-32.084|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.342|   -1.342| -32.068|  -32.084|    56.56%|   0:00:01.0| 3837.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -31.874|  -31.890|    56.55%|   0:00:05.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.320|   -1.320| -31.831|  -31.847|    56.57%|   0:00:02.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.320|   -1.320| -31.810|  -31.827|    56.56%|   0:00:01.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -31.769|  -31.785|    56.57%|   0:00:00.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.312|   -1.312| -31.709|  -31.726|    56.56%|   0:00:08.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.312|   -1.312| -31.689|  -31.705|    56.56%|   0:00:01.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.311|   -1.311| -31.622|  -31.639|    56.61%|   0:00:01.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.309|   -1.309| -31.590|  -31.607|    56.62%|   0:00:02.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.304|   -1.304| -31.549|  -31.565|    56.62%|   0:00:01.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.304|   -1.304| -31.548|  -31.564|    56.62%|   0:00:01.0| 3876.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.307|   -1.307| -31.507|  -31.523|    56.67%|   0:00:03.0| 3914.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.309|   -1.309| -31.706|  -31.723|    56.97%|   0:00:19.0| 3914.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_12_/Q                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.309|   -1.309| -31.685|  -31.702|    56.98%|   0:00:01.0| 3914.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.311|   -1.311| -31.800|  -31.817|    57.14%|   0:00:04.0| 3914.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_12_/Q                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.311|   -1.311| -31.800|  -31.817|    57.14%|   0:00:00.0| 3914.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:16 real=0:00:51.0 mem=3914.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -1.311|  -0.017|  -31.817|    57.14%|   0:00:00.0| 3914.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_87_/D           |
|   0.004|   -1.311|   0.000|  -31.800|    57.14%|   0:00:00.0| 3914.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_9_/D            |
|   0.012|   -1.311|   0.000|  -31.800|    57.14%|   0:00:00.0| 3952.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.019|   -1.311|   0.000|  -31.800|    57.14%|   0:00:00.0| 3952.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.019|   -1.311|   0.000|  -31.800|    57.14%|   0:00:00.0| 3952.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3952.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:18 real=0:00:52.0 mem=3952.3M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.311|-31.800|
|HEPG      |-1.311|-31.800|
|All Paths |-1.311|-31.800|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.311 TNS Slack -31.800 Density 57.14
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:29.9/0:24:56.4 (3.9), mem = 3952.3M
(I,S,L,T): WC_VIEW: 51.3307, 31.9097, 1.34867, 84.5891
Reclaim Optimization WNS Slack -1.311  TNS Slack -31.800 Density 57.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.14%|        -|  -1.311| -31.800|   0:00:00.0| 3952.3M|
|    57.11%|       57|  -1.311| -31.743|   0:00:02.0| 3952.3M|
|    56.80%|     1163|  -1.295| -31.396|   0:00:12.0| 3952.3M|
|    56.80%|        4|  -1.295| -31.396|   0:00:00.0| 3952.3M|
|    56.80%|        0|  -1.295| -31.396|   0:00:00.0| 3952.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.295  TNS Slack -31.396 Density 56.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 453 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.8) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 50.7729, 31.4591, 1.33556, 83.5676
*** AreaOpt [finish] : cpu/real = 0:00:40.0/0:00:16.1 (2.5), totSession cpu/real = 1:39:09.9/0:25:12.4 (3.9), mem = 3952.3M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3827.30M, totSessionCpu=1:39:10).
*** Starting refinePlace (1:39:10 mem=3827.3M) ***
Total net bbox length = 4.619e+05 (2.110e+05 2.509e+05) (ext = 2.263e+04)
Move report: Timing Driven Placement moves 13835 insts, mean move: 4.56 um, max move: 59.60 um
	Max move on inst (normalizer_inst/FE_RC_1944_0): (423.80, 134.20) --> (463.60, 154.00)
	Runtime: CPU: 0:00:12.3 REAL: 0:00:05.0 MEM: 3857.8MB
Move report: Detail placement moves 11522 insts, mean move: 0.86 um, max move: 8.60 um
	Max move on inst (normalizer_inst/clk_gate_count_reg/latch): (358.20, 49.60) --> (349.60, 49.60)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 3897.8MB
Summary Report:
Instances move: 15713 (out of 38495 movable)
Instances flipped: 1749
Mean displacement: 4.23 um
Max displacement: 59.20 um (Instance: normalizer_inst/FE_RC_1944_0) (423.8, 134.2) -> (463.2, 154)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.518e+05 (2.007e+05 2.512e+05) (ext = 2.238e+04)
Runtime: CPU: 0:00:17.4 REAL: 0:00:08.0 MEM: 3897.8MB
*** Finished refinePlace (1:39:28 mem=3897.8M) ***
Finished re-routing un-routed nets (0:00:00.1 3897.8M)


Density : 0.5680
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.1 real=0:00:09.0 mem=3897.8M) ***
** GigaOpt Optimizer WNS Slack -1.330 TNS Slack -32.153 Density 56.80
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.330|   -1.330| -32.141|  -32.153|    56.80%|   0:00:00.0| 3897.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.316|   -1.316| -32.108|  -32.120|    56.82%|   0:00:08.0| 3954.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.315|   -1.315| -32.152|  -32.164|    56.83%|   0:00:00.0| 3954.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.314|   -1.314| -32.118|  -32.130|    56.84%|   0:00:02.0| 4011.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.314|   -1.314| -32.101|  -32.113|    56.84%|   0:00:00.0| 4011.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.314|   -1.314| -32.091|  -32.103|    56.84%|   0:00:01.0| 4011.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.314|   -1.314| -32.089|  -32.101|    56.84%|   0:00:00.0| 4011.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.314|   -1.314| -32.091|  -32.103|    56.84%|   0:00:01.0| 4011.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:00 real=0:00:12.0 mem=4011.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.007|   -1.314|  -0.012|  -32.103|    56.84%|   0:00:00.0| 4011.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_9_/D            |
|   0.003|   -1.314|   0.000|  -32.091|    56.84%|   0:00:00.0| 4011.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_20_/D           |
|   0.012|   -1.314|   0.000|  -32.091|    56.84%|   0:00:00.0| 4011.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.019|   -1.314|   0.000|  -32.091|    56.85%|   0:00:00.0| 4011.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.019|   -1.314|   0.000|  -32.091|    56.85%|   0:00:00.0| 4011.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=4011.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:00:13.0 mem=4011.5M) ***
*** Starting refinePlace (1:40:32 mem=4011.5M) ***
Total net bbox length = 4.526e+05 (2.010e+05 2.516e+05) (ext = 2.239e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4011.5MB
Summary Report:
Instances move: 0 (out of 38527 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.526e+05 (2.010e+05 2.516e+05) (ext = 2.239e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4011.5MB
*** Finished refinePlace (1:40:34 mem=4011.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4011.5M)


Density : 0.5685
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=4011.5M) ***
** GigaOpt Optimizer WNS Slack -1.314 TNS Slack -32.091 Density 56.85
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.314|-32.091|
|HEPG      |-1.314|-32.091|
|All Paths |-1.314|-32.091|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 465 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:13:14 real=0:15:05 mem=4011.5M) ***

(I,S,L,T): WC_VIEW: 50.853, 31.4856, 1.33728, 83.6758
*** SetupOpt [finish] : cpu/real = 1:13:25.9/0:15:15.9 (4.8), totSession cpu/real = 1:40:35.9/0:25:38.1 (3.9), mem = 3803.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.314
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:36.5/0:25:38.7 (3.9), mem = 3373.5M
(I,S,L,T): WC_VIEW: 50.853, 31.4856, 1.33728, 83.6758
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.314 TNS Slack -32.091 Density 56.85
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.001| -0.001|
|reg2reg   |-1.314|-32.091|
|HEPG      |-1.314|-32.091|
|All Paths |-1.314|-32.091|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.314|   -1.314| -32.091|  -32.091|    56.85%|   0:00:00.0| 3587.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -31.998|  -31.998|    56.85%|   0:00:12.0| 3949.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.310|   -1.310| -31.929|  -31.929|    56.87%|   0:00:01.0| 3949.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.308|   -1.308| -31.851|  -31.851|    56.90%|   0:00:03.0| 3949.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.308|   -1.308| -31.849|  -31.849|    56.90%|   0:00:02.0| 3911.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.305|   -1.305| -31.776|  -31.776|    56.92%|   0:00:00.0| 3911.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.305|   -1.305| -31.756|  -31.756|    56.94%|   0:00:02.0| 3911.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.305|   -1.305| -31.748|  -31.748|    56.96%|   0:00:02.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.305|   -1.305| -31.718|  -31.718|    56.96%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.305|   -1.305| -31.715|  -31.715|    56.96%|   0:00:02.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.305|   -1.305| -31.700|  -31.700|    56.97%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.305|   -1.305| -31.698|  -31.698|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.305|   -1.305| -31.695|  -31.695|    56.97%|   0:00:02.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.305|   -1.305| -31.689|  -31.689|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.305|   -1.305| -31.669|  -31.669|    56.97%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.607|  -31.607|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.305|   -1.305| -31.583|  -31.583|    56.98%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.498|  -31.498|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.305|   -1.305| -31.442|  -31.442|    56.97%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.305|   -1.305| -31.348|  -31.348|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.305|   -1.305| -31.321|  -31.321|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.207|  -31.207|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.198|  -31.198|    56.97%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.183|  -31.183|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.165|  -31.165|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.148|  -31.148|    56.97%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.305|   -1.305| -31.138|  -31.138|    56.98%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.305|   -1.305| -31.069|  -31.069|    56.98%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.305|   -1.305| -31.066|  -31.066|    57.00%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.305|   -1.305| -31.032|  -31.032|    57.00%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.305|   -1.305| -31.016|  -31.016|    57.00%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.305|   -1.305| -31.012|  -31.012|    57.00%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.305|   -1.305| -30.875|  -30.875|    57.00%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.804|  -30.804|    57.00%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.305|   -1.305| -30.757|  -30.757|    57.00%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.305|   -1.305| -30.711|  -30.711|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.704|  -30.704|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.603|  -30.603|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.305|   -1.305| -30.559|  -30.559|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.551|  -30.551|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.502|  -30.502|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.305|   -1.305| -30.491|  -30.491|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.467|  -30.467|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.305|   -1.305| -30.442|  -30.442|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.316|  -30.316|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.305|   -1.305| -30.255|  -30.255|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -30.229|  -30.229|    57.00%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.305|   -1.305| -30.072|  -30.072|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.068|  -30.068|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -30.061|  -30.061|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -30.060|  -30.060|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -29.990|  -29.990|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -29.983|  -29.983|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -29.961|  -29.961|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -29.950|  -29.950|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.305|   -1.305| -29.896|  -29.896|    57.01%|   0:00:02.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.305|   -1.305| -29.853|  -29.853|    57.01%|   0:00:02.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.305|   -1.305| -29.788|  -29.788|    57.01%|   0:00:01.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -29.787|  -29.787|    57.01%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.305|   -1.305| -29.749|  -29.749|    57.02%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.305|   -1.305| -29.735|  -29.735|    57.02%|   0:00:03.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.305|   -1.305| -29.715|  -29.715|    57.02%|   0:00:00.0| 3968.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.305|   -1.305| -29.662|  -29.662|    57.03%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.305|   -1.305| -29.659|  -29.659|    57.04%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.305|   -1.305| -29.636|  -29.636|    57.04%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.305|   -1.305| -29.591|  -29.591|    57.04%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.305|   -1.305| -29.620|  -29.620|    57.05%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.305|   -1.305| -29.618|  -29.618|    57.05%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.305|   -1.305| -29.607|  -29.607|    57.05%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.305|   -1.305| -29.584|  -29.584|    57.05%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.305|   -1.305| -29.559|  -29.559|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.305|   -1.305| -29.552|  -29.552|    57.06%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.305|   -1.305| -29.119|  -29.119|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.305|   -1.305| -29.113|  -29.113|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.305|   -1.305| -29.101|  -29.101|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.305|   -1.305| -29.012|  -29.012|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.305|   -1.305| -29.010|  -29.010|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.305|   -1.305| -29.007|  -29.007|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.305|   -1.305| -28.974|  -28.974|    57.06%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.305|   -1.305| -28.968|  -28.968|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.305|   -1.305| -28.694|  -28.694|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.305|   -1.305| -28.646|  -28.646|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.305|   -1.305| -28.643|  -28.643|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.305|   -1.305| -28.620|  -28.620|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.305|   -1.305| -28.613|  -28.613|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.305|   -1.305| -28.609|  -28.609|    57.06%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.305|   -1.305| -28.481|  -28.481|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.305|   -1.305| -28.478|  -28.478|    57.06%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.305|   -1.305| -28.453|  -28.453|    57.06%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.305|   -1.305| -27.676|  -27.676|    57.07%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -27.434|  -27.434|    57.07%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -27.427|  -27.427|    57.07%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -26.979|  -26.979|    57.07%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -26.880|  -26.880|    57.08%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -26.625|  -26.625|    57.08%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -26.600|  -26.600|    57.08%|   0:00:00.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.305|   -1.305| -26.590|  -26.590|    57.13%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.305|   -1.305| -26.590|  -26.590|    57.15%|   0:00:01.0| 3930.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:22 real=0:01:02 mem=3930.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:22 real=0:01:02 mem=3930.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.022|  0.000|
|reg2reg   |-1.305|-26.590|
|HEPG      |-1.305|-26.590|
|All Paths |-1.305|-26.590|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.305 TNS Slack -26.590 Density 57.15
*** Starting refinePlace (1:45:09 mem=3930.9M) ***
Total net bbox length = 4.544e+05 (2.024e+05 2.520e+05) (ext = 2.239e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3930.9MB
Move report: Detail placement moves 4138 insts, mean move: 0.62 um, max move: 5.80 um
	Max move on inst (normalizer_inst/FE_OCPC2676_sum_2): (356.80, 20.80) --> (352.80, 19.00)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 3930.9MB
Summary Report:
Instances move: 4138 (out of 38573 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 5.80 um (Instance: normalizer_inst/FE_OCPC2676_sum_2) (356.8, 20.8) -> (352.8, 19)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Total net bbox length = 4.557e+05 (2.033e+05 2.525e+05) (ext = 2.238e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3930.9MB
*** Finished refinePlace (1:45:11 mem=3930.9M) ***
Finished re-routing un-routed nets (0:00:00.0 3930.9M)


Density : 0.5715
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.1 real=0:00:02.0 mem=3930.9M) ***
** GigaOpt Optimizer WNS Slack -1.307 TNS Slack -26.609 Density 57.15
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.022|  0.000|
|reg2reg   |-1.307|-26.609|
|HEPG      |-1.307|-26.609|
|All Paths |-1.307|-26.609|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 498 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:27 real=0:01:06 mem=3930.9M) ***

(I,S,L,T): WC_VIEW: 51.2268, 31.7139, 1.35192, 84.2926
*** SetupOpt [finish] : cpu/real = 0:04:36.8/0:01:14.8 (3.7), totSession cpu/real = 1:45:13.3/0:26:53.5 (3.9), mem = 3721.5M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:14.1/0:26:54.3 (3.9), mem = 3580.5M
(I,S,L,T): WC_VIEW: 51.2268, 31.7139, 1.35192, 84.2926
Reclaim Optimization WNS Slack -1.307  TNS Slack -26.609 Density 57.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.15%|        -|  -1.307| -26.609|   0:00:00.0| 3580.5M|
|    57.15%|       74|  -1.307| -26.600|   0:00:02.0| 3885.7M|
|    57.10%|       81|  -1.307| -26.502|   0:00:01.0| 3885.7M|
|    56.75%|     1185|  -1.293| -26.288|   0:00:12.0| 3885.7M|
|    56.75%|       13|  -1.293| -26.286|   0:00:01.0| 3886.8M|
|    56.75%|        0|  -1.293| -26.286|   0:00:00.0| 3886.8M|
|    56.75%|        1|  -1.293| -26.286|   0:00:01.0| 3886.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.293  TNS Slack -26.286 Density 56.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 416 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.0) (real = 0:00:18.0) **
*** Starting refinePlace (1:46:00 mem=3886.8M) ***
Total net bbox length = 4.558e+05 (2.034e+05 2.524e+05) (ext = 2.238e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3886.8MB
Summary Report:
Instances move: 0 (out of 38490 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.558e+05 (2.034e+05 2.524e+05) (ext = 2.238e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3886.8MB
*** Finished refinePlace (1:46:01 mem=3886.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3886.8M)


Density : 0.5675
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:02.0 mem=3886.8M) ***
(I,S,L,T): WC_VIEW: 50.6497, 31.3208, 1.33364, 83.3041
*** AreaOpt [finish] : cpu/real = 0:00:48.8/0:00:20.7 (2.4), totSession cpu/real = 1:46:02.9/0:27:15.1 (3.9), mem = 3886.8M
End: Area Reclaim Optimization (cpu=0:00:49, real=0:00:20, mem=3373.86M, totSessionCpu=1:46:03).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:46:04.0/0:27:16.0 (3.9), mem = 3373.9M
(I,S,L,T): WC_VIEW: 50.6497, 31.3208, 1.33364, 83.3041
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|   175|    -0.13|    13|    13|    -0.01|     0|     0|     0|     0|    -1.29|   -26.29|       0|       0|       0|  56.75|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|   -26.25|       7|       0|      10|  56.76| 0:00:00.0|  3906.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|   -26.25|       0|       0|       0|  56.76| 0:00:00.0|  3906.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 416 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3906.2M) ***

*** Starting refinePlace (1:46:12 mem=3906.2M) ***
Total net bbox length = 4.559e+05 (2.035e+05 2.524e+05) (ext = 2.126e+04)
Move report: Detail placement moves 44 insts, mean move: 3.35 um, max move: 11.20 um
	Max move on inst (normalizer_inst/FE_OCPC3802_FE_OFN12396_n3185): (440.40, 19.00) --> (440.80, 29.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 3929.4MB
Summary Report:
Instances move: 44 (out of 38497 movable)
Instances flipped: 0
Mean displacement: 3.35 um
Max displacement: 11.20 um (Instance: normalizer_inst/FE_OCPC3802_FE_OFN12396_n3185) (440.4, 19) -> (440.8, 29.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.560e+05 (2.036e+05 2.524e+05) (ext = 2.127e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3929.4MB
*** Finished refinePlace (1:46:14 mem=3929.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3929.4M)


Density : 0.5676
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=3929.4M) ***
(I,S,L,T): WC_VIEW: 50.548, 31.3061, 1.33409, 83.1882
*** DrvOpt [finish] : cpu/real = 0:00:10.7/0:00:07.0 (1.5), totSession cpu/real = 1:46:14.7/0:27:23.1 (3.9), mem = 3721.5M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:38:10, real = 0:24:08, mem = 2676.3M, totSessionCpu=1:46:16 **
**optDesign ... cpu = 1:38:10, real = 0:24:08, mem = 2674.8M, totSessionCpu=1:46:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=3374.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=3374.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3455.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3455.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.293  | -1.293  |  0.022  |  0.004  |
|           TNS (ns):| -26.248 | -26.248 |  0.000  |  0.000  |
|    Violating Paths:|   42    |   42    |    0    |    0    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.758%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3455.4M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2711.88MB/4703.70MB/3038.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2712.13MB/4703.70MB/3038.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2712.13MB/4703.70MB/3038.26MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT)
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 10%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 20%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 30%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 40%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 50%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 60%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 70%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 80%
2023-Mar-23 03:50:17 (2023-Mar-23 10:50:17 GMT): 90%

Finished Levelizing
2023-Mar-23 03:50:18 (2023-Mar-23 10:50:18 GMT)

Starting Activity Propagation
2023-Mar-23 03:50:18 (2023-Mar-23 10:50:18 GMT)
2023-Mar-23 03:50:18 (2023-Mar-23 10:50:18 GMT): 10%
2023-Mar-23 03:50:18 (2023-Mar-23 10:50:18 GMT): 20%

Finished Activity Propagation
2023-Mar-23 03:50:19 (2023-Mar-23 10:50:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2713.48MB/4703.70MB/3038.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 03:50:19 (2023-Mar-23 10:50:19 GMT)
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 10%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 20%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 30%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 40%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 50%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 60%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 70%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 80%
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT): 90%

Finished Calculating power
2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2717.61MB/4704.47MB/3038.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2717.61MB/4704.47MB/3038.26MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2717.61MB/4704.47MB/3038.26MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2717.61MB/4704.47MB/3038.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 03:50:20 (2023-Mar-23 10:50:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.06401891 	   60.4226%
Total Switching Power:      31.38635776 	   37.8804%
Total Leakage Power:         1.40606528 	    1.6970%
Total Power:                82.85644179
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.49       2.684      0.5803       26.75       32.29
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.669e-05
Combinational                      25.49        28.7      0.8122       55.01       66.39
Clock (Combinational)            0.00261           0   1.615e-05    0.002626     0.00317
Clock (Sequential)                 1.079           0     0.01351       1.093       1.319
-----------------------------------------------------------------------------------------
Total                              50.06       31.39       1.406       82.86         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.06       31.39       1.406       82.86         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6361
clk1                              0.5615           0    0.006885      0.5684       0.686
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.322
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U6401 (INVD16):          0.07103
*              Highest Leakage Power: normalizer_inst/FE_RC_30_0 (ND3D8):        0.0003025
*                Total Cap:      1.98932e-10 F
*                Total instances in design: 38497
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2731.82MB/4704.47MB/3038.26MB)


Phase 1 finished in (cpu = 0:00:07.0) (real = 0:00:01.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 416 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.3) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 50.4842, 31.3489, 1.32745, 83.1605
*** PowerOpt [finish] : cpu/real = 0:00:10.2/0:00:04.4 (2.3), totSession cpu/real = 1:46:35.8/0:27:35.4 (3.9), mem = 3970.1M
Finished Timing Update in (cpu = 0:00:10.5) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:47:31 mem=3963.1M) ***
Total net bbox length = 4.561e+05 (2.037e+05 2.524e+05) (ext = 2.127e+04)
Move report: Detail placement moves 517 insts, mean move: 2.04 um, max move: 9.60 um
	Max move on inst (normalizer_inst/FE_RC_2403_0): (389.40, 193.60) --> (381.60, 195.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3963.1MB
Summary Report:
Instances move: 517 (out of 38497 movable)
Instances flipped: 0
Mean displacement: 2.04 um
Max displacement: 9.60 um (Instance: normalizer_inst/FE_RC_2403_0) (389.4, 193.6) -> (381.6, 195.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.571e+05 (2.042e+05 2.529e+05) (ext = 2.127e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3963.1MB
*** Finished refinePlace (1:47:33 mem=3963.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3963.1M)


Density : 0.5686
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:47:34.3/0:28:09.6 (3.8), mem = 3963.1M
(I,S,L,T): WC_VIEW: 50.7091, 31.5286, 1.33517, 83.5729
Reclaim Optimization WNS Slack -1.296  TNS Slack -26.936 Density 56.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.86%|        -|  -1.296| -26.936|   0:00:00.0| 3963.1M|
|    56.86%|        0|  -1.296| -26.936|   0:00:00.0| 3963.1M|
|    56.86%|      513|  -1.296| -26.916|   0:00:06.0| 3982.2M|
|    56.85%|       15|  -1.296| -26.915|   0:00:01.0| 3982.2M|
|    56.85%|        0|  -1.296| -26.915|   0:00:02.0| 3982.2M|
|    56.85%|        0|  -1.296| -26.915|   0:00:01.0| 3982.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.296  TNS Slack -26.915 Density 56.85
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 416 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:41.8) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 50.7063, 31.5067, 1.33505, 83.5481
*** PowerOpt [finish] : cpu/real = 0:00:42.1/0:00:12.4 (3.4), totSession cpu/real = 1:48:16.3/0:28:22.0 (3.8), mem = 3982.2M
*** Starting refinePlace (1:48:17 mem=3982.2M) ***
Total net bbox length = 4.570e+05 (2.044e+05 2.526e+05) (ext = 2.268e+04)
Move report: Detail placement moves 21 insts, mean move: 1.56 um, max move: 3.20 um
	Max move on inst (normalizer_inst/U11030): (453.00, 62.20) --> (456.20, 62.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3982.2MB
Summary Report:
Instances move: 21 (out of 38478 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 3.20 um (Instance: normalizer_inst/U11030) (453, 62.2) -> (456.2, 62.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.570e+05 (2.044e+05 2.526e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3982.2MB
*** Finished refinePlace (1:48:19 mem=3982.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3982.2M)


Density : 0.5685
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3982.2M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:48:21.1/0:28:25.3 (3.8), mem = 3982.2M
(I,S,L,T): WC_VIEW: 50.7063, 31.5067, 1.33505, 83.5481
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.296|   -1.296| -26.915|  -26.915|    56.85%|   0:00:00.0| 4180.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4333.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=4333.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 416 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 50.7063, 31.5067, 1.33505, 83.5481
*** SetupOpt [finish] : cpu/real = 0:00:08.9/0:00:09.0 (1.0), totSession cpu/real = 1:48:30.0/0:28:34.3 (3.8), mem = 4133.3M
Executing incremental physical updates
*** Starting refinePlace (1:48:30 mem=4134.8M) ***
Total net bbox length = 4.570e+05 (2.044e+05 2.526e+05) (ext = 2.268e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4134.8MB
Summary Report:
Instances move: 0 (out of 38478 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.570e+05 (2.044e+05 2.526e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4134.8MB
*** Finished refinePlace (1:48:32 mem=4134.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4134.8M)


Density : 0.5685
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=4134.8M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2818.00MB/5383.27MB/3038.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2818.00MB/5383.27MB/3038.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2818.00MB/5383.27MB/3038.26MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT)
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 10%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 20%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 30%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 40%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 50%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 60%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 70%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 80%
2023-Mar-23 03:51:28 (2023-Mar-23 10:51:28 GMT): 90%

Finished Levelizing
2023-Mar-23 03:51:29 (2023-Mar-23 10:51:29 GMT)

Starting Activity Propagation
2023-Mar-23 03:51:29 (2023-Mar-23 10:51:29 GMT)
2023-Mar-23 03:51:29 (2023-Mar-23 10:51:29 GMT): 10%
2023-Mar-23 03:51:29 (2023-Mar-23 10:51:29 GMT): 20%

Finished Activity Propagation
2023-Mar-23 03:51:30 (2023-Mar-23 10:51:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2818.42MB/5383.27MB/3038.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 03:51:30 (2023-Mar-23 10:51:30 GMT)
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 10%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 20%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 30%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 40%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 50%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 60%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 70%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 80%
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT): 90%

Finished Calculating power
2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2820.20MB/5447.28MB/3038.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.20MB/5447.28MB/3038.26MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2820.20MB/5447.28MB/3038.26MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2820.20MB/5447.28MB/3038.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 03:51:31 (2023-Mar-23 10:51:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.16297735 	   60.3822%
Total Switching Power:      31.50574660 	   37.9241%
Total Leakage Power:         1.40704186 	    1.6937%
Total Power:                83.07576564
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.5       2.678      0.5808       26.76       32.21
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.659e-05
Combinational                      25.58       28.83      0.8127       55.22       66.47
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003161
Clock (Sequential)                 1.079           0     0.01351       1.093       1.315
-----------------------------------------------------------------------------------------
Total                              50.16       31.51       1.407       83.08         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.16       31.51       1.407       83.08         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6344
clk1                              0.5615           0    0.006885      0.5684      0.6842
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.319
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U6401 (INVD16):            0.072
*              Highest Leakage Power: normalizer_inst/FE_RC_30_0 (ND3D8):        0.0003025
*                Total Cap:      1.99299e-10 F
*                Total instances in design: 38478
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2822.78MB/5447.28MB/3038.26MB)

** Power Reclaim End WNS Slack -1.296  TNS Slack -26.915 
End: Power Optimization (cpu=0:02:14, real=0:01:11, mem=3467.85M, totSessionCpu=1:48:39).
**optDesign ... cpu = 1:40:33, real = 0:25:26, mem = 2690.5M, totSessionCpu=1:48:39 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=38478 and nets=40434 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3388.848M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:38   (Analysis view: WC_VIEW)
 Advancing count:38, Max:-200.0(ps) Min:-200.0(ps) Total:-7600.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3473.48 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3473.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40317  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40317 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.629540e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39901 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.308146e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       133( 0.15%)        11( 0.01%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        18( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              170( 0.03%)        11( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 0.94 sec, Curr Mem: 3483.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3353.88)
Total number of fetched objects 40659
End delay calculation. (MEM=3670.64 CPU=0:00:05.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3670.64 CPU=0:00:07.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:03.0 totSessionCpu=1:48:53 mem=3638.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2738.20MB/4887.08MB/3038.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2738.20MB/4887.08MB/3038.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2738.20MB/4887.08MB/3038.26MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT)
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 10%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 20%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 30%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 40%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 50%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 60%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 70%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 80%
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 90%

Finished Levelizing
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT)

Starting Activity Propagation
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT)
2023-Mar-23 03:51:39 (2023-Mar-23 10:51:39 GMT): 10%
2023-Mar-23 03:51:40 (2023-Mar-23 10:51:40 GMT): 20%

Finished Activity Propagation
2023-Mar-23 03:51:40 (2023-Mar-23 10:51:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2740.29MB/4887.08MB/3038.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 03:51:40 (2023-Mar-23 10:51:40 GMT)
2023-Mar-23 03:51:41 (2023-Mar-23 10:51:41 GMT): 10%
2023-Mar-23 03:51:41 (2023-Mar-23 10:51:41 GMT): 20%
2023-Mar-23 03:51:41 (2023-Mar-23 10:51:41 GMT): 30%
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT): 40%
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT): 50%
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT): 60%
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT): 70%
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT): 80%
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT): 90%

Finished Calculating power
2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2744.86MB/4967.11MB/3038.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2744.86MB/4967.11MB/3038.26MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2744.86MB/4967.11MB/3038.26MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2744.86MB/4967.11MB/3038.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 03:51:42 (2023-Mar-23 10:51:42 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.16295321 	   60.3822%
Total Switching Power:      31.50574660 	   37.9241%
Total Leakage Power:         1.40704186 	    1.6937%
Total Power:                83.07574151
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.5       2.678      0.5808       26.76       32.21
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.659e-05
Combinational                      25.58       28.83      0.8127       55.22       66.47
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003161
Clock (Sequential)                 1.079           0     0.01351       1.093       1.315
-----------------------------------------------------------------------------------------
Total                              50.16       31.51       1.407       83.08         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.16       31.51       1.407       83.08         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6344
clk1                              0.5615           0    0.006885      0.5684      0.6842
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.319
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2753.38MB/4967.11MB/3038.26MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:40:53, real = 0:25:36, mem = 2687.8M, totSessionCpu=1:48:59 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:40:53, real = 0:25:36, mem = 2676.1M, totSessionCpu=1:48:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=3383.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3383.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3471.1M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3394.1M
** Profile ** DRVs :  cpu=0:00:01.8, mem=3398.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.300  | -1.300  |  0.021  | -0.085  |
|           TNS (ns):| -26.983 | -26.226 |  0.000  | -0.757  |
|    Violating Paths:|   74    |   43    |    0    |   31    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.853%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3398.6M
**optDesign ... cpu = 1:40:56, real = 0:25:39, mem = 2662.0M, totSessionCpu=1:49:02 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.26431' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:48:20, real = 0:28:12, mem = 3333.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6963 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1041 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2260 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 4988 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 14178 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 29430 filler insts added - prefix FILLER (CPU: 0:00:02.8).
For 29430 new insts, 29430 new pwr-pin connections were made to global net 'VDD'.
29430 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/23 03:51:48, mem=2583.2M)
% Begin Save ccopt configuration ... (date=03/23 03:51:48, mem=2583.2M)
% End Save ccopt configuration ... (date=03/23 03:51:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.5M, current mem=2583.5M)
% Begin Save netlist data ... (date=03/23 03:51:48, mem=2583.5M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 03:51:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=2583.5M, current mem=2583.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 03:51:48, mem=2584.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 03:51:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2584.4M, current mem=2584.4M)
Saving scheduling_file.cts.26431 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 03:51:49, mem=2584.7M)
% End Save clock tree data ... (date=03/23 03:51:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2584.7M, current mem=2584.7M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
Saving property file placement.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3402.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3394.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=3378.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 03:51:50, mem=2585.8M)
% End Save power constraints data ... (date=03/23 03:51:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.8M, current mem=2585.8M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/23 03:51:52, total cpu=0:00:03.4, real=0:00:04.0, peak res=2587.1M, current mem=2587.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/23 03:51:54, mem=2479.3M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 165 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 171 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3291.6M, init mem=3294.8M)
*info: Placed = 67908         
*info: Unplaced = 0           
Placement Density:98.18%(273712/278784)
Placement Density (including fixed std cells):98.18%(273712/278784)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3291.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 278783.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=259, avg=77, sd=62, total=25702]
   0          1          2     [min=522, max=680, avg=601, sd=112, total=1202]
   0          2          2     [min=484, max=774, avg=629, sd=205, total=1258]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:02.8)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:02.8)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 03:52:01 (2023-Mar-23 10:52:01 GMT)
2023-Mar-23 03:52:02 (2023-Mar-23 10:52:02 GMT): 10%
2023-Mar-23 03:52:02 (2023-Mar-23 10:52:02 GMT): 20%

Finished Activity Propagation
2023-Mar-23 03:52:03 (2023-Mar-23 10:52:03 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 38 advancing pin insertion delay (0.369% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3526.00 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3526.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40317  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40317 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.629540e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39901 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.308146e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       133( 0.15%)        11( 0.01%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        18( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              170( 0.03%)        11( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 125938
[NR-eGR]     M2  (2V) length: 2.294447e+05um, number of vias: 182671
[NR-eGR]     M3  (3H) length: 2.265119e+05um, number of vias: 7766
[NR-eGR]     M4  (4V) length: 5.914061e+04um, number of vias: 3082
[NR-eGR]     M5  (5H) length: 1.529010e+04um, number of vias: 2530
[NR-eGR]     M6  (6V) length: 6.526100e+03um, number of vias: 2056
[NR-eGR]     M7  (7H) length: 8.034000e+03um, number of vias: 2488
[NR-eGR]     M8  (8V) length: 9.022985e+03um, number of vias: 0
[NR-eGR] Total length: 5.539704e+05um, number of vias: 326531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.094500e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 1.50 sec, Curr Mem: 3520.94 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:01.6)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 278783.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5274
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=259, avg=77, sd=62, total=25702]
   0          1          2     [min=522, max=680, avg=601, sd=112, total=1202]
   0          2          2     [min=484, max=774, avg=629, sd=205, total=1258]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.1 real=0:00:04.7)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=4.320um^2, l=0.000um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26903.500um, total=26903.500um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
      NICGs: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             336
    Globally unique enables                       336
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  336
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=2, l=0, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=13.680um^2, l=0.000um^2, total=5063.760um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26903.500um, total=26903.500um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
      NICGs: AN2D8: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=100, i=0, icg=334, nicg=2, l=0, total=436
      cell areas       : b=990.720um^2, i=0.000um^2, icg=3088.800um^2, nicg=13.680um^2, l=0.000um^2, total=4093.200um^2
      hp wire lengths  : top=0.000um, trunk=6829.600um, leaf=29335.400um, total=36165.000um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 97 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 45 CKLNQD12: 11 CKLNQD8: 78 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 2 
    Bottom-up phase done. (took cpu=0:00:05.9 real=0:00:05.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:49:38 mem=3983.0M) ***
Total net bbox length = 4.685e+05 (2.108e+05 2.577e+05) (ext = 2.280e+04)
Move report: Detail placement moves 30360 insts, mean move: 1.68 um, max move: 24.60 um
	Max move on inst (FILLER__1_2233): (117.80, 49.60) --> (114.80, 28.00)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3983.0MB
Summary Report:
Instances move: 19128 (out of 38578 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 19.80 um (Instance: normalizer_inst/U12295) (295.8, 49.6) -> (301.2, 64)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.828e+05 (2.216e+05 2.612e+05) (ext = 2.271e+04)
Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3983.0MB
*** Finished refinePlace (1:49:43 mem=3983.0M) ***
    Moved 6041, flipped 586 and cell swapped 0 of 10731 clock instance(s) during refinement.
    The largest move was 16 microns for core2_inst/psum_mem_instance/CTS_ccl_a_buf_00049.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:03.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.78)             16
    [1.78,3.36)            29
    [3.36,4.94)            57
    [4.94,6.52)             9
    [6.52,8.1)             16
    [8.1,9.68)              9
    [9.68,11.26)            4
    [11.26,12.84)           4
    [12.84,14.42)           1
    [14.42,16)              2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        16           (322.400,166.600)    (338.400,166.600)    CTS_ccl_a_buf_00049 (a lib_cell CKBD16) at (338.400,166.600), in power domain auto-default
        15.6         (321.600,163.000)    (311.400,168.400)    CTS_ccl_a_buf_00013 (a lib_cell CKBD16) at (311.400,168.400), in power domain auto-default
        13           (325.200,173.800)    (315.800,177.400)    CTS_ccl_a_buf_00059 (a lib_cell CKBD16) at (315.800,177.400), in power domain auto-default
        12.2         (183.800,62.200)     (192.400,65.800)     CTS_ccl_a_buf_00236 (a lib_cell CKBD16) at (192.400,65.800), in power domain auto-default
        12           (316.000,159.400)    (307.600,163.000)    CTS_ccl_a_buf_00023 (a lib_cell CKBD16) at (307.600,163.000), in power domain auto-default
        11.6         (324.600,161.200)    (325.400,150.400)    cell core2_inst/psum_mem_instance/clk_gate_memory11_reg/latch (a lib_cell CKLNQD16) at (325.400,150.400), in power domain auto-default
        11.4         (323.600,159.400)    (335.000,159.400)    CTS_ccl_a_buf_00003 (a lib_cell CKBD16) at (335.000,159.400), in power domain auto-default
        11.2         (181.400,60.400)     (190.800,62.200)     CTS_ccl_a_buf_00226 (a lib_cell CKBD16) at (190.800,62.200), in power domain auto-default
        10.6         (324.200,173.800)    (334.800,173.800)    CTS_ccl_a_buf_00036 (a lib_cell CKBD16) at (334.800,173.800), in power domain auto-default
        10           (190.000,65.800)     (200.000,65.800)     CTS_ccl_a_buf_00239 (a lib_cell CKBD16) at (200.000,65.800), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.9 real=0:00:04.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=100, i=0, icg=334, nicg=2, l=0, total=436
      cell areas       : b=990.720um^2, i=0.000um^2, icg=3088.800um^2, nicg=13.680um^2, l=0.000um^2, total=4093.200um^2
      cell capacitance : b=0.540pF, i=0.000pF, icg=0.703pF, nicg=0.007pF, l=0.000pF, total=1.250pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.436pF, leaf=10.092pF, total=11.529pF
      wire lengths     : top=0.000um, trunk=9109.494um, leaf=61284.477um, total=70393.971um
      hp wire lengths  : top=0.000um, trunk=7153.400um, leaf=29988.500um, total=37141.900um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=4, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=69 avg=0.052ns sd=0.017ns min=0.004ns max=0.088ns {53 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=369 avg=0.085ns sd=0.014ns min=0.017ns max=0.107ns {40 <= 0.063ns, 99 <= 0.084ns, 121 <= 0.094ns, 66 <= 0.100ns, 39 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 97 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 45 CKLNQD12: 11 CKLNQD8: 78 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.344, max=0.498, avg=0.425, sd=0.022], skew [0.154 vs 0.057*], 91% {0.398, 0.456} (wid=0.058 ws=0.053) (gid=0.467 gs=0.160)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.344, max=0.498, avg=0.425, sd=0.022], skew [0.154 vs 0.057*], 91% {0.398, 0.456} (wid=0.058 ws=0.053) (gid=0.467 gs=0.160)
      skew_group clk2/CON: insertion delay [min=0.196, max=0.417, avg=0.382, sd=0.022], skew [0.221 vs 0.057*], 92.4% {0.358, 0.415} (wid=0.050 ws=0.037) (gid=0.387 gs=0.214)
    Legalizer API calls during this step: 6044 succeeded with high effort: 6044 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.3 real=0:00:10.6)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       438 (unrouted=438, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49233 (unrouted=9635, trialRouted=39598, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9254, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 438 nets for routing of which 438 have one or more fixed wires.
(ccopt eGR): Start to route 438 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3979.83 MB )
[NR-eGR] Read 54864 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3979.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54864
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40417  numIgnoredNets=39979
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 438 clock nets ( 438 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 438 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 438 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 7.051320e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 243 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 243 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.242468e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 185 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 185 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.715598e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.877400e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        45( 0.05%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               45( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124862
[NR-eGR]     M2  (2V) length: 2.023724e+05um, number of vias: 173387
[NR-eGR]     M3  (3H) length: 2.212531e+05um, number of vias: 14539
[NR-eGR]     M4  (4V) length: 8.271721e+04um, number of vias: 5154
[NR-eGR]     M5  (5H) length: 2.320130e+04um, number of vias: 3401
[NR-eGR]     M6  (6V) length: 9.808300e+03um, number of vias: 2064
[NR-eGR]     M7  (7H) length: 8.035600e+03um, number of vias: 2488
[NR-eGR]     M8  (8V) length: 9.022985e+03um, number of vias: 0
[NR-eGR] Total length: 5.564108e+05um, number of vias: 325895
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.993240e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11167
[NR-eGR]     M2  (2V) length: 6.177000e+03um, number of vias: 12658
[NR-eGR]     M3  (3H) length: 2.651940e+04um, number of vias: 7333
[NR-eGR]     M4  (4V) length: 2.516920e+04um, number of vias: 2123
[NR-eGR]     M5  (5H) length: 8.596800e+03um, number of vias: 911
[NR-eGR]     M6  (6V) length: 3.468400e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 1.600000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.993240e+04um, number of vias: 34200
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.993240e+04um, number of vias: 34200
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.72 sec, Real: 1.56 sec, Curr Mem: 3612.83 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/.rgfPNYR0t
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.8)
    Routing using eGR only done.
Net route status summary:
  Clock:       438 (unrouted=0, trialRouted=0, noStatus=0, routed=438, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49233 (unrouted=9635, trialRouted=39598, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9254, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3649.71 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3649.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 438  Num Prerouted Wires = 35323
[NR-eGR] Read numTotalNets=40417  numIgnoredNets=438
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 39979 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.640700e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39563 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.909788e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       149( 0.16%)        10( 0.01%)   ( 0.18%) 
[NR-eGR]      M3  (3)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       188( 0.23%)         6( 0.01%)   ( 0.23%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        21( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              382( 0.06%)        17( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.14 seconds, mem = 3658.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 126138
[NR-eGR]     M2  (2V) length: 2.009148e+05um, number of vias: 174998
[NR-eGR]     M3  (3H) length: 2.178627e+05um, number of vias: 16947
[NR-eGR]     M4  (4V) length: 7.830549e+04um, number of vias: 7132
[NR-eGR]     M5  (5H) length: 4.258710e+04um, number of vias: 3988
[NR-eGR]     M6  (6V) length: 2.400370e+04um, number of vias: 2084
[NR-eGR]     M7  (7H) length: 8.329600e+03um, number of vias: 2535
[NR-eGR]     M8  (8V) length: 9.404800e+03um, number of vias: 0
[NR-eGR] Total length: 5.814082e+05um, number of vias: 333822
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.44 seconds, mem = 3620.6M
End of congRepair (cpu=0:00:02.5, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:02.5 real=0:00:01.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.4 real=0:00:04.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=68008 and nets=49671 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3623.699M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=100, i=0, icg=334, nicg=2, l=0, total=436
    cell areas       : b=990.720um^2, i=0.000um^2, icg=3088.800um^2, nicg=13.680um^2, l=0.000um^2, total=4093.200um^2
    cell capacitance : b=0.540pF, i=0.000pF, icg=0.703pF, nicg=0.007pF, l=0.000pF, total=1.250pF
    sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.475pF, leaf=10.390pF, total=11.864pF
    wire lengths     : top=0.000um, trunk=9109.494um, leaf=61284.477um, total=70393.971um
    hp wire lengths  : top=0.000um, trunk=7153.400um, leaf=29988.500um, total=37141.900um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=12, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, ...]} avg=0.001ns sd=0.001ns sum=0.016ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=69 avg=0.053ns sd=0.018ns min=0.004ns max=0.089ns {53 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=369 avg=0.086ns sd=0.014ns min=0.017ns max=0.109ns {35 <= 0.063ns, 93 <= 0.084ns, 116 <= 0.094ns, 61 <= 0.100ns, 52 <= 0.105ns} {12 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 97 CKBD12: 1 CKBD3: 2 
     ICGs: CKLNQD16: 45 CKLNQD12: 11 CKLNQD8: 78 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
    NICGs: AN2D8: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.347, max=0.499, avg=0.429, sd=0.023], skew [0.153 vs 0.057*], 91.7% {0.402, 0.459} (wid=0.059 ws=0.053) (gid=0.468 gs=0.159)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.347, max=0.499, avg=0.429, sd=0.023], skew [0.153 vs 0.057*], 91.7% {0.402, 0.459} (wid=0.059 ws=0.053) (gid=0.468 gs=0.159)
    skew_group clk2/CON: insertion delay [min=0.198, max=0.418, avg=0.384, sd=0.022], skew [0.220 vs 0.057*], 92.8% {0.361, 0.418} (wid=0.051 ws=0.038) (gid=0.387 gs=0.213)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.1 real=0:00:05.5)
  Stage::Clustering done. (took cpu=0:00:20.5 real=0:00:16.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40%     ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=108, i=0, icg=334, nicg=2, l=0, total=444
      cell areas       : b=1045.440um^2, i=0.000um^2, icg=3116.160um^2, nicg=13.680um^2, l=0.000um^2, total=4175.280um^2
      cell capacitance : b=0.571pF, i=0.000pF, icg=0.706pF, nicg=0.007pF, l=0.000pF, total=1.284pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.534pF, leaf=10.399pF, total=11.934pF
      wire lengths     : top=0.000um, trunk=9476.293um, leaf=61346.675um, total=70822.968um
      hp wire lengths  : top=0.000um, trunk=7502.400um, leaf=30425.300um, total=37927.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=73 avg=0.051ns sd=0.018ns min=0.004ns max=0.089ns {57 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {35 <= 0.063ns, 101 <= 0.084ns, 118 <= 0.094ns, 62 <= 0.100ns, 57 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 97 CKBD12: 5 CKBD8: 4 CKBD3: 2 
       ICGs: CKLNQD16: 51 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.347, max=0.499], skew [0.153 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.347, max=0.499], skew [0.153 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.198, max=0.445], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 778 succeeded with high effort: 778 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:02.9 real=0:00:02.9)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=108, i=0, icg=334, nicg=2, l=0, total=444
      cell areas       : b=1045.440um^2, i=0.000um^2, icg=3116.160um^2, nicg=13.680um^2, l=0.000um^2, total=4175.280um^2
      cell capacitance : b=0.571pF, i=0.000pF, icg=0.706pF, nicg=0.007pF, l=0.000pF, total=1.284pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.534pF, leaf=10.399pF, total=11.934pF
      wire lengths     : top=0.000um, trunk=9476.293um, leaf=61346.675um, total=70822.968um
      hp wire lengths  : top=0.000um, trunk=7502.400um, leaf=30425.300um, total=37927.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=73 avg=0.051ns sd=0.018ns min=0.004ns max=0.089ns {57 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {35 <= 0.063ns, 101 <= 0.084ns, 118 <= 0.094ns, 62 <= 0.100ns, 57 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 97 CKBD12: 5 CKBD8: 4 CKBD3: 2 
       ICGs: CKLNQD16: 51 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.347, max=0.499, avg=0.431, sd=0.025], skew [0.153 vs 0.057*], 86.5% {0.403, 0.460} (wid=0.059 ws=0.054) (gid=0.468 gs=0.159)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.347, max=0.499, avg=0.431, sd=0.025], skew [0.153 vs 0.057*], 86.5% {0.403, 0.460} (wid=0.059 ws=0.054) (gid=0.468 gs=0.159)
      skew_group clk2/CON: insertion delay [min=0.198, max=0.445, avg=0.385, sd=0.023], skew [0.247 vs 0.057*], 91.7% {0.358, 0.416} (wid=0.051 ws=0.038) (gid=0.408 gs=0.234)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:03.2 real=0:00:03.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=1035.360um^2, i=0.000um^2, icg=3116.160um^2, nicg=12.960um^2, l=0.000um^2, total=4164.480um^2
      cell capacitance : b=0.565pF, i=0.000pF, icg=0.706pF, nicg=0.005pF, l=0.000pF, total=1.277pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.533pF, leaf=10.399pF, total=11.932pF
      wire lengths     : top=0.000um, trunk=9462.293um, leaf=61346.675um, total=70808.968um
      hp wire lengths  : top=0.000um, trunk=7067.600um, leaf=30425.300um, total=37492.900um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=72 avg=0.051ns sd=0.017ns min=0.004ns max=0.089ns {56 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {35 <= 0.063ns, 101 <= 0.084ns, 118 <= 0.094ns, 62 <= 0.100ns, 57 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 96 CKBD12: 5 CKBD8: 4 CKBD3: 2 
       ICGs: CKLNQD16: 51 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.468], skew [0.187 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.468], skew [0.187 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.198, max=0.445], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=1035.360um^2, i=0.000um^2, icg=3116.160um^2, nicg=12.960um^2, l=0.000um^2, total=4164.480um^2
      cell capacitance : b=0.565pF, i=0.000pF, icg=0.706pF, nicg=0.005pF, l=0.000pF, total=1.277pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.533pF, leaf=10.399pF, total=11.932pF
      wire lengths     : top=0.000um, trunk=9462.293um, leaf=61346.675um, total=70808.968um
      hp wire lengths  : top=0.000um, trunk=7067.600um, leaf=30425.300um, total=37492.900um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=72 avg=0.051ns sd=0.017ns min=0.004ns max=0.089ns {56 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {35 <= 0.063ns, 101 <= 0.084ns, 118 <= 0.094ns, 62 <= 0.100ns, 57 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 96 CKBD12: 5 CKBD8: 4 CKBD3: 2 
       ICGs: CKLNQD16: 51 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.468], skew [0.187 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.468], skew [0.187 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.198, max=0.445], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=107, i=0, icg=334, nicg=2, l=0, total=443
      cell areas       : b=1035.360um^2, i=0.000um^2, icg=3116.160um^2, nicg=12.960um^2, l=0.000um^2, total=4164.480um^2
      cell capacitance : b=0.565pF, i=0.000pF, icg=0.706pF, nicg=0.005pF, l=0.000pF, total=1.277pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.533pF, leaf=10.399pF, total=11.932pF
      wire lengths     : top=0.000um, trunk=9462.293um, leaf=61346.675um, total=70808.968um
      hp wire lengths  : top=0.000um, trunk=7067.600um, leaf=30425.300um, total=37492.900um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=72 avg=0.051ns sd=0.017ns min=0.004ns max=0.089ns {56 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.086ns sd=0.014ns min=0.017ns max=0.105ns {35 <= 0.063ns, 101 <= 0.084ns, 118 <= 0.094ns, 62 <= 0.100ns, 57 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 96 CKBD12: 5 CKBD8: 4 CKBD3: 2 
       ICGs: CKLNQD16: 51 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.468], skew [0.187 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.468], skew [0.187 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.198, max=0.445], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=1020.960um^2, i=0.000um^2, icg=3116.160um^2, nicg=12.960um^2, l=0.000um^2, total=4150.080um^2
      cell capacitance : b=0.557pF, i=0.000pF, icg=0.706pF, nicg=0.005pF, l=0.000pF, total=1.268pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.521pF, leaf=10.401pF, total=11.922pF
      wire lengths     : top=0.000um, trunk=9395.693um, leaf=61355.175um, total=70750.868um
      hp wire lengths  : top=0.000um, trunk=6996.200um, leaf=30425.300um, total=37421.500um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=68 avg=0.053ns sd=0.016ns min=0.004ns max=0.089ns {52 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.085ns sd=0.014ns min=0.017ns max=0.105ns {42 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 61 <= 0.100ns, 54 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 100 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 51 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.442], skew [0.162 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.281, max=0.442], skew [0.162 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.198, max=0.415], skew [0.217 vs 0.057*]
    Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=1020.960um^2, i=0.000um^2, icg=3133.080um^2, nicg=12.960um^2, l=0.000um^2, total=4167.000um^2
      cell capacitance : b=0.557pF, i=0.000pF, icg=0.709pF, nicg=0.005pF, l=0.000pF, total=1.271pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.523pF, leaf=10.399pF, total=11.923pF
      wire lengths     : top=0.000um, trunk=9404.792um, leaf=61342.076um, total=70746.868um
      hp wire lengths  : top=0.000um, trunk=6987.600um, leaf=30425.300um, total=37412.900um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=68 avg=0.054ns sd=0.017ns min=0.004ns max=0.092ns {52 <= 0.063ns, 13 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.085ns sd=0.014ns min=0.017ns max=0.105ns {42 <= 0.063ns, 102 <= 0.084ns, 117 <= 0.094ns, 61 <= 0.100ns, 51 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 100 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 55 CKLNQD12: 8 CKLNQD8: 75 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.432, avg=0.402, sd=0.027], skew [0.151 vs 0.057*], 92% {0.377, 0.432} (wid=0.049 ws=0.043) (gid=0.418 gs=0.165)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.432, avg=0.402, sd=0.027], skew [0.151 vs 0.057*], 92% {0.377, 0.432} (wid=0.049 ws=0.043) (gid=0.418 gs=0.165)
      skew_group clk2/CON: insertion delay [min=0.198, max=0.413, avg=0.383, sd=0.021], skew [0.214 vs 0.057*], 93.4% {0.357, 0.413} (wid=0.048 ws=0.036) (gid=0.388 gs=0.214)
    Legalizer API calls during this step: 557 succeeded with high effort: 557 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:05.2 real=0:00:05.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.0 real=0:00:06.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:29.7 real=0:00:25.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=1020.960um^2, i=0.000um^2, icg=3133.080um^2, nicg=12.960um^2, l=0.000um^2, total=4167.000um^2
      cell capacitance : b=0.557pF, i=0.000pF, icg=0.709pF, nicg=0.005pF, l=0.000pF, total=1.271pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.523pF, leaf=10.399pF, total=11.923pF
      wire lengths     : top=0.000um, trunk=9404.792um, leaf=61342.076um, total=70746.868um
      hp wire lengths  : top=0.000um, trunk=6987.600um, leaf=30425.300um, total=37412.900um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=68 avg=0.054ns sd=0.017ns min=0.004ns max=0.092ns {52 <= 0.063ns, 13 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.085ns sd=0.014ns min=0.017ns max=0.105ns {42 <= 0.063ns, 102 <= 0.084ns, 117 <= 0.094ns, 61 <= 0.100ns, 51 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 100 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 55 CKLNQD12: 8 CKLNQD8: 75 CKLNQD6: 19 CKLNQD4: 1 CKLNQD3: 57 CKLNQD2: 72 CKLNQD1: 47 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.432], skew [0.151 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.432], skew [0.151 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.198, max=0.413], skew [0.214 vs 0.057*]
    Legalizer API calls during this step: 193 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=807.480um^2, i=0.000um^2, icg=2790.360um^2, nicg=12.960um^2, l=0.000um^2, total=3610.800um^2
      cell capacitance : b=0.445pF, i=0.000pF, icg=0.650pF, nicg=0.005pF, l=0.000pF, total=1.100pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.519pF, leaf=10.394pF, total=11.913pF
      wire lengths     : top=0.000um, trunk=9375.992um, leaf=61306.675um, total=70682.667um
      hp wire lengths  : top=0.000um, trunk=6987.600um, leaf=30425.300um, total=37412.900um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=68 avg=0.074ns sd=0.018ns min=0.004ns max=0.104ns {17 <= 0.063ns, 29 <= 0.084ns, 17 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 36 CKBD12: 44 CKBD8: 13 CKBD6: 1 CKBD3: 3 CKBD2: 1 CKBD1: 3 CKBD0: 2 
       ICGs: CKLNQD16: 9 CKLNQD12: 9 CKLNQD8: 79 CKLNQD6: 25 CKLNQD4: 2 CKLNQD3: 63 CKLNQD2: 88 CKLNQD1: 59 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.322, max=0.443], skew [0.120 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.322, max=0.443], skew [0.120 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.296, max=0.410], skew [0.114 vs 0.057*]
    Legalizer API calls during this step: 1058 succeeded with high effort: 1058 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.6 real=0:00:00.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
      cell areas       : b=803.880um^2, i=0.000um^2, icg=2790.360um^2, nicg=12.960um^2, l=0.000um^2, total=3607.200um^2
      cell capacitance : b=0.443pF, i=0.000pF, icg=0.650pF, nicg=0.005pF, l=0.000pF, total=1.098pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.526pF, leaf=10.393pF, total=11.919pF
      wire lengths     : top=0.000um, trunk=9419.792um, leaf=61303.976um, total=70723.768um
      hp wire lengths  : top=0.000um, trunk=7045.200um, leaf=30425.300um, total=37470.500um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=68 avg=0.075ns sd=0.018ns min=0.004ns max=0.104ns {17 <= 0.063ns, 28 <= 0.084ns, 17 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 36 CKBD12: 43 CKBD8: 13 CKBD6: 2 CKBD3: 3 CKBD2: 1 CKBD1: 3 CKBD0: 2 
       ICGs: CKLNQD16: 9 CKLNQD12: 9 CKLNQD8: 79 CKLNQD6: 25 CKLNQD4: 2 CKLNQD3: 63 CKLNQD2: 88 CKLNQD1: 59 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.338, max=0.443, avg=0.415, sd=0.017], skew [0.105 vs 0.057*], 97.4% {0.386, 0.443} (wid=0.046 ws=0.041) (gid=0.427 gs=0.108)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.338, max=0.443, avg=0.415, sd=0.017], skew [0.105 vs 0.057*], 97.4% {0.386, 0.443} (wid=0.046 ws=0.041) (gid=0.427 gs=0.108)
      skew_group clk2/CON: insertion delay [min=0.314, max=0.405, avg=0.378, sd=0.016], skew [0.090 vs 0.057*], 96.8% {0.347, 0.405} (wid=0.046 ws=0.035) (gid=0.383 gs=0.090)
    Legalizer API calls during this step: 175 succeeded with high effort: 175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Reducing Power done. (took cpu=0:00:04.9 real=0:00:02.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.5 real=0:00:01.5)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.269ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 442 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=103, i=0, icg=334, nicg=2, l=0, total=439
          cell areas       : b=803.880um^2, i=0.000um^2, icg=2790.360um^2, nicg=12.960um^2, l=0.000um^2, total=3607.200um^2
          cell capacitance : b=0.443pF, i=0.000pF, icg=0.650pF, nicg=0.005pF, l=0.000pF, total=1.098pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.526pF, leaf=10.393pF, total=11.919pF
          wire lengths     : top=0.000um, trunk=9419.792um, leaf=61303.976um, total=70723.768um
          hp wire lengths  : top=0.000um, trunk=7045.200um, leaf=30425.300um, total=37470.500um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=68 avg=0.075ns sd=0.018ns min=0.004ns max=0.104ns {17 <= 0.063ns, 28 <= 0.084ns, 17 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 36 CKBD12: 43 CKBD8: 13 CKBD6: 2 CKBD3: 3 CKBD2: 1 CKBD1: 3 CKBD0: 2 
           ICGs: CKLNQD16: 9 CKLNQD12: 9 CKLNQD8: 79 CKLNQD6: 25 CKLNQD4: 2 CKLNQD3: 63 CKLNQD2: 88 CKLNQD1: 59 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=105, i=0, icg=334, nicg=2, l=0, total=441
          cell areas       : b=810.360um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3601.440um^2
          cell capacitance : b=0.446pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.099pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.553pF, leaf=10.393pF, total=11.946pF
          wire lengths     : top=0.000um, trunk=9585.592um, leaf=61303.976um, total=70889.568um
          hp wire lengths  : top=0.000um, trunk=7225.000um, leaf=30425.300um, total=37650.300um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=70 avg=0.078ns sd=0.019ns min=0.004ns max=0.105ns {15 <= 0.063ns, 25 <= 0.084ns, 17 <= 0.094ns, 5 <= 0.100ns, 8 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 36 CKBD12: 43 CKBD8: 13 CKBD6: 3 CKBD3: 3 CKBD2: 2 CKBD1: 1 CKBD0: 4 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.7 real=0:00:01.7)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
          cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
          wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
          hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
          NICGs: AN2D8: 1 CKAN2D8: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
          cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
          wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
          hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
          NICGs: AN2D8: 1 CKAN2D8: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.1 real=0:00:01.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
      wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
      hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:05.0 real=0:00:05.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
    cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
    cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
    sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
    wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
    hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
    Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
     ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.348, max=0.404], skew [0.056 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
      wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
      hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
          cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
          cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
          wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
          hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
          NICGs: AN2D8: 1 CKAN2D8: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
      wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
      hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
      wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
      hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=114, i=0, icg=334, nicg=2, l=0, total=450
      cell areas       : b=840.240um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3631.320um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.118pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.620pF, leaf=10.393pF, total=12.013pF
      wire lengths     : top=0.000um, trunk=10000.792um, leaf=61304.077um, total=71304.869um
      hp wire lengths  : top=0.000um, trunk=7655.400um, leaf=30425.600um, total=38081.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=79 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {24 <= 0.063ns, 24 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 37 CKBD12: 44 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 2 CKBD1: 4 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443, avg=0.417, sd=0.013], skew [0.057 vs 0.057], 100% {0.386, 0.443} (wid=0.046 ws=0.041) (gid=0.427 gs=0.063)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.386, max=0.443, avg=0.417, sd=0.013], skew [0.057 vs 0.057], 100% {0.386, 0.443} (wid=0.046 ws=0.041) (gid=0.427 gs=0.063)
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404, avg=0.378, sd=0.014], skew [0.056 vs 0.057], 100% {0.348, 0.404} (wid=0.043 ws=0.032) (gid=0.388 gs=0.073)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:06.7 real=0:00:06.8)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 451 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=846.360um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3637.440um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.120pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.633pF, leaf=10.393pF, total=12.026pF
      wire lengths     : top=0.000um, trunk=10088.491um, leaf=61304.077um, total=71392.568um
      hp wire lengths  : top=0.000um, trunk=7733.000um, leaf=30425.600um, total=38158.600um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=77 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {23 <= 0.063ns, 23 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 38 CKBD12: 44 CKBD8: 13 CKBD6: 4 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443], skew [0.056 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.1 real=0:00:00.7)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=846.360um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3637.440um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.120pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.633pF, leaf=10.393pF, total=12.026pF
      wire lengths     : top=0.000um, trunk=10088.491um, leaf=61304.077um, total=71392.568um
      hp wire lengths  : top=0.000um, trunk=7733.000um, leaf=30425.600um, total=38158.600um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=77 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {23 <= 0.063ns, 23 <= 0.084ns, 19 <= 0.094ns, 5 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.105ns {7 <= 0.063ns, 98 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 38 CKBD12: 44 CKBD8: 13 CKBD6: 4 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.418, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.046 ws=0.036) (gid=0.427 gs=0.062)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.418, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.046 ws=0.036) (gid=0.427 gs=0.062)
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404, avg=0.378, sd=0.014], skew [0.057 vs 0.057], 100% {0.348, 0.404} (wid=0.043 ws=0.032) (gid=0.386 gs=0.071)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.371pF fall=9.352pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.368pF fall=9.349pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=838.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3629.880um^2
      cell capacitance : b=0.463pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.116pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.633pF, leaf=10.393pF, total=12.026pF
      wire lengths     : top=0.000um, trunk=10089.091um, leaf=61303.477um, total=71392.568um
      hp wire lengths  : top=0.000um, trunk=7733.000um, leaf=30425.600um, total=38158.600um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=77 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {23 <= 0.063ns, 22 <= 0.084ns, 19 <= 0.094ns, 6 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.029ns max=0.105ns {6 <= 0.063ns, 99 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.418, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.046 ws=0.036) (gid=0.427 gs=0.062)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.418, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.046 ws=0.036) (gid=0.427 gs=0.062)
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404, avg=0.379, sd=0.014], skew [0.057 vs 0.057], 100% {0.348, 0.404} (wid=0.043 ws=0.032) (gid=0.386 gs=0.071)
    Legalizer API calls during this step: 966 succeeded with high effort: 966 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:04.0 real=0:00:01.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=838.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3629.880um^2
      cell capacitance : b=0.463pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.116pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.633pF, leaf=10.393pF, total=12.026pF
      wire lengths     : top=0.000um, trunk=10089.091um, leaf=61303.477um, total=71392.568um
      hp wire lengths  : top=0.000um, trunk=7733.000um, leaf=30425.600um, total=38158.600um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=77 avg=0.073ns sd=0.022ns min=0.004ns max=0.105ns {23 <= 0.063ns, 22 <= 0.084ns, 19 <= 0.094ns, 6 <= 0.100ns, 7 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.029ns max=0.105ns {6 <= 0.063ns, 99 <= 0.084ns, 118 <= 0.094ns, 67 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.418, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.046 ws=0.036) (gid=0.427 gs=0.062)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.418, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.046 ws=0.036) (gid=0.427 gs=0.062)
      skew_group clk2/CON: insertion delay [min=0.348, max=0.404, avg=0.379, sd=0.014], skew [0.057 vs 0.057], 100% {0.348, 0.404} (wid=0.043 ws=0.032) (gid=0.386 gs=0.071)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 257 succeeded with high effort: 257 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - core...
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=63, resolved=362, predictFail=0, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=68, ignoredLeafDriver=0, worse=240, accepted=52
        Max accepted move=64.400um, total accepted move=581.000um, average move=11.173um
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=97, resolved=307, predictFail=62, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=91, ignoredLeafDriver=0, worse=128, accepted=26
        Max accepted move=23.600um, total accepted move=161.400um, average move=6.207um
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=133, resolved=246, predictFail=23, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=103, ignoredLeafDriver=0, worse=106, accepted=12
        Max accepted move=14.800um, total accepted move=93.600um, average move=7.800um
        Legalizer API calls during this step: 834 succeeded with high effort: 834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.7 real=0:00:04.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 263 succeeded with high effort: 263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.5 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=77, resolved=87, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=45, ignoredLeafDriver=0, worse=34, accepted=7
        Max accepted move=15.800um, total accepted move=33.200um, average move=4.742um
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=70, resolved=59, predictFail=16, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=37, ignoredLeafDriver=0, worse=4, accepted=2
        Max accepted move=5.400um, total accepted move=8.400um, average move=4.200um
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=56, resolved=47, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=33, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 169 succeeded with high effort: 169 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.8)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 1974 succeeded with high effort: 1974 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.5 real=0:00:02.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=0, resolved=132, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=105, accepted=26
        Max accepted move=11.000um, total accepted move=32.400um, average move=1.246um
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=0, resolved=123, predictFail=104, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=1
        Max accepted move=0.800um, total accepted move=0.800um, average move=0.800um
        Move for wirelength. considered=450, filtered=450, permitted=448, cannotCompute=0, computed=448, moveTooSmall=0, resolved=122, predictFail=119, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.5)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
        cell areas       : b=838.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3629.880um^2
        cell capacitance : b=0.463pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.116pF
        sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.425pF, leaf=10.311pF, total=11.736pF
        wire lengths     : top=0.000um, trunk=8777.093um, leaf=60783.201um, total=69560.293um
        hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.700um, total=37176.300um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=77 avg=0.065ns sd=0.019ns min=0.004ns max=0.101ns {27 <= 0.063ns, 40 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.029ns max=0.105ns {5 <= 0.063ns, 103 <= 0.084ns, 120 <= 0.094ns, 60 <= 0.100ns, 85 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
         ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
        NICGs: AN2D8: 1 CKAN2D8: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.385, max=0.442, avg=0.413, sd=0.015], skew [0.057 vs 0.057], 100% {0.385, 0.442} (wid=0.046 ws=0.041) (gid=0.426 gs=0.063)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.385, max=0.442, avg=0.413, sd=0.015], skew [0.057 vs 0.057], 100% {0.385, 0.442} (wid=0.046 ws=0.041) (gid=0.426 gs=0.063)
        skew_group clk2/CON: insertion delay [min=0.346, max=0.403, avg=0.375, sd=0.014], skew [0.057 vs 0.057], 100% {0.346, 0.403} (wid=0.044 ws=0.033) (gid=0.383 gs=0.069)
      Legalizer API calls during this step: 3653 succeeded with high effort: 3653 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:10.8 real=0:00:10.7)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 451 , Succeeded = 89 , Wirelength increased = 359 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=838.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3629.880um^2
      cell capacitance : b=0.463pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.116pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.412pF, leaf=10.285pF, total=11.697pF
      wire lengths     : top=0.000um, trunk=8703.293um, leaf=60618.499um, total=69321.792um
      hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.700um, total=37176.300um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=77 avg=0.065ns sd=0.019ns min=0.004ns max=0.101ns {27 <= 0.063ns, 41 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.028ns max=0.105ns {6 <= 0.063ns, 105 <= 0.084ns, 120 <= 0.094ns, 58 <= 0.100ns, 84 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.380, max=0.442, avg=0.412, sd=0.015], skew [0.061 vs 0.057*], 99.4% {0.385, 0.442} (wid=0.046 ws=0.041) (gid=0.425 gs=0.065)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.380, max=0.442, avg=0.412, sd=0.015], skew [0.061 vs 0.057*], 99.4% {0.385, 0.442} (wid=0.046 ws=0.041) (gid=0.425 gs=0.065)
      skew_group clk2/CON: insertion delay [min=0.346, max=0.403, avg=0.375, sd=0.014], skew [0.057 vs 0.057], 100% {0.346, 0.403} (wid=0.044 ws=0.033) (gid=0.383 gs=0.069)
    Legalizer API calls during this step: 3653 succeeded with high effort: 3653 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:12.2 real=0:00:12.2)
  Total capacitance is (rise=21.065pF fall=21.046pF), of which (rise=11.697pF fall=11.697pF) is wire, and (rise=9.368pF fall=9.349pF) is gate.
  Stage::Polishing done. (took cpu=0:00:17.9 real=0:00:14.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:50:31 mem=3928.9M) ***
Total net bbox length = 4.834e+05 (2.220e+05 2.613e+05) (ext = 2.271e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3928.9MB
Summary Report:
Instances move: 0 (out of 38590 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.834e+05 (2.220e+05 2.613e+05) (ext = 2.271e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3928.9MB
*** Finished refinePlace (1:50:31 mem=3928.9M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10743 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:30.3 real=0:00:24.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       450 (unrouted=450, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49222 (unrouted=9624, trialRouted=39598, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9243, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 450 nets for routing of which 450 have one or more fixed wires.
(ccopt eGR): Start to route 450 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3928.96 MB )
[NR-eGR] Read 54864 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3928.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54864
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40429  numIgnoredNets=39979
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 450 clock nets ( 450 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 450 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 450 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 6.970860e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 242 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 242 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.226520e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 190 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 190 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.699794e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.875888e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        42( 0.05%)   ( 0.05%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               42( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124886
[NR-eGR]     M2  (2V) length: 1.972462e+05um, number of vias: 173105
[NR-eGR]     M3  (3H) length: 2.137437e+05um, number of vias: 16690
[NR-eGR]     M4  (4V) length: 7.685590e+04um, number of vias: 6943
[NR-eGR]     M5  (5H) length: 4.133070e+04um, number of vias: 3929
[NR-eGR]     M6  (6V) length: 2.367070e+04um, number of vias: 2078
[NR-eGR]     M7  (7H) length: 8.308800e+03um, number of vias: 2535
[NR-eGR]     M8  (8V) length: 9.404800e+03um, number of vias: 0
[NR-eGR] Total length: 5.705608e+05um, number of vias: 330166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.924480e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11191
[NR-eGR]     M2  (2V) length: 6.087200e+03um, number of vias: 12656
[NR-eGR]     M3  (3H) length: 2.645760e+04um, number of vias: 7357
[NR-eGR]     M4  (4V) length: 2.506480e+04um, number of vias: 2074
[NR-eGR]     M5  (5H) length: 8.425000e+03um, number of vias: 866
[NR-eGR]     M6  (6V) length: 3.208200e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 2.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.924480e+04um, number of vias: 34148
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.924480e+04um, number of vias: 34148
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.49 sec, Real: 1.47 sec, Curr Mem: 3614.96 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/.rgf9MdyKT
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
Set FIXED routing status on 450 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       450 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=450, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49222 (unrouted=9624, trialRouted=39598, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9243, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:01.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=68020 and nets=49672 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3614.957M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
          cell areas       : b=838.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3629.880um^2
          cell capacitance : b=0.463pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.116pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.393pF, leaf=10.172pF, total=11.565pF
          wire lengths     : top=0.000um, trunk=8817.700um, leaf=60427.100um, total=69244.800um
          hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.700um, total=37176.300um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=4, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=77 avg=0.065ns sd=0.019ns min=0.004ns max=0.100ns {29 <= 0.063ns, 39 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.028ns max=0.107ns {7 <= 0.063ns, 106 <= 0.084ns, 126 <= 0.094ns, 63 <= 0.100ns, 67 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.409, sd=0.014], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.409, sd=0.014], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.371, sd=0.014], skew [0.057 vs 0.057*], 100% {0.340, 0.396} (wid=0.040 ws=0.029) (gid=0.381 gs=0.068)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
          cell areas       : b=838.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=3629.880um^2
          cell capacitance : b=0.463pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.116pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.393pF, leaf=10.172pF, total=11.565pF
          wire lengths     : top=0.000um, trunk=8817.700um, leaf=60427.100um, total=69244.800um
          hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.700um, total=37176.300um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=4, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=77 avg=0.065ns sd=0.019ns min=0.004ns max=0.100ns {29 <= 0.063ns, 39 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.028ns max=0.107ns {7 <= 0.063ns, 106 <= 0.084ns, 126 <= 0.094ns, 63 <= 0.100ns, 67 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD4: 1 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD4: 1 CKLNQD3: 61 CKLNQD2: 90 CKLNQD1: 61 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.409, sd=0.014], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.409, sd=0.014], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.371, sd=0.014], skew [0.057 vs 0.057*], 100% {0.340, 0.396} (wid=0.040 ws=0.029) (gid=0.381 gs=0.068)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 32 long paths. The largest offset applied was 0.003ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk1/CON      5275       32         0.607%      0.003ns       0.441ns         0.438ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.002        1
            0.002      and above     31
          -------------------------------
          
          Mean=0.002ns Median=0.002ns Std.Dev=0.000ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 12, numUnchanged = 137, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 264, numSkippedDueToCloseToSkewTarget = 37
        CCOpt-eGRPC Downsizing: considered: 149, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 149, unsuccessful: 0, sized: 12
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 7, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
          cell areas       : b=838.080um^2, i=0.000um^2, icg=2770.560um^2, nicg=12.960um^2, l=0.000um^2, total=3621.600um^2
          cell capacitance : b=0.462pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.115pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.393pF, leaf=10.172pF, total=11.565pF
          wire lengths     : top=0.000um, trunk=8817.700um, leaf=60427.100um, total=69244.800um
          hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.700um, total=37176.300um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=4, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=77 avg=0.068ns sd=0.020ns min=0.004ns max=0.100ns {25 <= 0.063ns, 35 <= 0.084ns, 15 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.028ns max=0.107ns {7 <= 0.063ns, 106 <= 0.084ns, 126 <= 0.094ns, 63 <= 0.100ns, 67 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD3: 4 CKBD2: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD3: 53 CKLNQD2: 97 CKLNQD1: 63 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.410, sd=0.015], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.410, sd=0.015], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.372, sd=0.014], skew [0.057 vs 0.057*], 100% {0.340, 0.396} (wid=0.040 ws=0.029) (gid=0.381 gs=0.068)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.1 real=0:00:01.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 450, tested: 450, violation detected: 4, violation ignored (due to small violation): 3, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              0                    0                    0            0                    0                    0
        leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.720um^2 (0.020%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
          cell areas       : b=838.080um^2, i=0.000um^2, icg=2771.280um^2, nicg=12.960um^2, l=0.000um^2, total=3622.320um^2
          cell capacitance : b=0.462pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.115pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.393pF, leaf=10.172pF, total=11.565pF
          wire lengths     : top=0.000um, trunk=8817.700um, leaf=60427.100um, total=69244.800um
          hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.700um, total=37176.300um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=77 avg=0.068ns sd=0.020ns min=0.004ns max=0.100ns {25 <= 0.063ns, 35 <= 0.084ns, 15 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.028ns max=0.106ns {7 <= 0.063ns, 107 <= 0.084ns, 126 <= 0.094ns, 63 <= 0.100ns, 67 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD3: 4 CKBD2: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD3: 54 CKLNQD2: 96 CKLNQD1: 63 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.410, sd=0.015], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.410, sd=0.015], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.372, sd=0.014], skew [0.057 vs 0.057*], 100% {0.340, 0.396} (wid=0.040 ws=0.029) (gid=0.381 gs=0.068)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 171 insts, 342 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
          cell areas       : b=838.080um^2, i=0.000um^2, icg=2771.280um^2, nicg=12.960um^2, l=0.000um^2, total=3622.320um^2
          cell capacitance : b=0.462pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.115pF
          sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.393pF, leaf=10.172pF, total=11.565pF
          wire lengths     : top=0.000um, trunk=8817.700um, leaf=60427.100um, total=69244.800um
          hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30513.600um, total=37176.200um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=77 avg=0.068ns sd=0.020ns min=0.004ns max=0.100ns {25 <= 0.063ns, 35 <= 0.084ns, 15 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=373 avg=0.089ns sd=0.011ns min=0.028ns max=0.106ns {7 <= 0.063ns, 107 <= 0.084ns, 126 <= 0.094ns, 63 <= 0.100ns, 67 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD3: 4 CKBD2: 1 CKBD1: 2 CKBD0: 7 
           ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD3: 54 CKLNQD2: 96 CKLNQD1: 63 
          NICGs: AN2D8: 1 CKAN2D8: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.410, sd=0.015], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.378, max=0.441, avg=0.410, sd=0.015], skew [0.063 vs 0.057*], 99% {0.381, 0.438} (wid=0.044 ws=0.039) (gid=0.424 gs=0.066)
          skew_group clk2/CON: insertion delay [min=0.339, max=0.396, avg=0.372, sd=0.014], skew [0.057 vs 0.057*], 100% {0.340, 0.396} (wid=0.040 ws=0.029) (gid=0.381 gs=0.068)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:50:38 mem=3877.7M) ***
Total net bbox length = 4.834e+05 (2.220e+05 2.613e+05) (ext = 2.271e+04)
Move report: Detail placement moves 20620 insts, mean move: 0.93 um, max move: 9.80 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_8__mac_col_inst/U10): (245.80, 152.20) --> (248.40, 145.00)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:03.0 MEM: 3877.7MB
Summary Report:
Instances move: 12815 (out of 38590 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 9.80 um (Instance: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/U10) (245.8, 152.2) -> (248.4, 145)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.875e+05 (2.253e+05 2.622e+05) (ext = 2.271e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 3877.7MB
*** Finished refinePlace (1:50:43 mem=3877.7M) ***
  Moved 4184, flipped 175 and cell swapped 0 of 10743 clock instance(s) during refinement.
  The largest move was 7.4 microns for core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product3_reg_reg_2_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.9 real=0:00:02.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:11.3 real=0:00:09.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       450 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=450, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49222 (unrouted=9624, trialRouted=39598, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9243, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 450 nets for routing of which 450 have one or more fixed wires.
(ccopt eGR): Start to route 450 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3868.18 MB )
[NR-eGR] Read 54864 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3868.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54864
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40429  numIgnoredNets=39979
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 450 clock nets ( 450 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 450 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 450 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 7.007400e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 245 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 245 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.229364e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 196 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 196 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.710666e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 27 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 27 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.852740e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        35( 0.04%)   ( 0.04%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               35( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124886
[NR-eGR]     M2  (2V) length: 1.973430e+05um, number of vias: 173041
[NR-eGR]     M3  (3H) length: 2.143438e+05um, number of vias: 16701
[NR-eGR]     M4  (4V) length: 7.685749e+04um, number of vias: 6912
[NR-eGR]     M5  (5H) length: 4.096850e+04um, number of vias: 3905
[NR-eGR]     M6  (6V) length: 2.378750e+04um, number of vias: 2080
[NR-eGR]     M7  (7H) length: 8.308000e+03um, number of vias: 2535
[NR-eGR]     M8  (8V) length: 9.404800e+03um, number of vias: 0
[NR-eGR] Total length: 5.710131e+05um, number of vias: 330060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.969710e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11191
[NR-eGR]     M2  (2V) length: 6.184000e+03um, number of vias: 12592
[NR-eGR]     M3  (3H) length: 2.705770e+04um, number of vias: 7368
[NR-eGR]     M4  (4V) length: 2.506640e+04um, number of vias: 2043
[NR-eGR]     M5  (5H) length: 8.062800e+03um, number of vias: 842
[NR-eGR]     M6  (6V) length: 3.325000e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 1.200000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.969710e+04um, number of vias: 34042
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.969710e+04um, number of vias: 34042
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.35 sec, Curr Mem: 3563.18 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/.rgf0NbAiD
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 450 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 450 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 03:53:11, mem=2886.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 23 03:53:11 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=49672)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 03:53:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 49666 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:25, elapsed time = 00:00:05, memory = 2960.79 (MB), peak = 3230.73 (MB)
#Merging special wires: starts on Thu Mar 23 03:53:17 2023 with memory = 2961.55 (MB), peak = 3230.73 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB --0.90 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Thu Mar 23 03:53:17 2023
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:05
#Increased memory = 31.23 (MB)
#Total memory = 2962.24 (MB)
#Peak memory = 3230.73 (MB)
#
#
#Start global routing on Thu Mar 23 03:53:17 2023
#
#
#Start global routing initialization on Thu Mar 23 03:53:17 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 03:53:17 2023
#
#Start routing resource analysis on Thu Mar 23 03:53:18 2023
#
#Routing resource analysis is done on Thu Mar 23 03:53:18 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2656          80       33306    93.33%
#  M2             V        2659          84       33306     1.11%
#  M3             H        2736           0       33306     0.10%
#  M4             V        2166         577       33306     1.09%
#  M5             H        2736           0       33306     0.00%
#  M6             V        2743           0       33306     0.00%
#  M7             H         684           0       33306     0.00%
#  M8             V         685           0       33306     0.00%
#  --------------------------------------------------------------
#  Total                  17065       3.38%      266448    11.95%
#
#  450 nets (0.91%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 03:53:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2968.95 (MB), peak = 3230.73 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Mar 23 03:53:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2969.27 (MB), peak = 3230.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2979.17 (MB), peak = 3230.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2981.03 (MB), peak = 3230.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9243 (skipped).
#Total number of selected nets for routing = 450.
#Total number of unselected nets (but routable) for routing = 39979 (skipped).
#Total number of nets in the design = 49672.
#
#39979 skipped nets do not have any wires.
#450 routable nets have only global wires.
#450 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                450               0  
#------------------------------------------------
#        Total                450               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                450          416           39563  
#-------------------------------------------------------------
#        Total                450          416           39563  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            3(0.01%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           16(0.05%)      2(0.01%)   (0.05%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     19(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 68088 um.
#Total half perimeter of net bounding box = 38040 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5262 um.
#Total wire length on LAYER M3 = 26613 um.
#Total wire length on LAYER M4 = 24927 um.
#Total wire length on LAYER M5 = 7992 um.
#Total wire length on LAYER M6 = 3294 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29861
#Up-Via Summary (total 29861):
#           
#-----------------------
# M1              11189
# M2               9600
# M3               6465
# M4               1859
# M5                748
#-----------------------
#                 29861 
#
#Total number of involved priority nets 450
#Maximum src to sink distance for priority net 473.5
#Average of max src_to_sink distance for priority net 74.1
#Average of ave src_to_sink distance for priority net 42.0
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.05%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 25.86 (MB)
#Total memory = 2988.11 (MB)
#Peak memory = 3230.73 (MB)
#
#Finished global routing on Thu Mar 23 03:53:24 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2968.38 (MB), peak = 3230.73 (MB)
#Start Track Assignment.
#Done with 6940 horizontal wires in 2 hboxes and 6732 vertical wires in 2 hboxes.
#Done with 6845 horizontal wires in 2 hboxes and 6672 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 72462 um.
#Total half perimeter of net bounding box = 38040 um.
#Total wire length on LAYER M1 = 4474 um.
#Total wire length on LAYER M2 = 4840 um.
#Total wire length on LAYER M3 = 26433 um.
#Total wire length on LAYER M4 = 25308 um.
#Total wire length on LAYER M5 = 8016 um.
#Total wire length on LAYER M6 = 3391 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29861
#Up-Via Summary (total 29861):
#           
#-----------------------
# M1              11189
# M2               9600
# M3               6465
# M4               1859
# M5                748
#-----------------------
#                 29861 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2993.49 (MB), peak = 3230.73 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:14
#Increased memory = 62.82 (MB)
#Total memory = 2993.69 (MB)
#Peak memory = 3230.73 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.4% of the total area was rechecked for DRC, and 61.7% required routing.
#   number of violations = 0
#cpu time = 00:00:51, elapsed time = 00:00:07, memory = 3245.77 (MB), peak = 3246.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 71149 um.
#Total half perimeter of net bounding box = 38040 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 592 um.
#Total wire length on LAYER M3 = 29054 um.
#Total wire length on LAYER M4 = 30748 um.
#Total wire length on LAYER M5 = 7803 um.
#Total wire length on LAYER M6 = 2950 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 36070
#Total number of multi-cut vias = 221 (  0.6%)
#Total number of single cut vias = 35849 ( 99.4%)
#Up-Via Summary (total 36070):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10964 ( 98.0%)       221 (  2.0%)      11185
# M2             11224 (100.0%)         0 (  0.0%)      11224
# M3             11366 (100.0%)         0 (  0.0%)      11366
# M4              1788 (100.0%)         0 (  0.0%)       1788
# M5               507 (100.0%)         0 (  0.0%)        507
#-----------------------------------------------------------
#                35849 ( 99.4%)       221 (  0.6%)      36070 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:52
#Elapsed time = 00:00:08
#Increased memory = 11.02 (MB)
#Total memory = 3004.73 (MB)
#Peak memory = 3246.29 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:08
#Increased memory = 11.04 (MB)
#Total memory = 3004.73 (MB)
#Peak memory = 3246.29 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:29
#Elapsed time = 00:00:23
#Increased memory = 96.38 (MB)
#Total memory = 2982.70 (MB)
#Peak memory = 3246.29 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 03:53:34 2023
#
% End globalDetailRoute (date=03/23 03:53:34, total cpu=0:01:29, real=0:00:24.0, peak res=3246.3M, current mem=2962.7M)
        NanoRoute done. (took cpu=0:01:29 real=0:00:23.5)
      Clock detailed routing done.
Checking guided vs. routed lengths for 450 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          214
        50.000     100.000           93
       100.000     150.000          114
       150.000     200.000           20
       200.000     250.000            3
       250.000     300.000            1
       300.000     350.000            2
       350.000     400.000            1
       400.000     450.000            1
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          359
        0.000     10.000           77
       10.000     20.000            5
       20.000     30.000            2
       30.000     40.000            3
       40.000     50.000            1
       50.000     60.000            0
       60.000     70.000            2
       70.000     80.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/mac_array_instance/col_idx_2__mac_col_inst/net4567 (33 terminals)
    Guided length:  max path =    62.000um, total =   169.100um
    Routed length:  max path =    83.800um, total =   181.910um
    Deviation:      max path =    35.161%,  total =     7.575%

    Net core1_inst/mac_array_instance/col_idx_7__mac_col_inst/net4392 (33 terminals)
    Guided length:  max path =   117.200um, total =   177.600um
    Routed length:  max path =   108.800um, total =   228.360um
    Deviation:      max path =    -7.167%,  total =    28.581%

    Net core2_inst/mac_array_instance/col_idx_2__mac_col_inst/net4551 (57 terminals)
    Guided length:  max path =    79.400um, total =   219.800um
    Routed length:  max path =    77.000um, total =   268.150um
    Deviation:      max path =    -3.023%,  total =    21.997%

    Net core1_inst/mac_array_instance/col_idx_4__mac_col_inst/net4483 (57 terminals)
    Guided length:  max path =    44.600um, total =   200.400um
    Routed length:  max path =    47.200um, total =   244.150um
    Deviation:      max path =     5.830%,  total =    21.831%

    Net core1_inst/ofifo_inst/col_idx_1__fifo_instance/net4314 (12 terminals)
    Guided length:  max path =    51.200um, total =    60.200um
    Routed length:  max path =    42.800um, total =    73.280um
    Deviation:      max path =   -16.406%,  total =    21.728%

    Net core1_inst/mac_array_instance/col_idx_7__mac_col_inst/net4381 (57 terminals)
    Guided length:  max path =    99.200um, total =   235.000um
    Routed length:  max path =    94.200um, total =   285.010um
    Deviation:      max path =    -5.040%,  total =    21.281%

    Net core2_inst/mac_array_instance/col_idx_3__mac_col_inst/net4517 (57 terminals)
    Guided length:  max path =    89.799um, total =   220.999um
    Routed length:  max path =    92.000um, total =   266.720um
    Deviation:      max path =     2.451%,  total =    20.688%

    Net core1_inst/mac_array_instance/col_idx_3__mac_col_inst/net4528 (33 terminals)
    Guided length:  max path =    51.600um, total =   142.600um
    Routed length:  max path =    52.400um, total =   171.260um
    Deviation:      max path =     1.550%,  total =    20.098%

    Net core1_inst/mac_array_instance/CTS_4 (100 terminals)
    Guided length:  max path =   155.600um, total =   470.700um
    Routed length:  max path =   139.400um, total =   561.420um
    Deviation:      max path =   -10.411%,  total =    19.274%

    Net normalizer_inst/CTS_8 (14 terminals)
    Guided length:  max path =    45.000um, total =   102.600um
    Routed length:  max path =    47.400um, total =   122.050um
    Deviation:      max path =     5.333%,  total =    18.957%

Set FIXED routing status on 450 net(s)
Set FIXED placed status on 448 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3620.24 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3657.12 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3657.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 450  Num Prerouted Wires = 38288
[NR-eGR] Read numTotalNets=40429  numIgnoredNets=450
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 39979 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 416 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.643400e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 39563 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.954302e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       138( 0.15%)        18( 0.02%)         2( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)        13( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       284( 0.34%)         2( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              470( 0.07%)        21( 0.00%)         2( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.640000e+00um, number of vias: 126156
[NR-eGR]     M2  (2V) length: 2.002872e+05um, number of vias: 174558
[NR-eGR]     M3  (3H) length: 2.215546e+05um, number of vias: 20819
[NR-eGR]     M4  (4V) length: 7.693164e+04um, number of vias: 7210
[NR-eGR]     M5  (5H) length: 4.389230e+04um, number of vias: 3729
[NR-eGR]     M6  (6V) length: 2.599513e+04um, number of vias: 2089
[NR-eGR]     M7  (7H) length: 8.836100e+03um, number of vias: 2557
[NR-eGR]     M8  (8V) length: 9.979035e+03um, number of vias: 0
[NR-eGR] Total length: 5.874777e+05um, number of vias: 337118
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.10 sec, Real: 1.32 sec, Curr Mem: 3628.97 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.5 real=0:00:01.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       450 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=450, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49222 (unrouted=9243, trialRouted=39979, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9243, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:34 real=0:00:27.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=68020 and nets=49672 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3620.969M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
    cell areas       : b=838.080um^2, i=0.000um^2, icg=2771.280um^2, nicg=12.960um^2, l=0.000um^2, total=3622.320um^2
    cell capacitance : b=0.462pF, i=0.000pF, icg=0.648pF, nicg=0.005pF, l=0.000pF, total=1.115pF
    sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.411pF, leaf=10.532pF, total=11.943pF
    wire lengths     : top=0.000um, trunk=8851.800um, leaf=62296.090um, total=71147.890um
    hp wire lengths  : top=0.000um, trunk=6662.600um, leaf=30655.200um, total=37317.800um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=13, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.019ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=77 avg=0.068ns sd=0.020ns min=0.004ns max=0.102ns {24 <= 0.063ns, 37 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.012ns min=0.029ns max=0.109ns {6 <= 0.063ns, 100 <= 0.084ns, 120 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns} {13 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 35 CKBD12: 47 CKBD8: 13 CKBD6: 3 CKBD3: 4 CKBD2: 1 CKBD1: 2 CKBD0: 7 
     ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 78 CKLNQD6: 26 CKLNQD3: 54 CKLNQD2: 96 CKLNQD1: 63 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
    skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
  CCOpt::Phase::Routing done. (took cpu=0:01:35 real=0:00:28.7)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 450, tested: 450, violation detected: 13, violation ignored (due to small violation): 0, cannot run: 0, attempted: 13, unsuccessful: 0, sized: 11
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              13 [100.0%]          11 (84.6%)           0            0                   11 (84.6%)           2 (15.4%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             13 [100.0%]          11 (84.6%)           0            0                   11 (84.6%)           2 (15.4%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 11, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 15.120um^2 (0.417%)
    Max. move: 1.400um(core1_inst/psum_mem_instance/CTS_ccl_a_buf_00156 {Ccopt::ClockTree::ClockDriver at 0x7f501db1d598, uid:A2b189, a ccl_a CKBD8 at (154.200,67.600) in powerdomain auto-default in usermodule module core1_inst/psum_mem_instance in clock tree clk1} and 2 others), Min. move: 0.000um, Avg. move: 0.231um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=842.400um^2, i=0.000um^2, icg=2782.080um^2, nicg=12.960um^2, l=0.000um^2, total=3637.440um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.649pF, nicg=0.005pF, l=0.000pF, total=1.119pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.411pF, leaf=10.532pF, total=11.943pF
      wire lengths     : top=0.000um, trunk=8851.800um, leaf=62296.090um, total=71147.890um
      hp wire lengths  : top=0.000um, trunk=6664.000um, leaf=30655.200um, total=37319.200um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=77 avg=0.068ns sd=0.020ns min=0.004ns max=0.102ns {24 <= 0.063ns, 35 <= 0.084ns, 16 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.029ns max=0.107ns {6 <= 0.063ns, 106 <= 0.084ns, 125 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 35 CKBD12: 49 CKBD8: 11 CKBD6: 3 CKBD3: 4 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 23 CKLNQD3: 58 CKLNQD2: 92 CKLNQD1: 63 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
      skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
    Upsizing to fix DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 450, tested: 450, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=112, i=0, icg=334, nicg=2, l=0, total=448
      cell areas       : b=842.400um^2, i=0.000um^2, icg=2782.080um^2, nicg=12.960um^2, l=0.000um^2, total=3637.440um^2
      cell capacitance : b=0.464pF, i=0.000pF, icg=0.649pF, nicg=0.005pF, l=0.000pF, total=1.119pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.411pF, leaf=10.532pF, total=11.943pF
      wire lengths     : top=0.000um, trunk=8851.800um, leaf=62296.090um, total=71147.890um
      hp wire lengths  : top=0.000um, trunk=6664.000um, leaf=30655.200um, total=37319.200um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=77 avg=0.068ns sd=0.020ns min=0.004ns max=0.102ns {24 <= 0.063ns, 35 <= 0.084ns, 16 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=373 avg=0.090ns sd=0.011ns min=0.029ns max=0.107ns {6 <= 0.063ns, 106 <= 0.084ns, 125 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 35 CKBD12: 49 CKBD8: 11 CKBD6: 3 CKBD3: 4 CKBD2: 1 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 23 CKLNQD3: 58 CKLNQD2: 92 CKLNQD1: 63 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
      skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 450, nets tested: 450, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 0, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=116, i=0, icg=334, nicg=2, l=0, total=452
      cell areas       : b=854.280um^2, i=0.000um^2, icg=2782.080um^2, nicg=12.960um^2, l=0.000um^2, total=3649.320um^2
      cell capacitance : b=0.471pF, i=0.000pF, icg=0.649pF, nicg=0.005pF, l=0.000pF, total=1.125pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.421pF, leaf=10.535pF, total=11.957pF
      wire lengths     : top=0.000um, trunk=8868.300um, leaf=62279.590um, total=71147.890um
      hp wire lengths  : top=0.000um, trunk=6712.600um, leaf=30910.800um, total=37623.400um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=79 avg=0.066ns sd=0.020ns min=0.004ns max=0.102ns {28 <= 0.063ns, 34 <= 0.084ns, 15 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.029ns max=0.105ns {6 <= 0.063ns, 108 <= 0.084ns, 126 <= 0.094ns, 61 <= 0.100ns, 74 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 33 CKBD12: 51 CKBD8: 13 CKBD6: 3 CKBD3: 5 CKBD2: 2 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 23 CKLNQD3: 58 CKLNQD2: 92 CKLNQD1: 63 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.376, max=0.442, avg=0.411, sd=0.015], skew [0.066 vs 0.057*], 97.7% {0.382, 0.439} (wid=0.043 ws=0.039) (gid=0.426 gs=0.070)
      skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing Skew by cell sizing...
    Resized 3 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              9 [56.2%]            2 (22.2%)           0            0                    2 (22.2%)           7 (77.8%)
    leaf               7 [43.8%]            1 (14.3%)           0            0                    1 (14.3%)           6 (85.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             16 [100.0%]           3 (18.8%)           0            0                    3 (18.8%)          13 (81.2%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 5.760um^2 (0.158%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=116, i=0, icg=334, nicg=2, l=0, total=452
      cell areas       : b=860.040um^2, i=0.000um^2, icg=2782.080um^2, nicg=12.960um^2, l=0.000um^2, total=3655.080um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.649pF, nicg=0.005pF, l=0.000pF, total=1.128pF
      sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.421pF, leaf=10.535pF, total=11.957pF
      wire lengths     : top=0.000um, trunk=8868.300um, leaf=62279.590um, total=71147.890um
      hp wire lengths  : top=0.000um, trunk=6712.600um, leaf=30910.800um, total=37623.400um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=79 avg=0.066ns sd=0.020ns min=0.004ns max=0.102ns {29 <= 0.063ns, 34 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.029ns max=0.105ns {6 <= 0.063ns, 109 <= 0.084ns, 126 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 35 CKBD12: 49 CKBD8: 14 CKBD6: 2 CKBD3: 5 CKBD2: 2 CKBD1: 2 CKBD0: 7 
       ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 23 CKLNQD3: 58 CKLNQD2: 92 CKLNQD1: 63 
      NICGs: AN2D8: 1 CKAN2D8: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.374, max=0.436, avg=0.409, sd=0.016], skew [0.062 vs 0.057*], 98.2% {0.376, 0.433} (wid=0.043 ws=0.039) (gid=0.416 gs=0.060)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.374, max=0.436, avg=0.409, sd=0.016], skew [0.062 vs 0.057*], 98.2% {0.376, 0.433} (wid=0.043 ws=0.039) (gid=0.416 gs=0.060)
      skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.9 real=0:00:01.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:52:22 mem=3932.4M) ***
Total net bbox length = 4.878e+05 (2.255e+05 2.623e+05) (ext = 2.271e+04)
Move report: Detail placement moves 217 insts, mean move: 5.18 um, max move: 70.80 um
	Max move on inst (FILLER__3_1897): (261.40, 395.20) --> (263.80, 326.80)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3932.4MB
Summary Report:
Instances move: 14 (out of 38594 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 3.40 um (Instance: core2_inst/psum_mem_instance/U766) (322.8, 177.4) -> (319.4, 177.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.878e+05 (2.255e+05 2.623e+05) (ext = 2.271e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3932.4MB
*** Finished refinePlace (1:52:25 mem=3932.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 10747 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.4 real=0:00:02.2)
    Set dirty flag on 130 insts, 92 nets
  PostConditioning done.
Net route status summary:
  Clock:       454 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=454, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 49222 (unrouted=9243, trialRouted=39979, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9243, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=116, i=0, icg=334, nicg=2, l=0, total=452
    cell areas       : b=860.040um^2, i=0.000um^2, icg=2782.080um^2, nicg=12.960um^2, l=0.000um^2, total=3655.080um^2
    cell capacitance : b=0.474pF, i=0.000pF, icg=0.649pF, nicg=0.005pF, l=0.000pF, total=1.128pF
    sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.422pF, leaf=10.536pF, total=11.957pF
    wire lengths     : top=0.000um, trunk=8914.360um, leaf=62314.705um, total=71229.065um
    hp wire lengths  : top=0.000um, trunk=6712.600um, leaf=30910.800um, total=37623.400um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=79 avg=0.066ns sd=0.020ns min=0.004ns max=0.102ns {29 <= 0.063ns, 34 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.029ns max=0.105ns {6 <= 0.063ns, 109 <= 0.084ns, 126 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 35 CKBD12: 49 CKBD8: 14 CKBD6: 2 CKBD3: 5 CKBD2: 2 CKBD1: 2 CKBD0: 7 
     ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 23 CKLNQD3: 58 CKLNQD2: 92 CKLNQD1: 63 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.374, max=0.436, avg=0.409, sd=0.016], skew [0.062 vs 0.057*], 98.2% {0.376, 0.433} (wid=0.043 ws=0.039) (gid=0.416 gs=0.060)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.374, max=0.436, avg=0.409, sd=0.016], skew [0.062 vs 0.057*], 98.2% {0.376, 0.433} (wid=0.043 ws=0.039) (gid=0.416 gs=0.060)
    skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.5 real=0:00:06.7)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        116      860.040       0.474
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2782.080       0.649
  Non-Integrated Clock Gates       2       12.960       0.005
  Clock Logic                      0        0.000       0.000
  All                            452     3655.080       1.128
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8914.360
  Leaf      62314.705
  Total     71229.065
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6712.600
  Leaf       30910.800
  Total      37623.400
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.130     1.422     2.552
  Leaf     8.250    10.536    18.785
  Total    9.380    11.957    21.337
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.251     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       79      0.066       0.020      0.004    0.102    {29 <= 0.063ns, 34 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}            -
  Leaf        0.105      375      0.089       0.011      0.029    0.105    {6 <= 0.063ns, 109 <= 0.084ns, 126 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     35       352.800
  CKBD12      buffer     49       388.080
  CKBD8       buffer     14        80.640
  CKBD6       buffer      2         8.640
  CKBD3       buffer      5        12.600
  CKBD2       buffer      2         4.320
  CKBD1       buffer      2         2.880
  CKBD0       buffer      7        10.080
  CKLNQD16    icg        10       151.200
  CKLNQD12    icg         7        85.680
  CKLNQD8     icg        81       845.640
  CKLNQD6     icg        23       223.560
  CKLNQD3     icg        58       438.480
  CKLNQD2     icg        92       629.280
  CKLNQD1     icg        63       408.240
  AN2D8       nicg        1         6.840
  CKAN2D8     nicg        1         6.120
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.374     0.436     0.062    0.057*           0.039           0.018           0.409        0.016     98.2% {0.376, 0.433}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.374     0.436     0.062    0.057*           0.039           0.018           0.409        0.016     98.2% {0.376, 0.433}
  WC:setup.late    clk2/CON      0.341     0.399     0.058    0.057*           0.031           0.015           0.374        0.014     99.8% {0.342, 0.399}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  -------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      Min        0.374    core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_reg_5_/CP
  WC:setup.late    clk1/CON      Max        0.436    normalizer_inst/div_in_2_reg_1__9_/CP
  WC:setup.late    clk2/CON      Min        0.341    core2_inst/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/CP
  WC:setup.late    clk2/CON      Max        0.399    core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product0_reg_reg_2_/CP
  -------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=116, i=0, icg=334, nicg=2, l=0, total=452
  cell areas       : b=860.040um^2, i=0.000um^2, icg=2782.080um^2, nicg=12.960um^2, l=0.000um^2, total=3655.080um^2
  cell capacitance : b=0.474pF, i=0.000pF, icg=0.649pF, nicg=0.005pF, l=0.000pF, total=1.128pF
  sink capacitance : count=10295, total=8.251pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.422pF, leaf=10.536pF, total=11.957pF
  wire lengths     : top=0.000um, trunk=8914.360um, leaf=62314.705um, total=71229.065um
  hp wire lengths  : top=0.000um, trunk=6712.600um, leaf=30910.800um, total=37623.400um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=79 avg=0.066ns sd=0.020ns min=0.004ns max=0.102ns {29 <= 0.063ns, 34 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.029ns max=0.105ns {6 <= 0.063ns, 109 <= 0.084ns, 126 <= 0.094ns, 60 <= 0.100ns, 74 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 35 CKBD12: 49 CKBD8: 14 CKBD6: 2 CKBD3: 5 CKBD2: 2 CKBD1: 2 CKBD0: 7 
   ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 23 CKLNQD3: 58 CKLNQD2: 92 CKLNQD1: 63 
  NICGs: AN2D8: 1 CKAN2D8: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.374, max=0.436, avg=0.409, sd=0.016], skew [0.062 vs 0.057*], 98.2% {0.376, 0.433} (wid=0.043 ws=0.039) (gid=0.416 gs=0.060)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.374, max=0.436, avg=0.409, sd=0.016], skew [0.062 vs 0.057*], 98.2% {0.376, 0.433} (wid=0.043 ws=0.039) (gid=0.416 gs=0.060)
  skew_group clk2/CON: insertion delay [min=0.341, max=0.399, avg=0.374, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.342, 0.399} (wid=0.041 ws=0.031) (gid=0.382 gs=0.069)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:00.9)
Runtime done. (took cpu=0:03:18 real=0:01:51)
Runtime Summary
===============
Clock Runtime:  (55%) Core CTS          58.38 (Init 6.61, Construction 17.07, Implementation 24.24, eGRPC 3.79, PostConditioning 4.51, Other 2.16)
Clock Runtime:  (38%) CTS services      40.39 (RefinePlace 9.06, EarlyGlobalClock 5.74, NanoRoute 23.53, ExtractRC 2.05, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          5.95 (Init 2.10, CongRepair/EGR-DP 3.44, TimingUpdate 0.41, Other 0.00)
Clock Runtime: (100%) Total            104.71

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3025.4M, totSessionCpu=1:52:29 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:09, real = 0:00:03, mem = 3023.7M, totSessionCpu=1:52:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3688.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3688.4M
** Profile ** Other data :  cpu=0:00:00.4, mem=3691.6M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3697.46)
Total number of fetched objects 40775
End delay calculation. (MEM=4090.54 CPU=0:00:05.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4090.54 CPU=0:00:06.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:02.0 totSessionCpu=1:52:49 mem=4058.5M)
** Profile ** Overall slacks :  cpu=0:00:09.8, mem=4066.5M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4089.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.536  | -1.536  | -0.344  | -0.307  |
|           TNS (ns):| -46.849 | -44.267 | -1.036  | -1.546  |
|    Violating Paths:|   556   |   535   |   11    |   10    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.387%
       (98.714% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4089.1M
**optDesign ... cpu = 0:00:21, real = 0:00:07, mem = 3049.3M, totSessionCpu=1:52:50 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 38594

Instance distribution across the VT partitions:

 LVT : inst = 11774 (30.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11774 (30.5%)

 HVT : inst = 26820 (69.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 26820 (69.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3712.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3712.5M) ***
*** Starting optimizing excluded clock nets MEM= 3712.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3712.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 454 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:52.2/0:31:02.8 (3.6), mem = 3712.5M
(I,S,L,T): WC_VIEW: 50.5445, 32.9869, 1.99705, 85.5285
(I,S,L,T): WC_VIEW: 50.5445, 32.9869, 1.99705, 85.5285
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:04.7 (1.3), totSession cpu/real = 1:52:58.3/0:31:07.5 (3.6), mem = 3842.4M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 454 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:59.6/0:31:08.3 (3.6), mem = 3842.4M
(I,S,L,T): WC_VIEW: 50.5445, 32.9869, 1.99705, 85.5285
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    59|    -0.05|     5|     5|    -0.01|     0|     0|     0|     0|    -1.54|   -46.85|       0|       0|       0|  98.71|          |         |
|     4|    33|    -0.03|     5|     5|    -0.01|     0|     0|     0|     0|    -1.54|   -46.85|       0|       0|       3|  98.71| 0:00:00.0|  4325.5M|
|     4|    33|    -0.03|     5|     5|    -0.01|     0|     0|     0|     0|    -1.54|   -46.85|       0|       0|       0|  98.71| 0:00:00.0|  4325.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 454 constrained nets 
Layer 7 has 416 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=4325.5M) ***

*** Starting refinePlace (1:53:07 mem=4325.5M) ***
Total net bbox length = 4.878e+05 (2.255e+05 2.623e+05) (ext = 2.271e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4334.2MB
Summary Report:
Instances move: 0 (out of 38142 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.878e+05 (2.255e+05 2.623e+05) (ext = 2.271e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4334.2MB
*** Finished refinePlace (1:53:11 mem=4334.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4334.3M)


Density : 0.9871
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4334.3M) ***
(I,S,L,T): WC_VIEW: 50.5428, 32.987, 1.99706, 85.5269
*** DrvOpt [finish] : cpu/real = 0:00:12.3/0:00:08.8 (1.4), totSession cpu/real = 1:53:12.0/0:31:17.1 (3.6), mem = 4126.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3781.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=3781.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3860.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3859.2M

------------------------------------------------------------
     Summary (cpu=0.21min real=0.13min mem=3781.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.536  | -1.536  | -0.344  | -0.307  |
|           TNS (ns):| -46.849 | -44.267 | -1.036  | -1.546  |
|    Violating Paths:|   556   |   535   |   11    |   10    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.387%
       (98.714% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3859.2M
**optDesign ... cpu = 0:00:45, real = 0:00:23, mem = 3114.4M, totSessionCpu=1:53:14 **
*** Timing NOT met, worst failing slack is -1.536
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 454 nets with fixed/cover wires excluded.
Info: 454 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:53:14.1/0:31:18.3 (3.6), mem = 3781.2M
(I,S,L,T): WC_VIEW: 50.5428, 32.987, 1.99706, 85.5269
*info: 454 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 454 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -46.848 Density 98.71
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.307| -1.546|
|reg2cgate |-0.344| -1.036|
|reg2reg   |-1.536|-44.266|
|HEPG      |-1.536|-45.302|
|All Paths |-1.536|-46.848|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.344ns TNS -1.036ns; reg2reg* WNS -1.536ns TNS -44.267ns; HEPG WNS -1.536ns TNS -44.267ns; all paths WNS -1.536ns TNS -46.849ns; Real time 0:02:25
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536| -45.302|  -46.848|    98.71%|   0:00:00.0| 3992.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.536|   -1.536| -45.145|  -46.691|    98.71%|   0:00:01.0| 4309.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.536|   -1.536| -45.145|  -46.691|    98.71%|   0:00:01.0| 4309.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.536|   -1.536| -45.097|  -46.643|    98.71%|   0:00:00.0| 4309.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.536|   -1.536| -45.052|  -46.598|    98.71%|   0:00:01.0| 4309.6M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.536|   -1.536| -44.942|  -46.487|    98.71%|   0:00:00.0| 4312.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.536|   -1.536| -44.803|  -46.349|    98.71%|   0:00:00.0| 4312.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.536|   -1.536| -44.754|  -46.299|    98.71%|   0:00:01.0| 4312.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.536|   -1.536| -44.619|  -46.165|    98.71%|   0:00:00.0| 4317.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.536|   -1.536| -44.463|  -46.009|    98.71%|   0:00:00.0| 4317.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.536|   -1.536| -44.436|  -45.981|    98.71%|   0:00:00.0| 4317.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.536|   -1.536| -44.075|  -45.620|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.536|   -1.536| -44.052|  -45.598|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.536|   -1.536| -43.546|  -45.092|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__9_/D               |
|  -1.536|   -1.536| -43.525|  -45.071|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__9_/D               |
|  -1.536|   -1.536| -43.089|  -44.635|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__2_/D               |
|  -1.536|   -1.536| -43.017|  -44.563|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__2_/D               |
|  -1.536|   -1.536| -42.912|  -44.458|    98.71%|   0:00:01.0| 4323.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.536|   -1.536| -42.887|  -44.433|    98.71%|   0:00:00.0| 4323.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__3_/D               |
|  -1.536|   -1.536| -42.887|  -44.433|    98.71%|   0:00:00.0| 4342.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.3 real=0:00:06.0 mem=4342.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.4 real=0:00:06.0 mem=4342.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.307| -1.546|
|reg2cgate |-0.344| -0.763|
|reg2reg   |-1.536|-42.124|
|HEPG      |-1.536|-42.887|
|All Paths |-1.536|-44.433|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.344ns TNS -0.763ns; reg2reg* WNS -1.536ns TNS -42.124ns; HEPG WNS -1.536ns TNS -42.124ns; all paths WNS -1.536ns TNS -44.433ns; Real time 0:02:33
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -44.433 Density 98.71
*** Starting refinePlace (1:53:42 mem=4342.9M) ***
Total net bbox length = 4.878e+05 (2.254e+05 2.624e+05) (ext = 2.271e+04)
Density distribution unevenness ratio = 0.645%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4342.9MB
Summary Report:
Instances move: 0 (out of 38140 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.878e+05 (2.254e+05 2.624e+05) (ext = 2.271e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4342.9MB
*** Finished refinePlace (1:53:45 mem=4342.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4342.9M)


Density : 0.9871
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4342.9M) ***
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -44.433 Density 98.71
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.307| -1.546|
|reg2cgate |-0.344| -0.763|
|reg2reg   |-1.536|-42.124|
|HEPG      |-1.536|-42.887|
|All Paths |-1.536|-44.433|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 454 constrained nets 
Layer 7 has 413 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:23.1 real=0:00:11.0 mem=4342.9M) ***

(I,S,L,T): WC_VIEW: 50.5543, 32.9936, 1.99833, 85.5462
*** SetupOpt [finish] : cpu/real = 0:00:32.9/0:00:20.7 (1.6), totSession cpu/real = 1:53:47.0/0:31:39.0 (3.6), mem = 4133.5M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 454 nets with fixed/cover wires excluded.
Info: 454 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:53:47.3/0:31:39.3 (3.6), mem = 3782.5M
(I,S,L,T): WC_VIEW: 50.5543, 32.9936, 1.99833, 85.5462
*info: 454 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 454 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.536 TNS Slack -44.433 Density 98.71
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.307| -1.546|
|reg2cgate |-0.344| -0.763|
|reg2reg   |-1.536|-42.124|
|HEPG      |-1.536|-42.887|
|All Paths |-1.536|-44.433|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.344ns TNS -0.763ns; reg2reg* WNS -1.536ns TNS -42.124ns; HEPG WNS -1.536ns TNS -42.124ns; all paths WNS -1.536ns TNS -44.433ns; Real time 0:02:46
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.536|   -1.536| -42.887|  -44.433|    98.71%|   0:00:01.0| 3993.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.482|   -1.482| -42.525|  -44.071|    98.71%|   0:00:04.0| 4327.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.480|   -1.480| -42.461|  -44.006|    98.71%|   0:00:01.0| 4327.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.472|   -1.472| -42.432|  -43.978|    98.71%|   0:00:01.0| 4327.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.472|   -1.472| -42.392|  -43.938|    98.70%|   0:00:02.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.465|   -1.465| -42.253|  -43.799|    98.70%|   0:00:01.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.461|   -1.461| -42.134|  -43.680|    98.70%|   0:00:01.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.459|   -1.459| -42.068|  -43.614|    98.70%|   0:00:02.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.459|   -1.459| -42.058|  -43.604|    98.70%|   0:00:01.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.458|   -1.458| -42.018|  -43.564|    98.70%|   0:00:00.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.456|   -1.456| -41.953|  -43.499|    98.70%|   0:00:00.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.456|   -1.456| -41.972|  -43.518|    98.69%|   0:00:02.0| 4365.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40767
End delay calculation. (MEM=0 CPU=0:00:05.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.5 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:12.4/0:00:03.6 (3.4), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.148|   -1.148| -47.496|  -54.465|    98.69%|   0:00:10.0| 4401.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 16 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.839|   -0.994| -55.903|  -68.490|    98.69%|   0:00:07.0| 4422.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.839|   -0.994| -55.903|  -68.490|    98.69%|   0:00:01.0| 4422.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:54 real=0:00:34.0 mem=4422.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.994|   -0.994| -12.587|  -68.490|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -0.848|   -0.848| -11.892|  -67.796|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -0.842|   -0.842| -11.864|  -67.767|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -0.841|   -0.841| -11.833|  -67.736|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -0.839|   -0.839| -11.802|  -67.705|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -0.822|   -0.839| -11.759|  -67.662|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -0.820|   -0.839| -11.719|  -67.623|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -0.820|   -0.839| -11.719|  -67.623|    98.69%|   0:00:00.0| 4422.8M|   WC_VIEW|  default| psum_norm_1[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=4422.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:55 real=0:00:35.0 mem=4422.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.820|-11.719|
|reg2cgate |-0.736| -2.228|
|reg2reg   |-0.839|-53.675|
|HEPG      |-0.839|-55.903|
|All Paths |-0.839|-67.623|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.736ns TNS -2.228ns; reg2reg* WNS -0.839ns TNS -53.675ns; HEPG WNS -0.839ns TNS -53.675ns; all paths WNS -0.839ns TNS -67.623ns; Real time 0:03:21
** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -67.623 Density 98.69
*** Starting refinePlace (1:55:53 mem=4422.8M) ***
Total net bbox length = 4.883e+05 (2.258e+05 2.625e+05) (ext = 2.271e+04)
Density distribution unevenness ratio = 0.638%
Density distribution unevenness ratio = 3.747%
Move report: Timing Driven Placement moves 67406 insts, mean move: 10.76 um, max move: 130.40 um
	Max move on inst (core2_inst/psum_mem_instance/FE_RC_1595_0): (341.20, 60.40) --> (342.00, 190.00)
	Runtime: CPU: 0:00:36.4 REAL: 0:00:11.0 MEM: 4493.9MB
Move report: Detail placement moves 65695 insts, mean move: 12.91 um, max move: 211.00 um
	Max move on inst (normalizer_inst/FE_RC_1235_0): (402.80, 217.00) --> (393.40, 15.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4511.9MB
Summary Report:
Instances move: 38065 (out of 38159 movable)
Instances flipped: 52
Mean displacement: 13.38 um
Max displacement: 224.40 um (Instance: normalizer_inst/FE_RC_1581_0) (479.8, 233.2) -> (475, 13.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 7.812e+05 (3.523e+05 4.289e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:39.3 REAL: 0:00:13.0 MEM: 4511.9MB
*** Finished refinePlace (1:56:32 mem=4511.9M) ***
Finished re-routing un-routed nets (0:00:00.8 4511.9M)


Density : 0.9873
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:49.2 real=0:00:17.0 mem=4511.9M) ***
** GigaOpt Optimizer WNS Slack -3.439 TNS Slack -183.140 Density 98.73
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.820| -11.745|
|reg2cgate |-0.806|  -3.993|
|reg2reg   |-3.439|-167.402|
|HEPG      |-3.439|-171.395|
|All Paths |-3.439|-183.140|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.806ns TNS -3.993ns; reg2reg* WNS -3.439ns TNS -167.402ns; HEPG WNS -3.439ns TNS -167.402ns; all paths WNS -3.439ns TNS -183.140ns; Real time 0:03:38
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.439|   -3.439|-171.395| -183.140|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.388|   -3.388|-170.829| -182.575|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.356|   -3.356|-170.581| -182.326|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.340|   -3.340|-170.349| -182.094|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.328|   -3.328|-169.562| -181.307|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.234|   -3.234|-169.204| -180.949|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.222|   -3.222|-169.168| -180.913|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.210|   -3.210|-168.775| -180.521|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.198|   -3.198|-168.682| -180.427|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.179|   -3.179|-167.856| -179.601|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.149|   -3.149|-167.208| -178.954|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.127|   -3.127|-167.186| -178.932|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.116|   -3.116|-167.107| -178.852|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.084|   -3.084|-166.236| -177.982|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.042|   -3.042|-166.082| -177.827|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.030|   -3.030|-166.025| -177.770|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.023|   -3.023|-165.951| -177.696|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.011|   -3.011|-165.811| -177.556|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.971|   -2.971|-165.275| -177.020|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.959|   -2.959|-164.663| -176.409|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.929|   -2.929|-164.358| -176.103|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.920|   -2.920|-163.621| -175.366|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.910|   -2.910|-163.611| -175.356|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.886|   -2.886|-162.861| -174.606|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.873|   -2.873|-162.642| -174.387|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.856|   -2.856|-161.647| -173.392|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.840|   -2.840|-160.964| -172.709|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.828|   -2.828|-160.852| -172.597|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.802|   -2.802|-160.791| -172.536|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.784|   -2.784|-160.677| -172.423|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.774|   -2.774|-160.562| -172.307|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.765|   -2.765|-160.525| -172.270|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.757|   -2.757|-160.481| -172.226|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.725|   -2.725|-159.294| -171.039|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.715|   -2.715|-159.183| -170.928|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.707|   -2.707|-158.953| -170.698|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.694|   -2.694|-158.894| -170.639|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.677|   -2.677|-158.735| -170.480|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.667|   -2.667|-158.486| -170.232|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.651|   -2.651|-158.469| -170.214|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.642|   -2.642|-158.400| -170.146|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.624|   -2.624|-158.199| -169.945|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.611|   -2.611|-158.120| -169.865|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.601|   -2.601|-157.989| -169.734|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.593|   -2.593|-157.809| -169.554|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.584|   -2.584|-157.786| -169.532|    98.73%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.575|   -2.575|-157.744| -169.490|    98.72%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.566|   -2.566|-157.618| -169.363|    98.72%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.553|   -2.553|-157.460| -169.205|    98.72%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.549|   -2.549|-157.205| -168.950|    98.72%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.549|   -2.549|-157.130| -168.875|    98.72%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.538|   -2.538|-157.028| -168.773|    98.72%|   0:00:00.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.525|   -2.525|-156.968| -168.714|    98.73%|   0:00:01.0| 4511.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.514|   -2.514|-156.558| -168.303|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.505|   -2.505|-156.471| -168.216|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.496|   -2.496|-156.356| -168.101|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.488|   -2.488|-156.215| -167.960|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.480|   -2.480|-156.259| -168.004|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.473|   -2.473|-155.797| -167.542|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.464|   -2.464|-155.700| -167.445|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.462|   -2.462|-155.187| -166.933|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.462|   -2.462|-155.144| -166.889|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.452|   -2.452|-155.100| -166.845|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.442|   -2.442|-155.063| -166.809|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.442|   -2.442|-154.902| -166.647|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.431|   -2.431|-154.904| -166.649|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.422|   -2.422|-154.799| -166.545|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.411|   -2.411|-154.662| -166.408|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.411|   -2.411|-154.565| -166.311|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.405|   -2.405|-154.544| -166.289|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.405|   -2.405|-154.490| -166.236|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.399|   -2.399|-154.480| -166.225|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.395|   -2.395|-154.393| -166.138|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.395|   -2.395|-154.358| -166.103|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.387|   -2.387|-154.019| -165.764|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.387|   -2.387|-154.019| -165.764|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.374|   -2.374|-153.939| -165.684|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.366|   -2.366|-153.256| -165.001|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.366|   -2.366|-153.156| -164.901|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.352|   -2.352|-153.145| -164.891|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.347|   -2.347|-153.094| -164.839|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.336|   -2.336|-152.947| -164.692|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.330|   -2.330|-152.910| -164.655|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.330|   -2.330|-152.866| -164.611|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.323|   -2.323|-152.838| -164.583|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.322|   -2.322|-152.596| -164.342|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.322|   -2.322|-152.455| -164.201|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.320|   -2.320|-152.422| -164.167|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.309|   -2.309|-152.344| -164.089|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.309|   -2.309|-152.294| -164.039|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.299|   -2.299|-152.241| -163.987|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.295|   -2.295|-152.221| -163.966|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.295|   -2.295|-152.201| -163.946|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.285|   -2.285|-152.043| -163.788|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.285|   -2.285|-152.011| -163.756|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.275|   -2.275|-151.932| -163.678|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.275|   -2.275|-151.928| -163.673|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.266|   -2.266|-151.865| -163.610|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.266|   -2.266|-151.615| -163.361|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.259|   -2.259|-151.555| -163.301|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.259|   -2.259|-151.547| -163.292|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.250|   -2.250|-151.487| -163.232|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.250|   -2.250|-151.462| -163.207|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.248|   -2.248|-151.390| -163.135|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.243|   -2.243|-151.321| -163.067|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.243|   -2.243|-151.316| -163.061|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.234|   -2.234|-151.283| -163.029|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.234|   -2.234|-150.951| -162.696|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.230|   -2.230|-150.865| -162.610|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.230|   -2.230|-150.791| -162.536|    98.73%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.222|   -2.222|-150.754| -162.499|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.222|   -2.222|-150.720| -162.465|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.219|   -2.219|-150.655| -162.400|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.219|   -2.219|-150.641| -162.386|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.211|   -2.211|-150.539| -162.284|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.211|   -2.211|-150.445| -162.191|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.203|   -2.203|-150.419| -162.164|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.203|   -2.203|-150.415| -162.160|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.201|   -2.201|-150.403| -162.148|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.201|   -2.201|-150.392| -162.137|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.198|   -2.198|-150.372| -162.118|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.198|   -2.198|-150.324| -162.069|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.191|   -2.191|-150.249| -161.994|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.191|   -2.191|-150.058| -161.803|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.186|   -2.186|-150.019| -161.764|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.183|   -2.183|-149.769| -161.514|    98.73%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.183|   -2.183|-149.675| -161.420|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.174|   -2.174|-149.662| -161.407|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.172|   -2.172|-149.651| -161.396|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.167|   -2.167|-149.603| -161.348|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.167|   -2.167|-149.139| -160.884|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.159|   -2.159|-149.100| -160.846|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.155|   -2.155|-149.018| -160.763|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.152|   -2.152|-148.986| -160.732|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.148|   -2.148|-148.980| -160.725|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.146|   -2.146|-148.971| -160.717|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.144|   -2.144|-148.918| -160.663|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.140|   -2.140|-148.913| -160.658|    98.72%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.133|   -2.133|-148.835| -160.580|    98.72%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.133|   -2.133|-148.792| -160.538|    98.71%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129|-148.707| -160.452|    98.71%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.129|   -2.129|-148.668| -160.413|    98.71%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.121|   -2.121|-148.647| -160.393|    98.71%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.121|   -2.121|-148.597| -160.342|    98.71%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.115|   -2.115|-148.589| -160.334|    98.71%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.115|   -2.115|-148.495| -160.240|    98.71%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.112|   -2.112|-148.502| -160.248|    98.71%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.112|   -2.112|-148.497| -160.243|    98.70%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.110|   -2.110|-148.480| -160.225|    98.70%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.110|   -2.110|-148.448| -160.193|    98.70%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.109|   -2.109|-148.404| -160.150|    98.70%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.109|   -2.109|-148.393| -160.139|    98.70%|   0:00:01.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.109|   -2.109|-148.390| -160.135|    98.70%|   0:00:00.0| 4531.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 48 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.232|   -1.906|-127.697| -153.759|    98.70%|   0:00:09.0| 4515.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.231|   -1.906|-127.685| -153.747|    98.70%|   0:00:01.0| 4515.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 30 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.001|   -2.332|-114.973| -147.312|    98.70%|   0:00:08.0| 4496.1M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.991|   -2.332|-114.703| -147.041|    98.70%|   0:00:00.0| 4496.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.985|   -2.332|-115.521| -147.860|    98.70%|   0:00:00.0| 4499.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.976|   -2.332|-115.512| -147.850|    98.70%|   0:00:00.0| 4499.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.970|   -2.332|-115.446| -147.785|    98.70%|   0:00:00.0| 4499.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.969|   -2.332|-115.362| -147.700|    98.70%|   0:00:01.0| 4499.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.969|   -2.332|-116.926| -149.264|    98.70%|   0:00:00.0| 4502.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:14 real=0:00:54.0 mem=4502.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.332|   -2.332| -32.339| -149.264|    98.70%|   0:00:01.0| 4502.9M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -2.323|   -2.323| -32.328| -149.254|    98.70%|   0:00:00.0| 4502.9M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=4502.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:14 real=0:00:55.0 mem=4502.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.323| -32.328|
|reg2cgate |-0.956|  -4.537|
|reg2reg   |-0.969|-112.389|
|HEPG      |-0.969|-116.926|
|All Paths |-2.323|-149.254|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.956ns TNS -4.537ns; reg2reg* WNS -0.969ns TNS -112.389ns; HEPG WNS -0.969ns TNS -112.389ns; all paths WNS -2.323ns TNS -149.254ns; Real time 0:04:34
** GigaOpt Optimizer WNS Slack -2.323 TNS Slack -149.254 Density 98.70
*** Starting refinePlace (1:58:58 mem=4502.9M) ***
Total net bbox length = 7.835e+05 (3.538e+05 4.297e+05) (ext = 2.268e+04)
Density distribution unevenness ratio = 0.963%
Density distribution unevenness ratio = 3.436%
Move report: Timing Driven Placement moves 67321 insts, mean move: 9.73 um, max move: 217.00 um
	Max move on inst (normalizer_inst/FE_RC_1229_0): (423.40, 424.00) --> (406.20, 224.20)
	Runtime: CPU: 0:00:35.4 REAL: 0:00:10.0 MEM: 4578.0MB
Move report: Detail placement moves 66002 insts, mean move: 14.21 um, max move: 444.00 um
	Max move on inst (FILLER__1_3844): (222.40, 10.00) --> (243.40, 433.00)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:06.0 MEM: 4578.0MB
Summary Report:
Instances move: 37974 (out of 38187 movable)
Instances flipped: 145
Mean displacement: 12.42 um
Max displacement: 438.80 um (Instance: normalizer_inst/FE_OFC2049_n12275) (382, 35.2) -> (426.6, 429.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.339e+05 (3.036e+05 6.304e+05) (ext = 2.246e+04)
Runtime: CPU: 0:00:43.9 REAL: 0:00:17.0 MEM: 4578.0MB
*** Finished refinePlace (1:59:42 mem=4578.0M) ***
Finished re-routing un-routed nets (0:00:00.8 4578.0M)


Density : 0.9881
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:54.0 real=0:00:20.0 mem=4578.0M) ***
** GigaOpt Optimizer WNS Slack -3.798 TNS Slack -306.152 Density 98.81
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.798|   -3.798|-273.807| -306.152|    98.81%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.610|   -3.610|-270.144| -302.490|    98.81%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.492|   -3.492|-269.883| -302.228|    98.81%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.466|   -3.466|-269.566| -301.912|    98.81%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.447|   -3.447|-266.792| -299.138|    98.81%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.438|   -3.438|-265.974| -298.320|    98.80%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.405|   -3.405|-265.459| -297.805|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.397|   -3.397|-265.130| -297.476|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.329|   -3.329|-263.686| -296.031|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.317|   -3.317|-263.673| -296.019|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.286|   -3.286|-263.210| -295.555|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.275|   -3.275|-262.525| -294.871|    98.80%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.241|   -3.241|-262.492| -294.838|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.220|   -3.220|-261.772| -294.118|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.206|   -3.206|-261.393| -293.739|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.193|   -3.193|-260.316| -292.662|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.167|   -3.167|-260.075| -292.420|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.151|   -3.151|-259.691| -292.036|    98.80%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.143|   -3.143|-258.626| -290.972|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.126|   -3.126|-258.612| -290.957|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.107|   -3.107|-258.308| -290.654|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.094|   -3.094|-258.099| -290.444|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.083|   -3.083|-258.058| -290.404|    98.80%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.075|   -3.075|-257.914| -290.259|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.049|   -3.049|-257.779| -290.125|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.032|   -3.032|-257.628| -289.974|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.019|   -3.019|-257.124| -289.470|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.989|   -2.989|-256.519| -288.865|    98.80%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.977|   -2.977|-256.159| -288.505|    98.80%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.968|   -2.968|-255.770| -288.116|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.959|   -2.959|-255.597| -287.943|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.945|   -2.945|-254.690| -287.036|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.932|   -2.932|-254.647| -286.993|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -2.922|   -2.922|-254.406| -286.752|    98.79%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.914|   -2.914|-254.286| -286.632|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.906|   -2.906|-252.520| -284.866|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.898|   -2.898|-252.425| -284.771|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.871|   -2.871|-251.290| -283.636|    98.79%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.871|   -2.871|-251.263| -283.609|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.854|   -2.854|-251.177| -283.522|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.852|   -2.852|-250.749| -283.094|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.852|   -2.852|-250.727| -283.073|    98.79%|   0:00:01.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.852|   -2.852|-250.727| -283.073|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:09.0 mem=4578.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.323|   -2.852| -32.859| -283.073|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.323|   -2.852| -32.859| -283.073|    98.79%|   0:00:00.0| 4578.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4578.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:09.0 mem=4578.0M) ***
*** Starting refinePlace (2:00:16 mem=4578.0M) ***
Total net bbox length = 9.310e+05 (3.036e+05 6.274e+05) (ext = 2.246e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4578.0MB
Summary Report:
Instances move: 0 (out of 38179 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.310e+05 (3.036e+05 6.274e+05) (ext = 2.246e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4578.0MB
*** Finished refinePlace (2:00:19 mem=4578.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4578.0M)


Density : 0.9879
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4578.0M) ***
** GigaOpt Optimizer WNS Slack -2.852 TNS Slack -283.073 Density 98.79
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.323| -32.859|
|reg2cgate |-0.958| -14.401|
|reg2reg   |-2.852|-236.327|
|HEPG      |-2.852|-250.727|
|All Paths |-2.852|-283.073|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 410 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:06:23 real=0:02:22 mem=4578.0M) ***

(I,S,L,T): WC_VIEW: 51.2137, 47.1175, 1.99916, 100.33
*** SetupOpt [finish] : cpu/real = 0:06:33.3/0:02:31.4 (2.6), totSession cpu/real = 2:00:20.6/0:34:10.7 (3.5), mem = 4368.6M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:20.9/0:34:10.9 (3.5), mem = 3953.6M
(I,S,L,T): WC_VIEW: 51.2137, 47.1175, 1.99916, 100.33
*info: 557 clock nets excluded
*info: 2 special nets excluded.
*info: 117 no-driver nets excluded.
*info: 454 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.852 TNS Slack -283.073 Density 98.79
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.323| -32.859|
|reg2cgate |-0.958| -14.401|
|reg2reg   |-2.852|-236.327|
|HEPG      |-2.852|-250.727|
|All Paths |-2.852|-283.073|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.958ns TNS -14.401ns; reg2reg* WNS -2.852ns TNS -236.327ns; HEPG WNS -2.852ns TNS -236.327ns; all paths WNS -2.852ns TNS -283.073ns; Real time 0:05:19
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.852|   -2.852|-250.727| -283.073|    98.79%|   0:00:00.0| 4165.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.827|   -2.827|-249.551| -281.897|    98.79%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.814|   -2.814|-249.395| -281.740|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.811|   -2.811|-249.199| -281.545|    98.79%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.811|   -2.811|-249.178| -281.524|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.807|   -2.807|-248.817| -281.163|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.807|   -2.807|-248.720| -281.066|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.807|   -2.807|-245.959| -278.305|    98.79%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -2.807|   -2.807|-245.875| -278.221|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -2.807|   -2.807|-245.848| -278.194|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -2.807|   -2.807|-245.654| -278.000|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-245.465| -277.811|    98.79%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-245.412| -277.758|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-245.381| -277.727|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-245.222| -277.568|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-245.039| -277.384|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-244.987| -277.333|    98.79%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-244.984| -277.330|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-244.575| -276.921|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-244.409| -276.755|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-242.404| -274.750|    98.78%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-242.044| -274.389|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-241.954| -274.300|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-241.943| -274.289|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-241.257| -273.603|    98.78%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-241.170| -273.516|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-240.902| -273.247|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-240.871| -273.217|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-240.789| -273.135|    98.78%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-240.776| -273.122|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-240.700| -273.046|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -2.807|   -2.807|-240.378| -272.724|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-240.307| -272.653|    98.79%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-240.176| -272.522|    98.79%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-240.046| -272.392|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-239.352| -271.697|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-239.296| -271.641|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-239.219| -271.564|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.807|   -2.807|-239.097| -271.443|    98.78%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -2.807|   -2.807|-238.891| -271.237|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -2.807|   -2.807|-238.574| -270.919|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.807|   -2.807|-238.517| -270.863|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -2.807|   -2.807|-238.116| -270.462|    98.78%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-236.775| -269.121|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.807|   -2.807|-235.845| -268.191|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.807|   -2.807|-235.809| -268.155|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-235.757| -268.103|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -2.807|   -2.807|-235.739| -268.084|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-235.698| -268.044|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-235.274| -267.620|    98.78%|   0:00:01.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-235.217| -267.562|    98.78%|   0:00:00.0| 4471.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -2.807|   -2.807|-235.028| -267.374|    98.79%|   0:00:00.0| 4481.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-234.825| -267.171|    98.79%|   0:00:00.0| 4481.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-234.685| -267.031|    98.79%|   0:00:01.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-234.673| -267.019|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -2.807|   -2.807|-234.613| -266.958|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -2.807|   -2.807|-234.447| -266.793|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-234.372| -266.718|    98.80%|   0:00:01.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.807|   -2.807|-234.338| -266.684|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.807|   -2.807|-234.314| -266.660|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -2.807|   -2.807|-234.208| -266.554|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -2.807|   -2.807|-234.104| -266.450|    98.81%|   0:00:01.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.807|   -2.807|-233.953| -266.298|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.807|   -2.807|-233.866| -266.212|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.807|   -2.807|-233.824| -266.169|    98.80%|   0:00:00.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -2.807|   -2.807|-233.818| -266.164|    98.80%|   0:00:01.0| 4490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.807|   -2.807|-233.780| -266.126|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.807|   -2.807|-233.727| -266.073|    98.80%|   0:00:01.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.807|   -2.807|-233.717| -266.062|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -2.807|   -2.807|-233.706| -266.052|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -2.807|   -2.807|-233.645| -265.991|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.807|   -2.807|-233.618| -265.963|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.807|   -2.807|-233.617| -265.963|    98.80%|   0:00:01.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -2.807|   -2.807|-233.578| -265.924|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.807|   -2.807|-233.559| -265.904|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.807|   -2.807|-233.511| -265.857|    98.80%|   0:00:01.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.807|   -2.807|-233.450| -265.795|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.807|   -2.807|-233.435| -265.781|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.807|   -2.807|-233.410| -265.756|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.807|   -2.807|-233.386| -265.732|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -2.807|   -2.807|-233.357| -265.703|    98.80%|   0:00:01.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.807|   -2.807|-233.355| -265.701|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.807|   -2.807|-233.346| -265.692|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.807|   -2.807|-233.319| -265.665|    98.80%|   0:00:00.0| 4493.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.807|   -2.807|-233.288| -265.634|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -2.807|   -2.807|-233.242| -265.587|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -2.807|   -2.807|-233.232| -265.578|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.807|   -2.807|-233.217| -265.563|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.807|   -2.807|-232.897| -265.243|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.807|   -2.807|-232.740| -265.086|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.807|   -2.807|-232.322| -264.668|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.807|   -2.807|-231.310| -263.656|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.807|   -2.807|-231.293| -263.639|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -2.807|   -2.807|-231.273| -263.619|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -2.789|   -2.789|-231.007| -263.353|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.789|   -2.789|-230.537| -262.883|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.789|   -2.789|-230.496| -262.841|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.789|   -2.789|-230.000| -262.346|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -2.789|   -2.789|-229.992| -262.338|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -2.789|   -2.789|-228.818| -261.163|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -2.789|   -2.789|-227.206| -259.552|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -2.789|   -2.789|-225.549| -257.895|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -2.789|   -2.789|-225.484| -257.830|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -2.789|   -2.789|-224.052| -256.398|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -2.789|   -2.789|-222.894| -255.240|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -2.789|   -2.789|-220.877| -253.223|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.789|   -2.789|-220.832| -253.178|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.789|   -2.789|-220.821| -253.167|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__9_/D              |
|  -2.789|   -2.789|-219.948| -252.294|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -2.789|   -2.789|-216.728| -249.074|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__9_/D              |
|  -2.789|   -2.789|-216.629| -248.975|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_4_/DA              |
|  -2.789|   -2.789|-215.582| -247.928|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -2.789|   -2.789|-215.072| -247.418|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -2.789|   -2.789|-214.587| -246.933|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.789|   -2.789|-214.469| -246.814|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_6_/DB              |
|  -2.789|   -2.789|-214.115| -246.461|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_7_/DB              |
|  -2.789|   -2.789|-212.926| -245.272|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_4_/DB              |
|  -2.789|   -2.789|-209.163| -241.509|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_4_/DB              |
|  -2.789|   -2.789|-208.268| -240.614|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-205.610| -237.956|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-204.939| -237.285|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.789|   -2.789|-204.760| -237.105|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.789|   -2.789|-204.466| -236.812|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -2.789|   -2.789|-204.395| -236.740|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -2.789|   -2.789|-203.980| -236.326|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/D                       |
|  -2.789|   -2.789|-203.891| -236.237|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/D                       |
|  -2.789|   -2.789|-201.588| -233.934|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -2.789|   -2.789|-201.279| -233.625|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-199.454| -231.799|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -2.789|   -2.789|-198.983| -231.328|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-197.779| -230.125|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-197.035| -229.381|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-196.323| -228.668|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-195.794| -228.139|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -2.789|   -2.789|-195.587| -227.933|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -2.789|   -2.789|-194.844| -227.190|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -2.789|   -2.789|-194.798| -227.144|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-194.777| -227.122|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -2.789|   -2.789|-194.705| -227.051|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -2.789|   -2.789|-194.654| -227.000|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -2.789|   -2.789|-194.598| -226.943|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -2.789|   -2.789|-194.532| -226.878|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-193.990| -226.336|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -2.789|   -2.789|-193.663| -226.009|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -2.789|   -2.789|-193.658| -226.004|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-193.562| -225.908|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-193.457| -225.803|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -2.789|   -2.789|-192.986| -225.332|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-192.851| -225.197|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-192.769| -225.115|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-192.028| -224.374|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -2.789|   -2.789|-191.665| -224.011|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -2.789|   -2.789|-191.642| -223.988|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -2.789|   -2.789|-191.598| -223.944|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__9_/D               |
|  -2.789|   -2.789|-191.438| -223.784|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__9_/D               |
|  -2.789|   -2.789|-189.415| -221.761|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-188.956| -221.302|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-188.543| -220.889|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -2.789|   -2.789|-188.455| -220.801|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__4_/D               |
|  -2.789|   -2.789|-188.286| -220.632|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__4_/D               |
|  -2.789|   -2.789|-188.124| -220.469|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__4_/D               |
|  -2.789|   -2.789|-187.431| -219.777|    98.80%|   0:00:01.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -2.789|   -2.789|-187.255| -219.601|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -2.789|   -2.789|-187.064| -219.410|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-186.657| -219.003|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -2.789|   -2.789|-181.917| -214.263|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-181.896| -214.242|    98.80%|   0:00:00.0| 4496.2M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_3__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -2.789|   -2.789|-181.382| -213.728|    98.80%|   0:00:01.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -2.789|   -2.789|-180.881| -213.227|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -2.789|   -2.789|-179.971| -212.317|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -2.789|   -2.789|-179.775| -212.121|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -2.789|   -2.789|-179.570| -211.916|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -2.789|   -2.789|-179.555| -211.901|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-178.772| -211.118|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-178.743| -211.089|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -2.789|   -2.789|-178.613| -210.959|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -2.789|   -2.789|-178.249| -210.595|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -2.789|   -2.789|-178.196| -210.542|    98.80%|   0:00:01.0| 4515.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -2.789|   -2.789|-178.177| -210.523|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__10_/D             |
|  -2.789|   -2.789|-176.484| -208.830|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-176.465| -208.811|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-174.972| -207.317|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-174.957| -207.303|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -2.789|   -2.789|-174.482| -206.828|    98.80%|   0:00:01.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -2.789|   -2.789|-174.369| -206.715|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -2.789|   -2.789|-173.920| -206.266|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -2.789|   -2.789|-173.597| -205.943|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -2.789|   -2.789|-172.450| -204.796|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -2.789|   -2.789|-172.362| -204.708|    98.80%|   0:00:01.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-172.340| -204.686|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -2.789|   -2.789|-170.297| -202.643|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -2.789|   -2.789|-170.118| -202.464|    98.80%|   0:00:00.0| 4515.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__9_/D               |
|  -2.789|   -2.789|-169.497| -201.843|    98.80%|   0:00:01.0| 4534.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__8_/D               |
|  -2.789|   -2.789|-168.619| -200.965|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -2.789|   -2.789|-168.169| -200.514|    98.80%|   0:00:01.0| 4534.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__5_/D               |
|  -2.789|   -2.789|-167.863| -200.208|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__7_/D               |
|  -2.789|   -2.789|-167.185| -199.531|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -2.789|   -2.789|-167.142| -199.488|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__10_/D              |
|  -2.789|   -2.789|-166.021| -198.367|    98.80%|   0:00:01.0| 4534.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__9_/D               |
|  -2.789|   -2.789|-165.563| -197.909|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -2.789|   -2.789|-164.471| -196.817|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -2.789|   -2.789|-164.220| -196.566|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -2.789|   -2.789|-164.075| -196.421|    98.80%|   0:00:01.0| 4534.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -2.789|   -2.789|-163.359| -195.704|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -2.789|   -2.789|-163.337| -195.683|    98.80%|   0:00:00.0| 4534.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_shift_reg_1__7_/latch/E   |
|  -2.789|   -2.789|-162.409| -194.755|    98.80%|   0:00:00.0| 4496.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__0_/D               |
|  -2.789|   -2.789|-162.371| -194.717|    98.80%|   0:00:00.0| 4496.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__0_/D               |
|  -2.789|   -2.789|-160.742| -193.088|    98.80%|   0:00:01.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -2.789|   -2.789|-160.730| -193.076|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -2.789|   -2.789|-160.658| -193.003|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -2.789|   -2.789|-158.853| -191.199|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-158.836| -191.182|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-157.719| -190.065|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__10_/D              |
|  -2.789|   -2.789|-157.566| -189.911|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__10_/D              |
|  -2.789|   -2.789|-156.874| -189.220|    98.80%|   0:00:01.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.789|   -2.789|-156.852| -189.198|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.789|   -2.789|-156.802| -189.148|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.789|   -2.789|-156.503| -188.849|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-156.482| -188.827|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-156.480| -188.826|    98.80%|   0:00:01.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-156.045| -188.391|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-156.038| -188.383|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-155.667| -188.012|    98.80%|   0:00:01.0| 4515.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.789|   -2.789|-155.661| -188.007|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -2.789|   -2.789|-155.661| -188.007|    98.80%|   0:00:00.0| 4515.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:06 real=0:00:47.0 mem=4515.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:06 real=0:00:48.0 mem=4515.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.323| -32.346|
|reg2cgate |-0.895|  -4.490|
|reg2reg   |-2.789|-151.171|
|HEPG      |-2.789|-155.661|
|All Paths |-2.789|-188.007|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.895ns TNS -4.490ns; reg2reg* WNS -2.789ns TNS -151.171ns; HEPG WNS -2.789ns TNS -151.171ns; all paths WNS -2.789ns TNS -188.007ns; Real time 0:06:07
** GigaOpt Optimizer WNS Slack -2.789 TNS Slack -188.007 Density 98.80
*** Starting refinePlace (2:02:38 mem=4515.5M) ***
Total net bbox length = 9.301e+05 (3.036e+05 6.265e+05) (ext = 2.246e+04)
Density distribution unevenness ratio = 0.927%
Density distribution unevenness ratio = 4.328%
Move report: Timing Driven Placement moves 67327 insts, mean move: 12.15 um, max move: 326.60 um
	Max move on inst (normalizer_inst/FE_OCPC2443_sum_4): (378.20, 436.60) --> (397.00, 128.80)
	Runtime: CPU: 0:00:41.1 REAL: 0:00:12.0 MEM: 4569.6MB
Move report: Detail placement moves 66296 insts, mean move: 21.50 um, max move: 252.80 um
	Max move on inst (normalizer_inst/FE_OFC2228_n7552): (364.80, 220.60) --> (414.20, 17.20)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:06.0 MEM: 4569.6MB
Summary Report:
Instances move: 38010 (out of 38155 movable)
Instances flipped: 43
Mean displacement: 19.20 um
Max displacement: 479.20 um (Instance: normalizer_inst/FE_OCPC2481_sum_13) (370, 436.6) -> (424.4, 11.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 1.374e+06 (4.261e+05 9.479e+05) (ext = 2.377e+04)
Runtime: CPU: 0:00:49.9 REAL: 0:00:18.0 MEM: 4569.6MB
*** Finished refinePlace (2:03:28 mem=4569.6M) ***
Finished re-routing un-routed nets (0:00:01.3 4569.6M)


Density : 0.9880
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:03 real=0:00:23.0 mem=4569.6M) ***
** GigaOpt Optimizer WNS Slack -3.279 TNS Slack -475.369 Density 98.80
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.279|   -3.279|-442.979| -475.369|    98.80%|   0:00:01.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.008|   -3.008|-441.796| -474.186|    98.80%|   0:00:01.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.999|   -2.999|-441.620| -474.010|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.967|   -2.967|-441.286| -473.676|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.923|   -2.923|-440.857| -473.247|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.905|   -2.905|-440.766| -473.156|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.884|   -2.884|-440.744| -473.134|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.853|   -2.853|-440.616| -473.006|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.833|   -2.833|-440.523| -472.914|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.819|   -2.819|-440.223| -472.613|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.799|   -2.799|-440.202| -472.592|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.783|   -2.783|-439.713| -472.103|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.773|   -2.773|-439.600| -471.990|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.763|   -2.763|-438.933| -471.323|    98.80%|   0:00:01.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.754|   -2.754|-438.902| -471.292|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.746|   -2.746|-438.107| -470.497|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.734|   -2.734|-438.083| -470.473|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.724|   -2.724|-437.908| -470.298|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.724|   -2.724|-437.894| -470.284|    98.80%|   0:00:01.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.705|   -2.705|-437.870| -470.260|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.705|   -2.705|-437.853| -470.243|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.694|   -2.694|-437.809| -470.199|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.688|   -2.688|-437.689| -470.079|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.681|   -2.681|-437.684| -470.074|    98.80%|   0:00:01.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.675|   -2.675|-437.459| -469.849|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.670|   -2.670|-437.455| -469.845|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.670|   -2.670|-437.455| -469.845|    98.80%|   0:00:00.0| 4569.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:07.0 mem=4569.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:07.0 mem=4569.6M) ***
** GigaOpt Optimizer WNS Slack -2.670 TNS Slack -469.845 Density 98.80
*** Starting refinePlace (2:03:57 mem=4569.6M) ***
Total net bbox length = 1.373e+06 (4.260e+05 9.472e+05) (ext = 2.377e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4569.6MB
Summary Report:
Instances move: 0 (out of 38150 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.373e+06 (4.260e+05 9.472e+05) (ext = 2.377e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4569.6MB
*** Finished refinePlace (2:04:00 mem=4569.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4569.6M)


Density : 0.9880
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:02.0 mem=4569.6M) ***
** GigaOpt Optimizer WNS Slack -2.670 TNS Slack -469.845 Density 98.80
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.338| -33.142|
|reg2cgate |-1.084| -12.868|
|reg2reg   |-2.670|-424.586|
|HEPG      |-2.670|-437.455|
|All Paths |-2.670|-469.845|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 566 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:30 real=0:01:22 mem=4569.6M) ***

(I,S,L,T): WC_VIEW: 51.6779, 59.6784, 2.00392, 113.36
*** SetupOpt [finish] : cpu/real = 0:03:40.5/0:01:31.9 (2.4), totSession cpu/real = 2:04:01.4/0:35:42.8 (3.5), mem = 4360.1M
End: GigaOpt Optimization in TNS mode
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:02.4/0:35:43.8 (3.5), mem = 4180.1M
(I,S,L,T): WC_VIEW: 51.6779, 59.6784, 2.00392, 113.36
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.670  TNS Slack -469.845 Density 98.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.80%|        -|  -2.670|-469.845|   0:00:00.0| 4180.1M|
|    98.75%|       82|  -2.670|-469.542|   0:00:03.0| 4488.4M|
|    98.75%|        1|  -2.670|-469.542|   0:00:00.0| 4488.4M|
|    98.75%|      338|  -2.658|-469.121|   0:00:04.0| 4488.4M|
|    98.51%|      332|  -2.655|-467.920|   0:00:04.0| 4488.4M|
|    97.20%|     3688|  -2.597|-466.175|   0:00:19.0| 4507.5M|
|    97.13%|      141|  -2.597|-466.161|   0:00:01.0| 4507.5M|
|    97.12%|       10|  -2.597|-466.159|   0:00:01.0| 4507.5M|
|    97.12%|        0|  -2.597|-466.159|   0:00:00.0| 4507.5M|
|    97.12%|        2|  -2.597|-466.157|   0:00:01.0| 4507.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.597  TNS Slack -466.157 Density 97.12
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 219 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:30) (real = 0:00:35.0) **
*** Starting refinePlace (2:05:33 mem=4507.5M) ***
Total net bbox length = 1.360e+06 (4.240e+05 9.355e+05) (ext = 2.377e+04)
Move report: Detail placement moves 277 insts, mean move: 7.73 um, max move: 90.80 um
	Max move on inst (FILLER__2_1851): (225.80, 377.20) --> (296.80, 397.00)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4516.6MB
Summary Report:
Instances move: 84 (out of 37722 movable)
Instances flipped: 14
Mean displacement: 1.97 um
Max displacement: 6.60 um (Instance: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/U134) (249, 357.4) -> (252, 353.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.360e+06 (4.241e+05 9.356e+05) (ext = 2.377e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4516.6MB
*** Finished refinePlace (2:05:36 mem=4516.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4516.6M)


Density : 0.9712
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4516.6M) ***
(I,S,L,T): WC_VIEW: 49.2616, 56.8696, 1.9485, 108.08
*** AreaOpt [finish] : cpu/real = 0:01:35.4/0:00:37.9 (2.5), totSession cpu/real = 2:05:37.8/0:36:21.7 (3.5), mem = 4516.6M
End: Area Reclaim Optimization (cpu=0:01:36, real=0:00:38, mem=3970.67M, totSessionCpu=2:05:38).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4004.40 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4004.40 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 454  Num Prerouted Wires = 38694
[NR-eGR] Read numTotalNets=40011  numIgnoredNets=454
[NR-eGR] There are 103 clock nets ( 103 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39454 
[NR-eGR] Rule id: 1  Nets: 103 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 219 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.577780e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.33% V. EstWL: 2.686680e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39235 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.97% V. EstWL: 1.379354e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      2723( 3.01%)       537( 0.59%)       123( 0.14%)        11( 0.01%)   ( 3.75%) 
[NR-eGR]      M3  (3)       319( 0.35%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M4  (4)      1191( 1.43%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.43%) 
[NR-eGR]      M5  (5)        19( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)       515( 0.56%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]      M7  (7)        15( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             4805( 0.76%)       548( 0.09%)       123( 0.02%)        11( 0.00%)   ( 0.86%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.54% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.77% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.670000e+00um, number of vias: 125299
[NR-eGR]     M2  (2V) length: 3.285298e+05um, number of vias: 174642
[NR-eGR]     M3  (3H) length: 3.100446e+05um, number of vias: 39524
[NR-eGR]     M4  (4V) length: 2.705992e+05um, number of vias: 22638
[NR-eGR]     M5  (5H) length: 1.533599e+05um, number of vias: 11345
[NR-eGR]     M6  (6V) length: 3.381341e+05um, number of vias: 2032
[NR-eGR]     M7  (7H) length: 1.431580e+04um, number of vias: 2190
[NR-eGR]     M8  (8V) length: 6.353510e+04um, number of vias: 0
[NR-eGR] Total length: 1.478520e+06um, number of vias: 377670
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.096000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.41 sec, Real: 2.21 sec, Curr Mem: 3894.64 MB )
Extraction called for design 'dualcore' of instances=67602 and nets=40129 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3884.641M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         41.31 |         44.98 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 41.31, normalized total congestion hotspot area = 44.98 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   476.20    29.80   533.80    73.00 |       37.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   490.60    73.00   519.40   101.80 |        3.28   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   447.40    58.60   476.20    87.40 |        1.70   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   490.60     1.00   519.40    29.80 |        1.25   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   361.00    58.60   389.80    87.40 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3928.66)
Total number of fetched objects 40353
End delay calculation. (MEM=4299.66 CPU=0:00:05.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4299.66 CPU=0:00:08.0 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:56.0/0:36:29.5 (3.5), mem = 4267.7M
(I,S,L,T): WC_VIEW: 49.6669, 63.5826, 1.9485, 115.198
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   368|  1618|    -0.60|   355|   355|    -0.05|     0|     0|     0|     0|    -4.20|  -710.42|       0|       0|       0|  97.12|          |         |
|   122|   790|    -0.46|   126|   126|    -0.05|     0|     0|     0|     0|    -3.88|  -648.06|       0|       0|     217|  97.12| 0:00:01.0|  4556.9M|
|   117|   769|    -0.46|   122|   122|    -0.05|     0|     0|     0|     0|    -3.88|  -648.03|       0|       0|       5|  97.12| 0:00:00.0|  4556.9M|
|   117|   769|    -0.46|   122|   122|    -0.05|     0|     0|     0|     0|    -3.88|  -648.03|       0|       0|       0|  97.12| 0:00:00.0|  4556.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 144 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:15.0 real=0:00:02.0 mem=4557.0M) ***

*** Starting refinePlace (2:06:18 mem=4557.0M) ***
Total net bbox length = 1.360e+06 (4.241e+05 9.356e+05) (ext = 2.377e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4556.9MB
Summary Report:
Instances move: 0 (out of 37722 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.360e+06 (4.241e+05 9.356e+05) (ext = 2.377e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4556.9MB
*** Finished refinePlace (2:06:21 mem=4556.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4557.0M)


Density : 0.9712
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4557.0M) ***
(I,S,L,T): WC_VIEW: 49.591, 63.5184, 1.94966, 115.059
*** DrvOpt [finish] : cpu/real = 0:00:26.8/0:00:10.8 (2.5), totSession cpu/real = 2:06:22.8/0:36:40.3 (3.4), mem = 4349.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -2.597 -> -3.881 (bump = 1.284)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:23.2/0:36:40.7 (3.4), mem = 4349.0M
(I,S,L,T): WC_VIEW: 49.591, 63.5184, 1.94966, 115.059
*info: 557 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 454 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.881 TNS Slack -648.033 Density 97.12
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -29.713|
|reg2cgate |-0.995| -18.582|
|reg2reg   |-3.881|-600.232|
|HEPG      |-3.881|-618.814|
|All Paths |-3.881|-648.033|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.995ns TNS -18.582ns; reg2reg* WNS -3.881ns TNS -600.233ns; HEPG WNS -3.881ns TNS -600.233ns; all paths WNS -3.881ns TNS -648.034ns; Real time 0:07:46
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.881|   -3.881|-618.814| -648.033|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.717|   -3.717|-617.241| -646.459|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.678|   -3.678|-615.536| -644.755|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.622|   -3.622|-615.084| -644.303|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.603|   -3.603|-614.731| -643.949|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.558|   -3.558|-614.580| -643.799|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.544|   -3.544|-613.985| -643.204|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.510|   -3.510|-613.594| -642.813|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.501|   -3.501|-613.563| -642.782|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.491|   -3.491|-613.287| -642.505|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.477|   -3.477|-612.636| -641.855|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.468|   -3.468|-611.648| -640.867|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.445|   -3.445|-611.464| -640.682|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.409|   -3.409|-610.684| -639.903|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.397|   -3.397|-610.346| -639.565|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.379|   -3.379|-610.312| -639.530|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.340|   -3.340|-610.172| -639.391|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.321|   -3.321|-610.134| -639.352|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.306|   -3.306|-609.626| -638.845|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.288|   -3.288|-609.090| -638.308|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.210|   -3.210|-608.922| -638.141|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.202|   -3.202|-608.825| -638.043|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.183|   -3.183|-608.452| -637.670|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.175|   -3.175|-607.904| -637.123|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.165|   -3.165|-607.510| -636.729|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.140|   -3.140|-607.457| -636.676|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.120|   -3.120|-606.426| -635.644|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.111|   -3.111|-606.400| -635.619|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.102|   -3.102|-605.753| -634.971|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.094|   -3.094|-605.074| -634.293|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.083|   -3.083|-604.140| -633.359|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.068|   -3.068|-604.123| -633.341|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.059|   -3.059|-603.946| -633.164|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.048|   -3.048|-603.877| -633.096|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.027|   -3.027|-603.524| -632.743|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.018|   -3.018|-603.414| -632.633|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.006|   -3.006|-603.068| -632.286|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.994|   -2.994|-603.007| -632.225|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.982|   -2.982|-602.760| -631.979|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.965|   -2.965|-602.737| -631.956|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.929|   -2.929|-601.614| -630.832|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.916|   -2.916|-601.553| -630.772|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.906|   -2.906|-600.945| -630.163|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.895|   -2.895|-600.627| -629.846|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.886|   -2.886|-600.520| -629.739|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.868|   -2.868|-600.173| -629.392|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.861|   -2.861|-600.090| -629.309|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.852|   -2.852|-598.943| -628.161|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.839|   -2.839|-598.778| -627.996|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.831|   -2.831|-598.742| -627.961|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.823|   -2.823|-598.625| -627.844|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.804|   -2.804|-598.457| -627.676|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.789|   -2.789|-598.300| -627.518|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.777|   -2.777|-598.241| -627.459|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.769|   -2.769|-598.219| -627.437|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.760|   -2.760|-598.166| -627.384|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.746|   -2.746|-598.014| -627.233|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.727|   -2.727|-597.887| -627.106|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.708|   -2.708|-597.166| -626.385|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.694|   -2.694|-597.117| -626.335|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.686|   -2.686|-596.324| -625.542|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.674|   -2.674|-595.747| -624.966|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.661|   -2.661|-595.637| -624.855|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.653|   -2.653|-595.483| -624.702|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.631|   -2.631|-595.454| -624.672|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.623|   -2.623|-595.267| -624.486|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.607|   -2.607|-594.916| -624.135|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.599|   -2.599|-594.339| -623.557|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.590|   -2.590|-594.206| -623.425|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.582|   -2.582|-593.710| -622.928|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.565|   -2.565|-593.142| -622.361|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.558|   -2.558|-593.018| -622.236|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.542|   -2.542|-592.906| -622.125|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.525|   -2.525|-592.852| -622.071|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.514|   -2.514|-592.719| -621.937|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.505|   -2.505|-592.658| -621.877|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.498|   -2.498|-592.368| -621.587|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.489|   -2.489|-592.221| -621.439|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.477|   -2.477|-592.208| -621.427|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.466|   -2.466|-591.589| -620.807|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.455|   -2.455|-591.215| -620.434|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.445|   -2.445|-591.090| -620.309|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.432|   -2.432|-590.796| -620.015|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.423|   -2.423|-590.440| -619.659|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.415|   -2.415|-590.407| -619.626|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.405|   -2.405|-590.162| -619.381|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.397|   -2.397|-589.901| -619.120|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.386|   -2.386|-589.613| -618.832|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.376|   -2.376|-589.131| -618.350|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.365|   -2.365|-588.945| -618.164|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.352|   -2.352|-588.786| -618.004|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.340|   -2.340|-588.237| -617.455|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.326|   -2.326|-588.111| -617.330|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.318|   -2.318|-587.633| -616.852|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.308|   -2.308|-587.593| -616.812|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.297|   -2.297|-587.463| -616.681|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.281|   -2.281|-587.332| -616.550|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.272|   -2.272|-587.042| -616.261|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.261|   -2.261|-586.988| -616.207|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.253|   -2.253|-586.794| -616.013|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.246|   -2.246|-586.380| -615.599|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.235|   -2.235|-586.065| -615.284|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.225|   -2.225|-585.633| -614.851|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.215|   -2.215|-585.497| -614.715|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.205|   -2.205|-584.586| -613.805|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.197|   -2.197|-584.391| -613.610|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.189|   -2.195|-584.211| -613.429|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.181|   -2.195|-584.198| -613.416|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.173|   -2.195|-583.835| -613.054|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.163|   -2.195|-583.588| -612.807|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.154|   -2.195|-583.406| -612.625|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.138|   -2.195|-583.291| -612.510|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.131|   -2.195|-582.966| -612.185|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.121|   -2.195|-582.439| -611.658|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.195|-582.284| -611.503|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.104|   -2.195|-581.964| -611.183|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.093|   -2.195|-581.785| -611.003|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.085|   -2.195|-581.344| -610.562|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.077|   -2.195|-581.304| -610.522|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.069|   -2.195|-581.171| -610.389|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.061|   -2.195|-581.049| -610.267|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.050|   -2.195|-580.851| -610.069|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.042|   -2.195|-580.380| -609.599|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.033|   -2.195|-580.029| -609.248|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.025|   -2.195|-579.842| -609.060|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.016|   -2.195|-579.479| -608.697|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.004|   -2.195|-579.297| -608.515|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.997|   -2.195|-578.707| -607.926|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.982|   -2.195|-578.477| -607.695|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.971|   -2.195|-578.440| -607.659|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.959|   -2.195|-578.066| -607.285|    97.12%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.946|   -2.195|-577.638| -606.857|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.938|   -2.195|-577.451| -606.670|    97.12%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.927|   -2.195|-577.209| -606.427|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.918|   -2.195|-577.097| -606.316|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.908|   -2.195|-576.858| -606.076|    97.13%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.899|   -2.195|-576.584| -605.802|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.890|   -2.195|-576.330| -605.549|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.882|   -2.195|-576.253| -605.472|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.874|   -2.195|-576.147| -605.366|    97.13%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.866|   -2.195|-576.021| -605.240|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.858|   -2.195|-575.748| -604.967|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.848|   -2.195|-575.613| -604.831|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.840|   -2.195|-575.242| -604.461|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.832|   -2.195|-575.014| -604.233|    97.13%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.831|   -2.195|-574.979| -604.197|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.823|   -2.195|-574.965| -604.184|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.814|   -2.195|-574.890| -604.108|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.807|   -2.195|-574.711| -603.930|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.799|   -2.195|-574.541| -603.760|    97.13%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.790|   -2.195|-574.234| -603.453|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.783|   -2.195|-574.020| -603.239|    97.13%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.773|   -2.195|-573.834| -603.053|    97.14%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.766|   -2.195|-573.673| -602.891|    97.14%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.757|   -2.195|-573.563| -602.781|    97.14%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.749|   -2.195|-573.141| -602.359|    97.14%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.740|   -2.195|-572.740| -601.959|    97.14%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.730|   -2.195|-572.557| -601.775|    97.14%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.723|   -2.195|-572.549| -601.768|    97.14%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.714|   -2.195|-572.291| -601.509|    97.14%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.708|   -2.195|-571.948| -601.166|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.697|   -2.195|-571.762| -600.981|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.689|   -2.195|-571.654| -600.872|    97.15%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.680|   -2.195|-571.476| -600.694|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.672|   -2.195|-571.425| -600.644|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.664|   -2.195|-571.094| -600.313|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.656|   -2.195|-570.978| -600.197|    97.15%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.648|   -2.195|-570.797| -600.015|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.641|   -2.195|-570.665| -599.884|    97.15%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.633|   -2.195|-570.477| -599.696|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.625|   -2.195|-570.143| -599.361|    97.16%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.617|   -2.195|-569.974| -599.193|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.609|   -2.195|-569.887| -599.105|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.602|   -2.195|-569.822| -599.041|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.594|   -2.195|-569.694| -598.913|    97.16%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.585|   -2.195|-569.463| -598.681|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -2.195|-569.419| -598.637|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.570|   -2.195|-569.273| -598.492|    97.16%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.555|   -2.195|-569.069| -598.287|    97.16%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.547|   -2.195|-568.994| -598.212|    97.17%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.539|   -2.195|-568.869| -598.088|    97.17%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.531|   -2.195|-568.781| -598.000|    97.17%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.523|   -2.195|-568.515| -597.734|    97.17%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.515|   -2.195|-568.295| -597.513|    97.17%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.507|   -2.195|-568.128| -597.346|    97.17%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.500|   -2.195|-567.996| -597.214|    97.17%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.492|   -2.195|-567.780| -596.998|    97.17%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.485|   -2.195|-567.643| -596.862|    97.18%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.477|   -2.195|-567.312| -596.530|    97.18%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.470|   -2.195|-567.150| -596.369|    97.18%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.461|   -2.195|-567.073| -596.291|    97.18%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.454|   -2.195|-566.769| -595.987|    97.18%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.447|   -2.195|-566.570| -595.789|    97.18%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.439|   -2.195|-566.527| -595.745|    97.18%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.434|   -2.195|-566.374| -595.592|    97.18%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.434|   -2.195|-566.351| -595.569|    97.18%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.426|   -2.195|-566.293| -595.512|    97.18%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.419|   -2.195|-566.120| -595.338|    97.19%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.419|   -2.195|-565.954| -595.173|    97.19%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.411|   -2.195|-565.898| -595.116|    97.19%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.403|   -2.195|-565.828| -595.047|    97.19%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.400|   -2.195|-565.545| -594.764|    97.19%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.395|   -2.195|-565.446| -594.664|    97.19%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.387|   -2.195|-565.179| -594.398|    97.19%|   0:00:01.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.379|   -2.195|-564.944| -594.163|    97.19%|   0:00:00.0| 4556.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.373|   -2.195|-564.713| -593.931|    97.19%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.373|   -2.195|-564.689| -593.907|    97.20%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.365|   -2.195|-564.554| -593.773|    97.20%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.361|   -2.195|-564.405| -593.624|    97.20%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.361|   -2.195|-564.366| -593.584|    97.20%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.352|   -2.195|-564.337| -593.556|    97.20%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.345|   -2.195|-564.042| -593.261|    97.20%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.342|   -2.195|-563.899| -593.117|    97.20%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.342|   -2.195|-563.888| -593.106|    97.20%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.334|   -2.195|-563.818| -593.037|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.330|   -2.195|-563.647| -592.866|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.330|   -2.195|-563.583| -592.801|    97.21%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.327|   -2.195|-563.566| -592.784|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.327|   -2.195|-563.538| -592.757|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.319|   -2.195|-563.485| -592.703|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.315|   -2.195|-563.413| -592.632|    97.21%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.315|   -2.195|-563.310| -592.529|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.310|   -2.195|-563.289| -592.508|    97.21%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.303|   -2.195|-563.198| -592.417|    97.22%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.303|   -2.195|-562.951| -592.170|    97.22%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.295|   -2.195|-562.933| -592.151|    97.22%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.292|   -2.195|-562.817| -592.036|    97.22%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.292|   -2.195|-562.713| -591.932|    97.22%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.285|   -2.195|-562.610| -591.828|    97.22%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.279|   -2.195|-562.578| -591.797|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.279|   -2.195|-562.547| -591.765|    97.23%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.272|   -2.195|-562.491| -591.709|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.270|   -2.195|-562.309| -591.528|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-562.299| -591.517|    97.23%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-562.299| -591.517|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:19 real=0:00:50.0 mem=4550.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.195|   -2.195| -29.713| -591.517|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.195|   -2.195| -29.713| -591.517|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4550.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:19 real=0:00:50.0 mem=4550.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -29.713|
|reg2cgate |-0.995| -18.582|
|reg2reg   |-1.270|-543.717|
|HEPG      |-1.270|-562.299|
|All Paths |-2.195|-591.517|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.995ns TNS -18.582ns; reg2reg* WNS -1.270ns TNS -543.717ns; HEPG WNS -1.270ns TNS -543.717ns; all paths WNS -2.195ns TNS -591.518ns; Real time 0:08:38
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -591.517 Density 97.23
*** Starting refinePlace (2:08:52 mem=4551.0M) ***
Total net bbox length = 1.249e+06 (4.160e+05 8.335e+05) (ext = 2.377e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4550.9MB
Summary Report:
Instances move: 0 (out of 37719 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.249e+06 (4.160e+05 8.335e+05) (ext = 2.377e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4550.9MB
*** Finished refinePlace (2:08:55 mem=4550.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4551.0M)


Density : 0.9723
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4551.0M) ***
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -591.519 Density 97.23
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -29.713|
|reg2cgate |-0.995| -18.582|
|reg2reg   |-1.270|-543.718|
|HEPG      |-1.270|-562.301|
|All Paths |-2.195|-591.519|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:25 real=0:00:55.0 mem=4551.0M) ***

(I,S,L,T): WC_VIEW: 49.5422, 55.9331, 1.95647, 107.432
*** SetupOpt [finish] : cpu/real = 0:02:33.6/0:01:03.2 (2.4), totSession cpu/real = 2:08:56.9/0:37:43.9 (3.4), mem = 4343.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -2.597 -> -1.319 (bump = -1.278)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -466.193 -> -591.519
Begin: GigaOpt TNS recovery
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:57.6/0:37:44.6 (3.4), mem = 4343.0M
(I,S,L,T): WC_VIEW: 49.5422, 55.9331, 1.95647, 107.432
*info: 557 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 454 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -591.519 Density 97.23
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -29.713|
|reg2cgate |-0.995| -18.582|
|reg2reg   |-1.270|-543.718|
|HEPG      |-1.270|-562.301|
|All Paths |-2.195|-591.519|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.995ns TNS -18.582ns; reg2reg* WNS -1.270ns TNS -543.719ns; HEPG WNS -1.270ns TNS -543.719ns; all paths WNS -2.195ns TNS -591.519ns; Real time 0:08:51
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.270|   -2.195|-562.301| -591.519|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-561.939| -591.158|    97.23%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-561.932| -591.151|    97.23%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-561.910| -591.129|    97.23%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-561.857| -591.075|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-561.855| -591.074|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-561.723| -590.941|    97.24%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.270|   -2.195|-561.716| -590.935|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.270|   -2.195|-561.636| -590.854|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.270|   -2.195|-561.458| -590.677|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.270|   -2.195|-561.299| -590.517|    97.24%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.270|   -2.195|-561.149| -590.368|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.270|   -2.195|-561.078| -590.297|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.270|   -2.195|-561.056| -590.274|    97.24%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.270|   -2.195|-560.826| -590.045|    97.25%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.270|   -2.195|-560.748| -589.966|    97.25%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.270|   -2.195|-560.661| -589.880|    97.25%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.270|   -2.195|-560.629| -589.847|    97.25%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.270|   -2.195|-560.620| -589.838|    97.25%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.270|   -2.195|-560.573| -589.792|    97.25%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-560.527| -589.746|    97.25%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.351| -589.570|    97.25%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.309| -589.527|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.235| -589.453|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.094| -589.312|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.073| -589.291|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.056| -589.275|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-560.040| -589.258|    97.26%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.270|   -2.195|-559.815| -589.034|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.753| -588.971|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.742| -588.961|    97.26%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.727| -588.946|    97.27%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.709| -588.928|    97.27%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.676| -588.894|    97.27%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.627| -588.846|    97.27%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.607| -588.825|    97.27%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -2.195|-559.477| -588.695|    97.27%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.270|   -2.195|-559.424| -588.643|    97.27%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.270|   -2.195|-559.395| -588.613|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.270|   -2.195|-559.383| -588.601|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.270|   -2.195|-558.427| -587.646|    97.28%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.270|   -2.195|-557.835| -587.053|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-557.828| -587.046|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-557.820| -587.039|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-557.810| -587.029|    97.28%|   0:00:01.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.270|   -2.195|-557.802| -587.021|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.270|   -2.195|-557.784| -587.003|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.270|   -2.195|-557.633| -586.851|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.270|   -2.195|-556.821| -586.040|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.270|   -2.195|-555.957| -585.176|    97.28%|   0:00:01.0| 4550.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.270|   -2.195|-555.469| -584.687|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.270|   -2.195|-555.200| -584.418|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.270|   -2.195|-555.021| -584.240|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.270|   -2.195|-554.858| -584.077|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.270|   -2.195|-553.642| -582.860|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.270|   -2.195|-552.638| -581.857|    97.28%|   0:00:00.0| 4550.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.270|   -2.195|-551.369| -580.588|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.270|   -2.195|-550.943| -580.162|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.270|   -2.195|-550.040| -579.258|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.270|   -2.195|-549.321| -578.540|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.270|   -2.195|-548.407| -577.625|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.270|   -2.195|-548.325| -577.544|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.270|   -2.195|-548.026| -577.245|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.270|   -2.195|-547.477| -576.695|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.270|   -2.195|-547.305| -576.524|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.270|   -2.195|-546.511| -575.729|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.270|   -2.195|-546.429| -575.648|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.270|   -2.195|-545.196| -574.415|    97.28%|   0:00:01.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.270|   -2.195|-544.876| -574.095|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.270|   -2.195|-544.344| -573.563|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.270|   -2.195|-544.292| -573.510|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.270|   -2.195|-543.131| -572.350|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.270|   -2.195|-542.857| -572.076|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.270|   -2.195|-542.815| -572.034|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.270|   -2.195|-541.400| -570.618|    97.28%|   0:00:01.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.270|   -2.195|-541.240| -570.459|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.270|   -2.195|-540.332| -569.551|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.270|   -2.195|-540.307| -569.526|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.270|   -2.195|-539.711| -568.929|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.270|   -2.195|-538.569| -567.787|    97.28%|   0:00:01.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.270|   -2.195|-538.508| -567.726|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.270|   -2.195|-537.338| -566.557|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.270|   -2.195|-536.831| -566.050|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.270|   -2.195|-536.689| -565.907|    97.28%|   0:00:01.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.270|   -2.195|-536.576| -565.795|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.270|   -2.195|-535.759| -564.978|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.270|   -2.195|-534.754| -563.973|    97.28%|   0:00:01.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.270|   -2.195|-534.406| -563.624|    97.28%|   0:00:00.0| 4544.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.270|   -2.195|-533.367| -562.585|    97.28%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-533.352| -562.571|    97.28%|   0:00:01.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-532.613| -561.831|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.270|   -2.195|-532.555| -561.774|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.270|   -2.195|-532.367| -561.586|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.270|   -2.195|-532.354| -561.573|    97.29%|   0:00:01.0| 4564.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.270|   -2.195|-531.428| -560.647|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.270|   -2.195|-531.419| -560.637|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.270|   -2.195|-531.416| -560.635|    97.29%|   0:00:01.0| 4564.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.270|   -2.195|-530.395| -559.614|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__10_/D              |
|  -1.270|   -2.195|-529.997| -559.215|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__9_/D               |
|  -1.270|   -2.195|-529.648| -558.866|    97.29%|   0:00:01.0| 4564.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__2_/D               |
|  -1.270|   -2.195|-528.798| -558.016|    97.29%|   0:00:00.0| 4564.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__4__1_/D               |
|  -1.270|   -2.195|-528.329| -557.547|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.270|   -2.195|-527.956| -557.175|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-527.387| -556.605|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.270|   -2.195|-527.344| -556.562|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.270|   -2.195|-527.262| -556.481|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.270|   -2.195|-526.645| -555.864|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__2_/D               |
|  -1.270|   -2.195|-526.252| -555.471|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.270|   -2.195|-525.635| -554.853|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.270|   -2.195|-525.089| -554.308|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.270|   -2.195|-524.391| -553.610|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.270|   -2.195|-523.862| -553.081|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.270|   -2.195|-522.746| -551.965|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.270|   -2.195|-522.686| -551.904|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.270|   -2.195|-522.175| -551.393|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__3_/D               |
|  -1.270|   -2.195|-522.143| -551.361|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__3_/D               |
|  -1.270|   -2.195|-521.327| -550.546|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.270|   -2.195|-520.535| -549.753|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.270|   -2.195|-520.432| -549.651|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.270|   -2.195|-518.914| -548.133|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.270|   -2.195|-518.912| -548.131|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.270|   -2.195|-518.708| -547.927|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.270|   -2.195|-518.007| -547.225|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.270|   -2.195|-517.964| -547.183|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.270|   -2.195|-517.552| -546.771|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory15_reg_47_/D    |
|  -1.270|   -2.195|-517.487| -546.705|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory15_reg_47_/D    |
|  -1.270|   -2.195|-517.018| -546.237|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_47_/D    |
|  -1.270|   -2.195|-516.472| -545.691|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.270|   -2.195|-516.463| -545.681|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.270|   -2.195|-516.037| -545.256|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_44_/D    |
|  -1.270|   -2.195|-515.729| -544.948|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.270|   -2.195|-514.926| -544.144|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_3_/D                          |
|  -1.270|   -2.195|-514.925| -544.144|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_3_/D                          |
|  -1.270|   -2.195|-514.565| -543.783|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.270|   -2.195|-514.214| -543.433|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory15_reg_45_/D    |
|  -1.270|   -2.195|-513.344| -542.562|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_2_/D                          |
|  -1.270|   -2.195|-512.841| -542.060|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory0_reg_54_/D     |
|  -1.270|   -2.195|-512.556| -541.815|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.270|   -2.195|-511.700| -540.958|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory9_reg_79_/D     |
|  -1.270|   -2.195|-511.415| -540.674|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory9_reg_78_/D     |
|  -1.270|   -2.195|-510.657| -539.949|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.270|   -2.195|-510.575| -539.867|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.270|   -2.195|-509.893| -539.185|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.270|   -2.195|-509.878| -539.171|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.270|   -2.195|-509.560| -538.852|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory7_reg_76_/D     |
|  -1.270|   -2.195|-508.928| -538.221|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.270|   -2.195|-508.470| -537.762|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory1_reg_15_/D     |
|  -1.270|   -2.195|-508.339| -537.631|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory1_reg_15_/D     |
|  -1.270|   -2.195|-507.387| -536.709|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory14_reg_80_/D    |
|  -1.270|   -2.195|-506.104| -535.393|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory10_reg_80_/D    |
|  -1.270|   -2.195|-504.851| -534.140|    97.29%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_16_/D    |
|  -1.270|   -2.195|-504.505| -533.794|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory6_reg_41_/D     |
|  -1.270|   -2.195|-504.486| -533.774|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory6_reg_41_/D     |
|  -1.270|   -2.195|-504.341| -533.577|    97.29%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory6_reg_4_/D      |
|  -1.270|   -2.195|-504.323| -533.559|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory6_reg_4_/D      |
|  -1.270|   -2.195|-504.260| -533.496|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_58_/D    |
|  -1.270|   -2.195|-504.259| -533.495|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_58_/D    |
|  -1.270|   -2.195|-504.259| -533.495|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:37 real=0:00:38.0 mem=4564.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.195|   -2.195| -29.248| -533.495|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.195|   -2.195| -29.131| -533.378|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -2.195|   -2.195| -28.937| -533.184|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -2.195|   -2.195| -28.892| -533.139|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.195|   -2.195| -28.871| -533.117|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.195|   -2.195| -28.859| -533.105|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.195|   -2.195| -28.856| -533.102|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_10_/D           |
|  -2.195|   -2.195| -28.692| -532.938|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
|  -2.195|   -2.195| -28.675| -532.922|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
|  -2.195|   -2.195| -28.675| -532.922|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=4564.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:00:39.0 mem=4564.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -28.675|
|reg2cgate |-0.964| -14.068|
|reg2reg   |-1.270|-490.191|
|HEPG      |-1.270|-504.259|
|All Paths |-2.195|-532.922|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.964ns TNS -14.068ns; reg2reg* WNS -1.270ns TNS -490.190ns; HEPG WNS -1.270ns TNS -490.190ns; all paths WNS -2.195ns TNS -532.921ns; Real time 0:09:31
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -532.922 Density 97.30
*** Starting refinePlace (2:10:46 mem=4564.1M) ***
Total net bbox length = 1.250e+06 (4.161e+05 8.335e+05) (ext = 2.378e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4564.1MB
Summary Report:
Instances move: 0 (out of 37709 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.250e+06 (4.161e+05 8.335e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4564.1MB
*** Finished refinePlace (2:10:49 mem=4564.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4564.1M)


Density : 0.9730
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:02.0 mem=4564.1M) ***
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -532.929 Density 97.30
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -28.675|
|reg2cgate |-0.964| -14.068|
|reg2reg   |-1.270|-490.198|
|HEPG      |-1.270|-504.265|
|All Paths |-2.195|-532.929|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:44 real=0:00:44.0 mem=4564.1M) ***

(I,S,L,T): WC_VIEW: 49.6671, 56.0474, 1.96331, 107.678
*** SetupOpt [finish] : cpu/real = 0:01:52.9/0:00:52.1 (2.2), totSession cpu/real = 2:10:50.4/0:38:36.7 (3.4), mem = 4356.1M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 3.108%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:50.7/0:38:36.9 (3.4), mem = 4356.1M
(I,S,L,T): WC_VIEW: 49.6671, 56.0474, 1.96331, 107.678
*info: 557 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
*info: 454 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -532.929 Density 97.30
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -28.675|
|reg2cgate |-0.964| -14.068|
|reg2reg   |-1.270|-490.198|
|HEPG      |-1.270|-504.265|
|All Paths |-2.195|-532.929|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.964ns TNS -14.068ns; reg2reg* WNS -1.270ns TNS -490.197ns; HEPG WNS -1.270ns TNS -490.197ns; all paths WNS -2.195ns TNS -532.928ns; Real time 0:09:43
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.270|   -2.195|-504.265| -532.929|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.270|   -2.195|-504.266| -532.929|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.270|   -2.195|-504.266| -532.929|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.270|   -2.195|-504.266| -532.929|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.270|   -2.195|-504.105| -532.768|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.270|   -2.195|-504.084| -532.748|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.270|   -2.195|-504.084| -532.748|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.270|   -2.195|-504.047| -532.710|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.270|   -2.195|-503.806| -532.469|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.270|   -2.195|-503.808| -532.471|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__8_/D               |
|  -1.270|   -2.195|-503.806| -532.469|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_2_/D                                 |
|  -1.270|   -2.195|-503.772| -532.435|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory5_reg_48_/D     |
|  -1.270|   -2.195|-503.740| -532.404|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory14_reg_52_/D    |
|  -1.270|   -2.195|-503.630| -532.294|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory8_reg_49_/D     |
|  -1.270|   -2.195|-503.496| -532.159|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_76_/D    |
|  -1.270|   -2.195|-503.460| -532.123|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory11_reg_56_/D    |
|  -1.270|   -2.195|-503.431| -532.094|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory2_reg_81_/D     |
|  -1.270|   -2.195|-503.393| -532.056|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory6_reg_32_/D     |
|  -1.270|   -2.195|-503.367| -532.030|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory6_reg_32_/D     |
|  -1.270|   -2.195|-503.393| -532.056|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory1_reg_74_/D     |
|  -1.270|   -2.195|-503.367| -532.030|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory1_reg_74_/D     |
|  -1.270|   -2.195|-503.367| -532.030|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory3_reg_20_/D     |
|  -1.270|   -2.195|-503.367| -532.030|    97.30%|   0:00:01.0| 4564.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:07.0 mem=4564.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.195|   -2.195| -28.675| -532.030|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.195|   -2.195| -28.675| -532.030|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.195|   -2.195| -28.675| -532.030|    97.30%|   0:00:00.0| 4564.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4564.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:07.0 mem=4564.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -28.675|
|reg2cgate |-0.964| -13.697|
|reg2reg   |-1.270|-489.669|
|HEPG      |-1.270|-503.367|
|All Paths |-2.195|-532.030|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.964ns TNS -13.697ns; reg2reg* WNS -1.270ns TNS -489.669ns; HEPG WNS -1.270ns TNS -489.669ns; all paths WNS -2.195ns TNS -532.029ns; Real time 0:09:51
** GigaOpt Optimizer WNS Slack -2.195 TNS Slack -532.030 Density 97.30
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.195| -28.675|
|reg2cgate |-0.964| -13.697|
|reg2reg   |-1.270|-489.669|
|HEPG      |-1.270|-503.367|
|All Paths |-2.195|-532.030|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.6 real=0:00:09.0 mem=4564.1M) ***

(I,S,L,T): WC_VIEW: 49.6675, 56.048, 1.96337, 107.679
*** SetupOpt [finish] : cpu/real = 0:00:20.2/0:00:16.6 (1.2), totSession cpu/real = 2:11:10.9/0:38:53.5 (3.4), mem = 4356.1M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:18:44, real = 0:08:00, mem = 3246.0M, totSessionCpu=2:11:13 **
**optDesign ... cpu = 0:18:44, real = 0:08:00, mem = 3244.0M, totSessionCpu=2:11:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=3961.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3961.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4041.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4041.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.195  | -1.270  | -0.964  | -2.195  |
|           TNS (ns):|-532.029 |-489.669 | -13.697 | -28.675 |
|    Violating Paths:|  2650   |  2569   |   56    |   26    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.036   |     28 (28)      |
|   max_tran     |     17 (139)     |   -0.313   |     17 (139)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.973%
       (97.300% with Fillers)
Routing Overflow: 0.02% H and 0.77% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4041.1M
Info: 454 nets with fixed/cover wires excluded.
Info: 557 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3272.21MB/5297.46MB/3662.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3272.21MB/5297.46MB/3662.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3272.21MB/5297.46MB/3662.72MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT)
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 10%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 20%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 30%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 40%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 50%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 60%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 70%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 80%
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT): 90%

Finished Levelizing
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT)

Starting Activity Propagation
2023-Mar-23 04:01:48 (2023-Mar-23 11:01:48 GMT)
2023-Mar-23 04:01:49 (2023-Mar-23 11:01:49 GMT): 10%
2023-Mar-23 04:01:49 (2023-Mar-23 11:01:49 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:01:49 (2023-Mar-23 11:01:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3273.67MB/5297.46MB/3662.72MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 04:01:49 (2023-Mar-23 11:01:49 GMT)
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 10%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 20%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 30%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 40%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 50%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 60%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 70%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 80%
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT): 90%

Finished Calculating power
2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3277.98MB/5354.22MB/3662.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3277.98MB/5354.22MB/3662.72MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=3277.98MB/5354.22MB/3662.72MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3277.98MB/5354.22MB/3662.72MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 04:01:51 (2023-Mar-23 11:01:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.57519093 	   45.0592%
Total Switching Power:      59.59087041 	   53.0916%
Total Leakage Power:         2.07565500 	    1.8493%
Total Power:               112.24171620
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.35       4.442      0.5807       28.38       25.28
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.708e-05
Physical-Only                          0           0       0.662       0.662      0.5898
Combinational                      24.34        51.7      0.7773       76.81       68.44
Clock (Combinational)              1.627       2.649     0.02798       4.303       3.834
Clock (Sequential)                 1.255      0.8025     0.02766       2.085       1.858
-----------------------------------------------------------------------------------------
Total                              50.58       59.59       2.076       112.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.58       59.59       2.076       112.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.11       1.487     0.02556       2.623       2.337
clk1                               1.772       1.964     0.03009       3.766       3.355
-----------------------------------------------------------------------------------------
Total                              2.882       3.451     0.05564       6.389       5.692
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4235_CTS_17 (BUFFD12):           0.1242
*              Highest Leakage Power: normalizer_inst/FE_RC_30_0 (ND3D8):        0.0003025
*                Total Cap:      3.73917e-10 F
*                Total instances in design: 67589
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29430
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3289.05MB/5354.22MB/3662.72MB)


Phase 1 finished in (cpu = 0:00:05.7) (real = 0:00:01.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 557 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:09.3) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 49.6736, 56.1274, 1.96184, 107.763
*** PowerOpt [finish] : cpu/real = 0:00:09.3/0:00:04.4 (2.1), totSession cpu/real = 2:11:31.6/0:39:06.3 (3.4), mem = 4592.7M
Finished Timing Update in (cpu = 0:00:09.6) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 47 and inserted 80 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:12:51 mem=4601.1M) ***
Total net bbox length = 1.252e+06 (4.177e+05 8.348e+05) (ext = 2.378e+04)
Move report: Detail placement moves 1609 insts, mean move: 15.14 um, max move: 106.60 um
	Max move on inst (FILLER__5_4514): (304.40, 163.00) --> (223.00, 188.20)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4625.4MB
Summary Report:
Instances move: 506 (out of 37807 movable)
Instances flipped: 0
Mean displacement: 8.33 um
Max displacement: 42.80 um (Instance: core2_inst/psum_mem_instance/FE_USKC4317_CTS_13) (319.2, 148.6) -> (296.2, 168.4)
	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.256e+06 (4.193e+05 8.371e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4625.4MB
*** Finished refinePlace (2:12:54 mem=4625.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4625.4M)


Density : 0.9739
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4625.4M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:06.7/0:40:10.4 (3.3), mem = 4776.5M
(I,S,L,T): WC_VIEW: 49.6794, 56.1637, 1.96242, 107.806
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -454.782 Density 97.39
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.189|
|reg2cgate |-0.957| -14.992|
|reg2reg   |-1.271|-405.623|
|HEPG      |-1.271|-420.615|
|All Paths |-2.703|-454.782|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.992ns; reg2reg* WNS -1.271ns TNS -405.622ns; HEPG WNS -1.271ns TNS -405.622ns; all paths WNS -2.703ns TNS -454.781ns; Real time 0:11:16
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.271|   -2.703|-420.615| -454.782|    97.39%|   0:00:00.0| 4976.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (2:13:18 mem=4816.2M) ***
Total net bbox length = 1.256e+06 (4.193e+05 8.371e+05) (ext = 2.378e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4816.2MB
Summary Report:
Instances move: 0 (out of 37807 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.256e+06 (4.193e+05 8.371e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4816.2MB
*** Finished refinePlace (2:13:21 mem=4816.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4816.2M)


Density : 0.9739
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:02.0 mem=4816.2M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:21.6/0:40:23.1 (3.3), mem = 4816.2M
(I,S,L,T): WC_VIEW: 49.6794, 56.1637, 1.96242, 107.806
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.703  TNS Slack -454.782 Density 97.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.39%|        -|  -2.703|-454.782|   0:00:00.0| 4816.2M|
|    97.39%|        0|  -2.703|-454.782|   0:00:00.0| 4816.2M|
|    97.37%|       69|  -2.703|-453.660|   0:00:02.0| 4816.2M|
|    97.37%|        1|  -2.703|-453.660|   0:00:01.0| 4816.2M|
|    97.37%|        2|  -2.703|-453.660|   0:00:02.0| 4816.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.703  TNS Slack -453.660 Density 97.37
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:25.5) (real = 0:00:08.0) **
(I,S,L,T): WC_VIEW: 49.6838, 56.0317, 1.96246, 107.678
*** PowerOpt [finish] : cpu/real = 0:00:25.8/0:00:08.1 (3.2), totSession cpu/real = 2:13:47.3/0:40:31.2 (3.3), mem = 4816.2M
*** Starting refinePlace (2:13:48 mem=4816.2M) ***
Total net bbox length = 1.251e+06 (4.180e+05 8.325e+05) (ext = 2.378e+04)
Move report: Detail placement moves 626 insts, mean move: 8.21 um, max move: 99.00 um
	Max move on inst (FILLER__5_3729): (261.40, 263.80) --> (295.60, 199.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4816.2MB
Summary Report:
Instances move: 48 (out of 37732 movable)
Instances flipped: 10
Mean displacement: 2.06 um
Max displacement: 7.40 um (Instance: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/FE_RC_2772_0) (451.8, 368.2) -> (448, 364.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: AOI21D1
Total net bbox length = 1.251e+06 (4.181e+05 8.326e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4816.2MB
*** Finished refinePlace (2:13:51 mem=4816.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4816.2M)


Density : 0.9737
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4816.2M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:53.3/0:40:35.3 (3.3), mem = 4816.2M
(I,S,L,T): WC_VIEW: 49.6838, 56.0317, 1.96246, 107.678
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -453.660 Density 97.37
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.702|
|HEPG      |-1.271|-419.528|
|All Paths |-2.703|-453.660|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.701ns; HEPG WNS -1.271ns TNS -404.701ns; all paths WNS -2.703ns TNS -453.660ns; Real time 0:11:40
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.271|   -2.703|-419.528| -453.660|    97.37%|   0:00:00.0| 5014.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.271|   -2.703|-419.528| -453.660|    97.37%|   0:00:00.0| 5014.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5014.6M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.703|   -2.703| -34.154| -453.660|    97.37%|   0:00:01.0| 5014.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.703|   -2.703| -34.154| -453.660|    97.37%|   0:00:00.0| 5014.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=5014.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=5014.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.702|
|HEPG      |-1.271|-419.528|
|All Paths |-2.703|-453.660|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.701ns; HEPG WNS -1.271ns TNS -404.701ns; all paths WNS -2.703ns TNS -453.660ns; Real time 0:11:42
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.702|
|HEPG      |-1.271|-419.528|
|All Paths |-2.703|-453.660|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=5014.6M) ***

(I,S,L,T): WC_VIEW: 49.6838, 56.0317, 1.96246, 107.678
*** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.6 (1.0), totSession cpu/real = 2:14:02.5/0:40:44.9 (3.3), mem = 4814.7M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:02.9/0:40:45.3 (3.3), mem = 4814.7M
(I,S,L,T): WC_VIEW: 49.6838, 56.0317, 1.96246, 107.678
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -453.660 Density 97.37
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.702|
|HEPG      |-1.271|-419.528|
|All Paths |-2.703|-453.660|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.701ns; HEPG WNS -1.271ns TNS -404.701ns; all paths WNS -2.703ns TNS -453.660ns; Real time 0:11:50
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.271|   -2.703|-419.528| -453.660|    97.37%|   0:00:01.0| 5014.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.271|   -2.703|-419.528| -453.660|    97.37%|   0:00:00.0| 5129.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_5_/DB              |
|  -1.271|   -2.703|-419.222| -453.354|    97.37%|   0:00:01.0| 5129.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.271|   -2.703|-419.172| -453.305|    97.37%|   0:00:00.0| 5129.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5129.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:01.0| 5129.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5129.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:01.0| 5123.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__6_/D               |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__0_/D               |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:01.0| 5123.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:01.0| 5123.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_3_/D                          |
|  -1.271|   -2.703|-419.183| -453.315|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.271|   -2.703|-419.182| -453.314|    97.37%|   0:00:00.0| 5123.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory4_reg_53_/D     |
|  -1.271|   -2.703|-419.182| -453.314|    97.37%|   0:00:01.0| 5123.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_0_/D                                 |
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:01.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:01.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:00.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.8 real=0:00:10.0 mem=5127.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:28.2 real=0:00:10.0 mem=5127.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.334ns; HEPG WNS -1.271ns TNS -404.334ns; all paths WNS -2.703ns TNS -453.292ns; Real time 0:12:00
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -453.293 Density 97.37
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:28.9 real=0:00:10.0 mem=5127.1M) ***

(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
*** SetupOpt [finish] : cpu/real = 0:00:36.5/0:00:18.1 (2.0), totSession cpu/real = 2:14:39.4/0:41:03.3 (3.3), mem = 4927.2M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:14:41 mem=4928.7M) ***
Total net bbox length = 1.251e+06 (4.181e+05 8.326e+05) (ext = 2.378e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 4928.7MB
Summary Report:
Instances move: 0 (out of 37732 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.251e+06 (4.181e+05 8.326e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4928.7MB
*** Finished refinePlace (2:14:44 mem=4928.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4928.7M)


Density : 0.9737
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=4928.7M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:45.2/0:41:07.2 (3.3), mem = 4928.7M
(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -453.293 Density 97.37
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.334ns; HEPG WNS -1.271ns TNS -404.334ns; all paths WNS -2.703ns TNS -453.292ns; Real time 0:12:12
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:00.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:00.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5127.1M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.703|   -2.703| -34.154| -453.293|    97.37%|   0:00:01.0| 5127.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.703|   -2.703| -34.154| -453.293|    97.37%|   0:00:00.0| 5127.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=5127.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5127.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.334ns; HEPG WNS -1.271ns TNS -404.334ns; all paths WNS -2.703ns TNS -453.292ns; Real time 0:12:14
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=5127.1M) ***

(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
*** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.6 (1.0), totSession cpu/real = 2:14:54.4/0:41:16.8 (3.3), mem = 4927.2M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:56.0/0:41:17.8 (3.3), mem = 4927.2M
(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.703 TNS Slack -453.293 Density 97.37
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.334ns; HEPG WNS -1.271ns TNS -404.334ns; all paths WNS -2.703ns TNS -453.292ns; Real time 0:12:23
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:00.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.271|   -2.703|-419.161| -453.293|    97.37%|   0:00:01.0| 5127.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=5127.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=5127.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.957ns TNS -14.826ns; reg2reg* WNS -1.271ns TNS -404.334ns; HEPG WNS -1.271ns TNS -404.334ns; all paths WNS -2.703ns TNS -453.292ns; Real time 0:12:24
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.703| -34.154|
|reg2cgate |-0.957| -14.826|
|reg2reg   |-1.271|-404.334|
|HEPG      |-1.271|-419.161|
|All Paths |-2.703|-453.293|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=5127.1M) ***

(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
*** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:09.3 (1.0), totSession cpu/real = 2:15:05.1/0:41:27.1 (3.3), mem = 4927.2M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:15:07 mem=4928.7M) ***
Total net bbox length = 1.251e+06 (4.181e+05 8.326e+05) (ext = 2.378e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4928.7MB
Summary Report:
Instances move: 0 (out of 37732 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.251e+06 (4.181e+05 8.326e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4928.7MB
*** Finished refinePlace (2:15:10 mem=4928.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4928.7M)


Density : 0.9737
Max route overflow : 0.0077


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4928.7M) ***
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:15:10.7/0:41:30.5 (3.3), mem = 4928.7M
(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.703|   -2.703|-453.293| -453.293|    97.37%|   0:00:00.0| 5127.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5127.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=5127.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 49.6826, 56.0314, 1.96241, 107.676
*** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.4 (1.0), totSession cpu/real = 2:15:19.0/0:41:38.9 (3.2), mem = 4927.2M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3504.01MB/6183.64MB/3662.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3504.01MB/6183.64MB/3662.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3504.01MB/6183.64MB/3662.72MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT)
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 10%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 20%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 30%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 40%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 50%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 60%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 70%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 80%
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT): 90%

Finished Levelizing
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT)

Starting Activity Propagation
2023-Mar-23 04:04:31 (2023-Mar-23 11:04:31 GMT)
2023-Mar-23 04:04:32 (2023-Mar-23 11:04:32 GMT): 10%
2023-Mar-23 04:04:32 (2023-Mar-23 11:04:32 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:04:33 (2023-Mar-23 11:04:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3505.34MB/6183.64MB/3662.72MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 04:04:33 (2023-Mar-23 11:04:33 GMT)
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 10%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 20%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 30%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 40%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 50%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 60%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 70%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 80%
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT): 90%

Finished Calculating power
2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3509.35MB/6248.41MB/3662.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3509.35MB/6248.41MB/3662.72MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=3509.35MB/6248.41MB/3662.72MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3509.35MB/6248.41MB/3662.72MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 04:04:34 (2023-Mar-23 11:04:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.33500564 	   44.9880%
Total Switching Power:      59.46872649 	   53.1515%
Total Leakage Power:         2.08156455 	    1.8604%
Total Power:               111.88529655
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.36       4.443      0.5807       28.39       25.37
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.717e-05
Physical-Only                          0           0       0.662       0.662      0.5917
Combinational                      24.32       51.59      0.7763       76.69       68.54
Clock (Combinational)              1.399       2.633     0.03495       4.066       3.634
Clock (Sequential)                 1.252      0.8008     0.02759       2.081        1.86
-----------------------------------------------------------------------------------------
Total                              50.34       59.47       2.082       111.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.34       59.47       2.082       111.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.131       1.501     0.03486       2.667       2.384
clk1                                1.52       1.932     0.02768        3.48        3.11
-----------------------------------------------------------------------------------------
Total                              2.651       3.433     0.06254       6.147       5.494
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4235_CTS_17 (BUFFD12):           0.1242
*              Highest Leakage Power: normalizer_inst/FE_RC_30_0 (ND3D8):        0.0003025
*                Total Cap:      3.73389e-10 F
*                Total instances in design: 67594
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29430
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3519.14MB/6248.41MB/3662.72MB)

** Power Reclaim End WNS Slack -2.703  TNS Slack -453.293 
End: Power Optimization (cpu=0:04:04, real=0:02:43, mem=4143.72M, totSessionCpu=2:15:26).
**optDesign ... cpu = 0:22:57, real = 0:10:50, mem = 3302.9M, totSessionCpu=2:15:26 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=67594 and nets=40121 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4076.719M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4113.59 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4113.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 454  Num Prerouted Wires = 38694
[NR-eGR] Read numTotalNets=40003  numIgnoredNets=454
[NR-eGR] There are 183 clock nets ( 183 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39366 
[NR-eGR] Rule id: 1  Nets: 183 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 131 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416060e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 183 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.35% V. EstWL: 1.771020e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39235 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.11% V. EstWL: 1.267209e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1826( 2.02%)       369( 0.41%)        30( 0.03%)   ( 2.46%) 
[NR-eGR]      M3  (3)       308( 0.33%)         3( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M4  (4)       814( 0.98%)         0( 0.00%)         0( 0.00%)   ( 0.98%) 
[NR-eGR]      M5  (5)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)       205( 0.22%)         1( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]      M7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             3175( 0.50%)       373( 0.06%)        30( 0.00%)   ( 0.56%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.60 sec, Real: 1.22 sec, Curr Mem: 4123.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4001.42)
Total number of fetched objects 40345
End delay calculation. (MEM=4356.34 CPU=0:00:05.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4356.34 CPU=0:00:07.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:03.0 totSessionCpu=2:15:40 mem=4324.3M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3323.78MB/5580.77MB/3662.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3323.78MB/5580.77MB/3662.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3323.78MB/5580.77MB/3662.72MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT)
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 10%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 20%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 30%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 40%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 50%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 60%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 70%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 80%
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 90%

Finished Levelizing
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT)

Starting Activity Propagation
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT)
2023-Mar-23 04:04:42 (2023-Mar-23 11:04:42 GMT): 10%
2023-Mar-23 04:04:43 (2023-Mar-23 11:04:43 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:04:43 (2023-Mar-23 11:04:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3325.31MB/5580.77MB/3662.72MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 04:04:43 (2023-Mar-23 11:04:43 GMT)
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 10%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 20%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 30%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 40%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 50%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 60%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 70%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 80%
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT): 90%

Finished Calculating power
2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3330.04MB/5660.80MB/3662.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3330.04MB/5660.80MB/3662.72MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=3330.04MB/5660.80MB/3662.72MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3330.04MB/5660.80MB/3662.72MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 04:04:45 (2023-Mar-23 11:04:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.33510662 	   44.9881%
Total Switching Power:      59.46872649 	   53.1515%
Total Leakage Power:         2.08156455 	    1.8604%
Total Power:               111.88539755
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.36       4.443      0.5807       28.39       25.37
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.717e-05
Physical-Only                          0           0       0.662       0.662      0.5917
Combinational                      24.32       51.59      0.7763       76.69       68.54
Clock (Combinational)              1.399       2.633     0.03495       4.066       3.634
Clock (Sequential)                 1.252      0.8008     0.02759       2.081        1.86
-----------------------------------------------------------------------------------------
Total                              50.34       59.47       2.082       111.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.34       59.47       2.082       111.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.131       1.501     0.03486       2.667       2.384
clk1                                1.52       1.932     0.02768        3.48        3.11
-----------------------------------------------------------------------------------------
Total                              2.651       3.433     0.06254       6.147       5.494
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3359.70MB/5660.80MB/3662.72MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:23:17, real = 0:11:00, mem = 3296.4M, totSessionCpu=2:15:46 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:23:17, real = 0:11:00, mem = 3285.9M, totSessionCpu=2:15:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=4059.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=4059.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4146.8M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4069.8M
** Profile ** DRVs :  cpu=0:00:02.0, mem=4074.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.703  | -1.271  | -0.958  | -2.703  |
|           TNS (ns):|-446.859 |-397.836 | -14.896 | -34.145 |
|    Violating Paths:|  2027   |  1931   |   70    |   27    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.036   |     28 (28)      |
|   max_tran     |     17 (139)     |   -0.313   |     17 (139)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.043%
       (97.370% with Fillers)
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4074.3M
**optDesign ... cpu = 0:23:20, real = 0:11:03, mem = 3270.5M, totSessionCpu=2:15:50 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332     1533  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1559 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 04:04:50, total cpu=0:26:38, real=0:12:56, peak res=3668.7M, current mem=3190.1M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3076.4M, totSessionCpu=2:15:50 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 04:04:54 (2023-Mar-23 11:04:54 GMT)
2023-Mar-23 04:04:54 (2023-Mar-23 11:04:54 GMT): 10%
2023-Mar-23 04:04:54 (2023-Mar-23 11:04:54 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:04:55 (2023-Mar-23 11:04:55 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 3397.7M, totSessionCpu=2:16:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4195.2M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:16:07 mem=4198.3M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40345
End delay calculation. (MEM=199.125 CPU=0:00:06.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=199.125 CPU=0:00:08.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:03.0 totSessionCpu=0:00:24.5 mem=167.1M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:14.9 real=0:00:04.0 totSessionCpu=0:00:25.9 mem=197.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=197.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=197.7M
Done building hold timer [46589 node(s), 62696 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.8 real=0:00:05.0 totSessionCpu=0:00:28.8 mem=197.7M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.9/0:00:06.0 (3.0), mem = 197.7M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4249.09)
Total number of fetched objects 40345
End delay calculation. (MEM=4621.08 CPU=0:00:08.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4621.08 CPU=0:00:11.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:03.0 totSessionCpu=2:16:40 mem=4589.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:33.1 real=0:00:10.0 totSessionCpu=2:16:40 mem=4589.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4589.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4597.1M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4597.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=4597.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4619.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.703  | -1.271  | -0.958  | -2.703  |
|           TNS (ns):|-446.859 |-397.836 | -14.896 | -34.145 |
|    Violating Paths:|  2027   |  1931   |   70    |   27    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.822  | -0.822  |  0.050  |  0.000  |
|           TNS (ns):| -41.915 | -41.915 |  0.000  |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.036   |     28 (28)      |
|   max_tran     |     17 (139)     |   -0.313   |     17 (139)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.043%
       (97.370% with Fillers)
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:21, mem = 3521.0M, totSessionCpu=2:16:44 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:44.2/0:42:20.1 (3.2), mem = 4241.6M
(I,S,L,T): WC_VIEW: 49.6945, 56.0353, 1.96241, 107.692
*info: Run optDesign holdfix with 8 threads.
Info: 454 nets with fixed/cover wires excluded.
Info: 637 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:41.4 real=0:00:17.0 totSessionCpu=2:16:48 mem=4582.2M density=97.370% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4582.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=4582.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4612.8M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.8222
      TNS :     -41.9153
      #VP :          235
  Density :      97.370%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:42.8 real=0:00:18.0 totSessionCpu=2:16:50 mem=4612.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.8222
      TNS :     -41.9153
      #VP :          235
  Density :      97.370%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:43.0 real=0:00:18.0 totSessionCpu=2:16:50 mem=4612.8M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4612.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=4612.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4612.8M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13680 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:44.3 real=0:00:19.0 totSessionCpu=2:16:51 mem=4599.8M density=97.370% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:44.3 real=0:00:19.0 totSessionCpu=2:16:51 mem=4599.8M density=97.370%) ***
(I,S,L,T): WC_VIEW: 49.6945, 56.0353, 1.96241, 107.692
*** HoldOpt [finish] : cpu/real = 0:00:07.3/0:00:06.3 (1.1), totSession cpu/real = 2:16:51.5/0:42:26.4 (3.2), mem = 4388.8M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4309.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4346.70 MB )
[NR-eGR] Read 30440 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4346.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30440
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 454  Num Prerouted Wires = 38694
[NR-eGR] Read numTotalNets=40003  numIgnoredNets=454
[NR-eGR] There are 183 clock nets ( 183 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39366 
[NR-eGR] Rule id: 1  Nets: 183 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 131 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416060e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 183 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.35% V. EstWL: 1.771020e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39235 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.11% V. EstWL: 1.267209e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1826( 2.02%)       369( 0.41%)        30( 0.03%)   ( 2.46%) 
[NR-eGR]      M3  (3)       308( 0.33%)         3( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M4  (4)       814( 0.98%)         0( 0.00%)         0( 0.00%)   ( 0.98%) 
[NR-eGR]      M5  (5)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)       205( 0.22%)         1( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]      M7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             3175( 0.50%)       373( 0.06%)        30( 0.00%)   ( 0.56%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.77 sec, Real: 1.32 sec, Curr Mem: 4356.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:04, real = 0:00:30, mem = 3582.0M, totSessionCpu=2:16:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=4302.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=4302.9M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40345
End delay calculation. (MEM=169.227 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=169.227 CPU=0:00:07.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:02.0 totSessionCpu=0:00:39.2 mem=137.2M)
** Profile ** Overall slacks :  cpu=0:00:09.8, mem=145.2M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.0/0:00:03.5 (3.7), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.0, mem=4382.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4305.4M
** Profile ** DRVs :  cpu=0:00:02.1, mem=4301.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.703  | -1.271  | -0.958  | -2.703  |
|           TNS (ns):|-446.859 |-397.836 | -14.896 | -34.145 |
|    Violating Paths:|  2027   |  1931   |   70    |   27    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.822  | -0.822  |  0.050  |  0.000  |
|           TNS (ns):| -41.915 | -41.915 |  0.000  |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.036   |     28 (28)      |
|   max_tran     |     17 (139)     |   -0.313   |     17 (139)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.043%
       (97.370% with Fillers)
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4301.9M
**optDesign ... cpu = 0:01:19, real = 0:00:37, mem = 3565.5M, totSessionCpu=2:17:09 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 04:05:27, mem=3491.2M)
% Begin Save ccopt configuration ... (date=03/23 04:05:28, mem=3491.2M)
% End Save ccopt configuration ... (date=03/23 04:05:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=3491.5M, current mem=3491.5M)
% Begin Save netlist data ... (date=03/23 04:05:28, mem=3491.5M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 04:05:28, total cpu=0:00:00.4, real=0:00:00.0, peak res=3492.6M, current mem=3492.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 04:05:28, mem=3493.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 04:05:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=3493.4M, current mem=3493.4M)
Saving scheduling_file.cts.26431 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 04:05:29, mem=3493.4M)
% End Save clock tree data ... (date=03/23 04:05:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=3493.4M, current mem=3493.4M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file cts.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4314.3M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4306.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=4290.2M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 04:05:31, mem=3493.8M)
% End Save power constraints data ... (date=03/23 04:05:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=3493.8M, current mem=3493.8M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/23 04:05:33, total cpu=0:00:05.0, real=0:00:06.0, peak res=3494.1M, current mem=3494.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 04:05:33, mem=3494.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3494.15 (MB), peak = 3811.84 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4251.3M, init mem=4254.4M)
*info: Placed = 67594          (Fixed = 434)
*info: Unplaced = 0           
Placement Density:97.37%(271452/278784)
Placement Density (including fixed std cells):97.37%(271452/278784)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=4251.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (454) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4251.3M) ***
#Start route 637 clock and analog nets...
% Begin globalDetailRoute (date=03/23 04:05:34, mem=3488.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 04:05:34 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=39484
#need_extraction net=39484 (total=40121)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 04:05:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 40115 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3532.04 (MB), peak = 3811.84 (MB)
#Merging special wires: starts on Thu Mar 23 04:05:39 2023 with memory = 3532.58 (MB), peak = 3811.84 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB --0.91 [8]--
#
#Finished routing data preparation on Thu Mar 23 04:05:39 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 18.78 (MB)
#Total memory = 3533.66 (MB)
#Peak memory = 3811.84 (MB)
#
#
#Start global routing on Thu Mar 23 04:05:39 2023
#
#
#Start global routing initialization on Thu Mar 23 04:05:39 2023
#
#Number of eco nets is 412
#
#Start global routing data preparation on Thu Mar 23 04:05:39 2023
#
#Start routing resource analysis on Thu Mar 23 04:05:39 2023
#
#Routing resource analysis is done on Thu Mar 23 04:05:39 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2656          80       33306    92.61%
#  M2             V        2659          84       33306     1.11%
#  M3             H        2736           0       33306     0.10%
#  M4             V        2166         577       33306     1.09%
#  M5             H        2736           0       33306     0.00%
#  M6             V        2743           0       33306     0.00%
#  M7             H         684           0       33306     0.00%
#  M8             V         685           0       33306     0.00%
#  --------------------------------------------------------------
#  Total                  17065       3.38%      266448    11.86%
#
#  637 nets (1.59%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 04:05:39 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3539.76 (MB), peak = 3811.84 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 04:05:39 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3541.30 (MB), peak = 3811.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3575.95 (MB), peak = 3811.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3582.69 (MB), peak = 3811.84 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3582.84 (MB), peak = 3811.84 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3592.32 (MB), peak = 3811.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of nets with skipped attribute = 39366 (skipped).
#Total number of routable nets = 637.
#Total number of nets in the design = 40121.
#
#595 routable nets have only global wires.
#42 routable nets have only detail routed wires.
#39366 skipped nets have only detail routed wires.
#595 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                595               0  
#------------------------------------------------
#        Total                595               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                637          131               174           39192  
#-------------------------------------------------------------------------------
#        Total                637          131               174           39192  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      3(0.01%)   (0.01%)
#  M4           82(0.25%)      0(0.00%)   (0.25%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     82(0.03%)      3(0.00%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 95518 um.
#Total half perimeter of net bounding box = 46009 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 139 um.
#Total wire length on LAYER M3 = 53459 um.
#Total wire length on LAYER M4 = 33111 um.
#Total wire length on LAYER M5 = 6568 um.
#Total wire length on LAYER M6 = 2241 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32878
#Total number of multi-cut vias = 182 (  0.6%)
#Total number of single cut vias = 32696 ( 99.4%)
#Up-Via Summary (total 32878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11401 ( 98.4%)       182 (  1.6%)      11583
# M2             10655 (100.0%)         0 (  0.0%)      10655
# M3              9064 (100.0%)         0 (  0.0%)       9064
# M4              1241 (100.0%)         0 (  0.0%)       1241
# M5               335 (100.0%)         0 (  0.0%)        335
#-----------------------------------------------------------
#                32696 ( 99.4%)       182 (  0.6%)      32878 
#
#Total number of involved priority nets 595
#Maximum src to sink distance for priority net 445.3
#Average of max src_to_sink distance for priority net 63.5
#Average of ave src_to_sink distance for priority net 40.8
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.25%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 63.05 (MB)
#Total memory = 3596.70 (MB)
#Peak memory = 3811.84 (MB)
#
#Finished global routing on Thu Mar 23 04:05:44 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3560.66 (MB), peak = 3811.84 (MB)
#Start Track Assignment.
#Done with 7254 horizontal wires in 2 hboxes and 2587 vertical wires in 2 hboxes.
#Done with 591 horizontal wires in 2 hboxes and 131 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 107502 um.
#Total half perimeter of net bounding box = 46009 um.
#Total wire length on LAYER M1 = 4747 um.
#Total wire length on LAYER M2 = 159 um.
#Total wire length on LAYER M3 = 58860 um.
#Total wire length on LAYER M4 = 34872 um.
#Total wire length on LAYER M5 = 6619 um.
#Total wire length on LAYER M6 = 2245 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32878
#Total number of multi-cut vias = 182 (  0.6%)
#Total number of single cut vias = 32696 ( 99.4%)
#Up-Via Summary (total 32878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11401 ( 98.4%)       182 (  1.6%)      11583
# M2             10655 (100.0%)         0 (  0.0%)      10655
# M3              9064 (100.0%)         0 (  0.0%)       9064
# M4              1241 (100.0%)         0 (  0.0%)       1241
# M5               335 (100.0%)         0 (  0.0%)        335
#-----------------------------------------------------------
#                32696 ( 99.4%)       182 (  0.6%)      32878 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3585.59 (MB), peak = 3811.84 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:10
#Increased memory = 70.91 (MB)
#Total memory = 3585.78 (MB)
#Peak memory = 3811.84 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.7% of the total area was rechecked for DRC, and 59.0% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#67204 out of 67594 instances (99.4%) need to be verified(marked ipoed), dirty area = 105.7%.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:01:39, elapsed time = 00:00:13, memory = 3871.65 (MB), peak = 3900.90 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3871.98 (MB), peak = 3900.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 95617 um.
#Total half perimeter of net bounding box = 46009 um.
#Total wire length on LAYER M1 = 84 um.
#Total wire length on LAYER M2 = 7322 um.
#Total wire length on LAYER M3 = 51750 um.
#Total wire length on LAYER M4 = 32837 um.
#Total wire length on LAYER M5 = 2789 um.
#Total wire length on LAYER M6 = 835 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30626
#Total number of multi-cut vias = 294 (  1.0%)
#Total number of single cut vias = 30332 ( 99.0%)
#Up-Via Summary (total 30626):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10878 ( 97.4%)       294 (  2.6%)      11172
# M2             10587 (100.0%)         0 (  0.0%)      10587
# M3              8308 (100.0%)         0 (  0.0%)       8308
# M4               453 (100.0%)         0 (  0.0%)        453
# M5               106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#                30332 ( 99.0%)       294 (  1.0%)      30626 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:41
#Elapsed time = 00:00:14
#Increased memory = -29.05 (MB)
#Total memory = 3556.73 (MB)
#Peak memory = 3900.90 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3558.28 (MB), peak = 3900.90 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 95617 um.
#Total half perimeter of net bounding box = 46009 um.
#Total wire length on LAYER M1 = 84 um.
#Total wire length on LAYER M2 = 7322 um.
#Total wire length on LAYER M3 = 51750 um.
#Total wire length on LAYER M4 = 32837 um.
#Total wire length on LAYER M5 = 2789 um.
#Total wire length on LAYER M6 = 835 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30626
#Total number of multi-cut vias = 294 (  1.0%)
#Total number of single cut vias = 30332 ( 99.0%)
#Up-Via Summary (total 30626):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10878 ( 97.4%)       294 (  2.6%)      11172
# M2             10587 (100.0%)         0 (  0.0%)      10587
# M3              8308 (100.0%)         0 (  0.0%)       8308
# M4               453 (100.0%)         0 (  0.0%)        453
# M5               106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#                30332 ( 99.0%)       294 (  1.0%)      30626 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 95617 um.
#Total half perimeter of net bounding box = 46009 um.
#Total wire length on LAYER M1 = 84 um.
#Total wire length on LAYER M2 = 7322 um.
#Total wire length on LAYER M3 = 51750 um.
#Total wire length on LAYER M4 = 32837 um.
#Total wire length on LAYER M5 = 2789 um.
#Total wire length on LAYER M6 = 835 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30626
#Total number of multi-cut vias = 294 (  1.0%)
#Total number of single cut vias = 30332 ( 99.0%)
#Up-Via Summary (total 30626):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10878 ( 97.4%)       294 (  2.6%)      11172
# M2             10587 (100.0%)         0 (  0.0%)      10587
# M3              8308 (100.0%)         0 (  0.0%)       8308
# M4               453 (100.0%)         0 (  0.0%)        453
# M5               106 (100.0%)         0 (  0.0%)        106
#-----------------------------------------------------------
#                30332 ( 99.0%)       294 (  1.0%)      30626 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:42
#Elapsed time = 00:00:15
#Increased memory = -23.67 (MB)
#Total memory = 3562.11 (MB)
#Peak memory = 3900.90 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:00:28
#Increased memory = 28.99 (MB)
#Total memory = 3517.04 (MB)
#Peak memory = 3900.90 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 04:06:01 2023
#
% End globalDetailRoute (date=03/23 04:06:01, total cpu=0:02:02, real=0:00:27.0, peak res=3900.9M, current mem=3390.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 04:06:01, mem=3390.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 04:06:02 2023
#
#Generating timing data, please wait...
#40003 total nets, 637 already routed, 637 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 40345
End delay calculation. (MEM=4698.17 CPU=0:00:06.3 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:08, memory = 3473.83 (MB), peak = 3900.90 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=40121)
#Start reading timing information from file .timing_file_26431.tif.gz ...
#Read in timing information for 305 ports, 38164 instances from timing file .timing_file_26431.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 04:06:13 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 40115 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3443.45 (MB), peak = 3900.90 (MB)
#Merging special wires: starts on Thu Mar 23 04:06:15 2023 with memory = 3444.12 (MB), peak = 3900.90 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --0.99 [8]--
#
#Finished routing data preparation on Thu Mar 23 04:06:15 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.61 (MB)
#Total memory = 3444.73 (MB)
#Peak memory = 3900.90 (MB)
#
#
#Start global routing on Thu Mar 23 04:06:15 2023
#
#
#Start global routing initialization on Thu Mar 23 04:06:15 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 04:06:15 2023
#
#Start routing resource analysis on Thu Mar 23 04:06:15 2023
#
#Routing resource analysis is done on Thu Mar 23 04:06:15 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2656          80       33306    92.61%
#  M2             V        2659          84       33306     1.11%
#  M3             H        2736           0       33306     0.10%
#  M4             V        2166         577       33306     1.09%
#  M5             H        2736           0       33306     0.00%
#  M6             V        2743           0       33306     0.00%
#  M7             H         684           0       33306     0.00%
#  M8             V         685           0       33306     0.00%
#  --------------------------------------------------------------
#  Total                  17065       3.38%      266448    11.86%
#
#  637 nets (1.59%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 04:06:15 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3451.04 (MB), peak = 3900.90 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 04:06:16 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3452.18 (MB), peak = 3900.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3519.16 (MB), peak = 3900.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3519.17 (MB), peak = 3900.90 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 3554.19 (MB), peak = 3900.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 40003.
#Total number of nets in the design = 40121.
#
#39366 routable nets have only global wires.
#637 routable nets have only detail routed wires.
#174 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#637 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          131               174           39192  
#------------------------------------------------------------
#        Total          131               174           39192  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                637          131               174           39192  
#-------------------------------------------------------------------------------
#        Total                637          131               174           39192  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          268(0.81%)     62(0.19%)      5(0.02%)      1(0.00%)   (1.02%)
#  M3           19(0.06%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  M4            6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    293(0.12%)     63(0.03%)      5(0.00%)      1(0.00%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.01% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.44 |          4.44 |
[hotspot] |    M3(H)   |          0.44 |          0.44 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          6.44 |          6.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M8)     6.44 | (M8)     6.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1367710 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 402 um.
#Total wire length on LAYER M2 = 220060 um.
#Total wire length on LAYER M3 = 325379 um.
#Total wire length on LAYER M4 = 311492 um.
#Total wire length on LAYER M5 = 157973 um.
#Total wire length on LAYER M6 = 311494 um.
#Total wire length on LAYER M7 = 5813 um.
#Total wire length on LAYER M8 = 35097 um.
#Total number of vias = 283155
#Total number of multi-cut vias = 294 (  0.1%)
#Total number of single cut vias = 282861 ( 99.9%)
#Up-Via Summary (total 283155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            120917 ( 99.8%)       294 (  0.2%)     121211
# M2             97386 (100.0%)         0 (  0.0%)      97386
# M3             35590 (100.0%)         0 (  0.0%)      35590
# M4             17551 (100.0%)         0 (  0.0%)      17551
# M5              8833 (100.0%)         0 (  0.0%)       8833
# M6              1371 (100.0%)         0 (  0.0%)       1371
# M7              1213 (100.0%)         0 (  0.0%)       1213
#-----------------------------------------------------------
#               282861 ( 99.9%)       294 (  0.1%)     283155 
#
#Max overcon = 7 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.06%.
#
#Global routing statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:03
#Increased memory = 112.05 (MB)
#Total memory = 3556.78 (MB)
#Peak memory = 3900.90 (MB)
#
#Finished global routing on Thu Mar 23 04:07:18 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3479.37 (MB), peak = 3900.90 (MB)
#Start Track Assignment.
#Done with 63047 horizontal wires in 2 hboxes and 59308 vertical wires in 2 hboxes.
#Done with 13547 horizontal wires in 2 hboxes and 10686 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           310.71 	  0.00%  	  0.00% 	  0.00%
# M2        211089.42 	  0.06%  	  0.00% 	  0.01%
# M3        273254.57 	  0.20%  	  0.00% 	  0.07%
# M4        278079.83 	  0.09%  	  0.00% 	  0.06%
# M5        154837.02 	  0.01%  	  0.00% 	  0.00%
# M6        310675.27 	  0.01%  	  0.00% 	  0.00%
# M7          6035.20 	  0.00%  	  0.00% 	  0.00%
# M8         35265.91 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1269547.93  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1406558 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 25164 um.
#Total wire length on LAYER M2 = 218040 um.
#Total wire length on LAYER M3 = 338235 um.
#Total wire length on LAYER M4 = 312528 um.
#Total wire length on LAYER M5 = 159102 um.
#Total wire length on LAYER M6 = 312387 um.
#Total wire length on LAYER M7 = 5877 um.
#Total wire length on LAYER M8 = 35225 um.
#Total number of vias = 283155
#Total number of multi-cut vias = 294 (  0.1%)
#Total number of single cut vias = 282861 ( 99.9%)
#Up-Via Summary (total 283155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            120917 ( 99.8%)       294 (  0.2%)     121211
# M2             97386 (100.0%)         0 (  0.0%)      97386
# M3             35590 (100.0%)         0 (  0.0%)      35590
# M4             17551 (100.0%)         0 (  0.0%)      17551
# M5              8833 (100.0%)         0 (  0.0%)       8833
# M6              1371 (100.0%)         0 (  0.0%)       1371
# M7              1213 (100.0%)         0 (  0.0%)       1213
#-----------------------------------------------------------
#               282861 ( 99.9%)       294 (  0.1%)     283155 
#
#cpu time = 00:00:17, elapsed time = 00:00:16, memory = 3545.34 (MB), peak = 3900.90 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	261       173       434       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:21
#Increased memory = 115.03 (MB)
#Total memory = 3546.14 (MB)
#Peak memory = 3900.90 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 430
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            0        3        0        0       40        0       43
#	M2           39       29      304        0        0        7      379
#	M3            0        0        2        0        0        0        2
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            1        0        2        3        0        0        6
#	Totals       40       32      308        3       40        7      430
#cpu time = 00:06:57, elapsed time = 00:00:53, memory = 4152.56 (MB), peak = 4155.15 (MB)
#start 1st optimization iteration ...
#   number of violations = 290
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        6        0        0        0        0        6
#	M2           42       24      185       14        1       18      284
#	Totals       42       30      185       14        1       18      290
#cpu time = 00:00:19, elapsed time = 00:00:03, memory = 4157.52 (MB), peak = 4158.83 (MB)
#start 2nd optimization iteration ...
#   number of violations = 270
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        3        0        0        0        3
#	M2           46       17      173       16       15      267
#	Totals       46       20      173       16       15      270
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 4155.09 (MB), peak = 4159.30 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:17, elapsed time = 00:00:02, memory = 4153.63 (MB), peak = 4159.30 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4153.64 (MB), peak = 4159.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1415616 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 1783 um.
#Total wire length on LAYER M2 = 248173 um.
#Total wire length on LAYER M3 = 336306 um.
#Total wire length on LAYER M4 = 317606 um.
#Total wire length on LAYER M5 = 155187 um.
#Total wire length on LAYER M6 = 314269 um.
#Total wire length on LAYER M7 = 5787 um.
#Total wire length on LAYER M8 = 36506 um.
#Total number of vias = 311110
#Total number of multi-cut vias = 1639 (  0.5%)
#Total number of single cut vias = 309471 ( 99.5%)
#Up-Via Summary (total 311110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            122872 ( 99.2%)      1043 (  0.8%)     123915
# M2            116668 (100.0%)         0 (  0.0%)     116668
# M3             39831 (100.0%)         0 (  0.0%)      39831
# M4             18691 (100.0%)         0 (  0.0%)      18691
# M5              9300 ( 94.0%)       596 (  6.0%)       9896
# M6              1081 (100.0%)         0 (  0.0%)       1081
# M7              1028 (100.0%)         0 (  0.0%)       1028
#-----------------------------------------------------------
#               309471 ( 99.5%)      1639 (  0.5%)     311110 
#
#Total number of DRC violations = 0
#Cpu time = 00:07:53
#Elapsed time = 00:01:02
#Increased memory = -34.41 (MB)
#Total memory = 3511.88 (MB)
#Peak memory = 4159.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3515.23 (MB), peak = 4159.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1415616 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 1783 um.
#Total wire length on LAYER M2 = 248173 um.
#Total wire length on LAYER M3 = 336306 um.
#Total wire length on LAYER M4 = 317606 um.
#Total wire length on LAYER M5 = 155187 um.
#Total wire length on LAYER M6 = 314269 um.
#Total wire length on LAYER M7 = 5787 um.
#Total wire length on LAYER M8 = 36506 um.
#Total number of vias = 311110
#Total number of multi-cut vias = 1639 (  0.5%)
#Total number of single cut vias = 309471 ( 99.5%)
#Up-Via Summary (total 311110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            122872 ( 99.2%)      1043 (  0.8%)     123915
# M2            116668 (100.0%)         0 (  0.0%)     116668
# M3             39831 (100.0%)         0 (  0.0%)      39831
# M4             18691 (100.0%)         0 (  0.0%)      18691
# M5              9300 ( 94.0%)       596 (  6.0%)       9896
# M6              1081 (100.0%)         0 (  0.0%)       1081
# M7              1028 (100.0%)         0 (  0.0%)       1028
#-----------------------------------------------------------
#               309471 ( 99.5%)      1639 (  0.5%)     311110 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1415616 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 1783 um.
#Total wire length on LAYER M2 = 248173 um.
#Total wire length on LAYER M3 = 336306 um.
#Total wire length on LAYER M4 = 317606 um.
#Total wire length on LAYER M5 = 155187 um.
#Total wire length on LAYER M6 = 314269 um.
#Total wire length on LAYER M7 = 5787 um.
#Total wire length on LAYER M8 = 36506 um.
#Total number of vias = 311110
#Total number of multi-cut vias = 1639 (  0.5%)
#Total number of single cut vias = 309471 ( 99.5%)
#Up-Via Summary (total 311110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            122872 ( 99.2%)      1043 (  0.8%)     123915
# M2            116668 (100.0%)         0 (  0.0%)     116668
# M3             39831 (100.0%)         0 (  0.0%)      39831
# M4             18691 (100.0%)         0 (  0.0%)      18691
# M5              9300 ( 94.0%)       596 (  6.0%)       9896
# M6              1081 (100.0%)         0 (  0.0%)       1081
# M7              1028 (100.0%)         0 (  0.0%)       1028
#-----------------------------------------------------------
#               309471 ( 99.5%)      1639 (  0.5%)     311110 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#78.37% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:07, memory = 3633.85 (MB), peak = 4159.30 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1415616 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 1783 um.
#Total wire length on LAYER M2 = 248173 um.
#Total wire length on LAYER M3 = 336306 um.
#Total wire length on LAYER M4 = 317606 um.
#Total wire length on LAYER M5 = 155187 um.
#Total wire length on LAYER M6 = 314269 um.
#Total wire length on LAYER M7 = 5787 um.
#Total wire length on LAYER M8 = 36506 um.
#Total number of vias = 311110
#Total number of multi-cut vias = 226898 ( 72.9%)
#Total number of single cut vias = 84212 ( 27.1%)
#Up-Via Summary (total 311110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             78849 ( 63.6%)     45066 ( 36.4%)     123915
# M2              3975 (  3.4%)    112693 ( 96.6%)     116668
# M3               995 (  2.5%)     38836 ( 97.5%)      39831
# M4               143 (  0.8%)     18548 ( 99.2%)      18691
# M5                81 (  0.8%)      9815 ( 99.2%)       9896
# M6               143 ( 13.2%)       938 ( 86.8%)       1081
# M7                26 (  2.5%)      1002 ( 97.5%)       1028
#-----------------------------------------------------------
#                84212 ( 27.1%)    226898 ( 72.9%)     311110 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:05, memory = 3910.91 (MB), peak = 4159.30 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 04:08:53 2023
#
#
#Start Post Route Wire Spread.
#Done with 12788 horizontal wires in 3 hboxes and 16149 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1426610 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 1784 um.
#Total wire length on LAYER M2 = 249759 um.
#Total wire length on LAYER M3 = 338908 um.
#Total wire length on LAYER M4 = 320383 um.
#Total wire length on LAYER M5 = 157182 um.
#Total wire length on LAYER M6 = 315919 um.
#Total wire length on LAYER M7 = 5844 um.
#Total wire length on LAYER M8 = 36833 um.
#Total number of vias = 311110
#Total number of multi-cut vias = 226898 ( 72.9%)
#Total number of single cut vias = 84212 ( 27.1%)
#Up-Via Summary (total 311110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             78849 ( 63.6%)     45066 ( 36.4%)     123915
# M2              3975 (  3.4%)    112693 ( 96.6%)     116668
# M3               995 (  2.5%)     38836 ( 97.5%)      39831
# M4               143 (  0.8%)     18548 ( 99.2%)      18691
# M5                81 (  0.8%)      9815 ( 99.2%)       9896
# M6               143 ( 13.2%)       938 ( 86.8%)       1081
# M7                26 (  2.5%)      1002 ( 97.5%)       1028
#-----------------------------------------------------------
#                84212 ( 27.1%)    226898 ( 72.9%)     311110 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:05, memory = 4003.73 (MB), peak = 4159.30 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:50, elapsed time = 00:00:13, memory = 3548.66 (MB), peak = 4159.30 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 637
#Total wire length = 1426610 um.
#Total half perimeter of net bounding box = 1300364 um.
#Total wire length on LAYER M1 = 1784 um.
#Total wire length on LAYER M2 = 249759 um.
#Total wire length on LAYER M3 = 338908 um.
#Total wire length on LAYER M4 = 320383 um.
#Total wire length on LAYER M5 = 157182 um.
#Total wire length on LAYER M6 = 315919 um.
#Total wire length on LAYER M7 = 5844 um.
#Total wire length on LAYER M8 = 36833 um.
#Total number of vias = 311110
#Total number of multi-cut vias = 226898 ( 72.9%)
#Total number of single cut vias = 84212 ( 27.1%)
#Up-Via Summary (total 311110):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             78849 ( 63.6%)     45066 ( 36.4%)     123915
# M2              3975 (  3.4%)    112693 ( 96.6%)     116668
# M3               995 (  2.5%)     38836 ( 97.5%)      39831
# M4               143 (  0.8%)     18548 ( 99.2%)      18691
# M5                81 (  0.8%)      9815 ( 99.2%)       9896
# M6               143 ( 13.2%)       938 ( 86.8%)       1081
# M7                26 (  2.5%)      1002 ( 97.5%)       1028
#-----------------------------------------------------------
#                84212 ( 27.1%)    226898 ( 72.9%)     311110 
#
#detailRoute Statistics:
#Cpu time = 00:10:13
#Elapsed time = 00:01:32
#Increased memory = -2.94 (MB)
#Total memory = 3543.35 (MB)
#Peak memory = 4159.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:12:00
#Elapsed time = 00:03:05
#Increased memory = 68.67 (MB)
#Total memory = 3459.26 (MB)
#Peak memory = 4159.30 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 04:09:07 2023
#
% End globalDetailRoute (date=03/23 04:09:07, total cpu=0:12:01, real=0:03:05, peak res=4159.3M, current mem=3427.3M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:14:03, elapsed time = 00:03:34, memory = 3385.29 (MB), peak = 4159.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 04:09:08, total cpu=0:14:03, real=0:03:35, peak res=4159.3M, current mem=3385.3M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67594 and nets=40121 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4276.4M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 4336.3M)
Extracted 20.0004% (CPU Time= 0:00:02.2  MEM= 4336.3M)
Extracted 30.0004% (CPU Time= 0:00:02.6  MEM= 4336.3M)
Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 4336.3M)
Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 4340.3M)
Extracted 60.0004% (CPU Time= 0:00:05.1  MEM= 4340.3M)
Extracted 70.0004% (CPU Time= 0:00:07.0  MEM= 4340.3M)
Extracted 80.0004% (CPU Time= 0:00:07.5  MEM= 4340.3M)
Extracted 90.0004% (CPU Time= 0:00:08.3  MEM= 4340.3M)
Extracted 100% (CPU Time= 0:00:09.9  MEM= 4340.3M)
Number of Extracted Resistors     : 849304
Number of Extracted Ground Cap.   : 834294
Number of Extracted Coupling Cap. : 1673060
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4316.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.4  Real Time: 0:00:12.0  MEM: 4316.297M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3388.6M, totSessionCpu=2:31:31 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4319.07 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4375.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4407.7M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT)
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 10%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 20%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 30%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 40%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 50%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 60%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 70%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 80%
2023-Mar-23 04:09:28 (2023-Mar-23 11:09:28 GMT): 90%

Finished Levelizing
2023-Mar-23 04:09:29 (2023-Mar-23 11:09:29 GMT)

Starting Activity Propagation
2023-Mar-23 04:09:29 (2023-Mar-23 11:09:29 GMT)
2023-Mar-23 04:09:29 (2023-Mar-23 11:09:29 GMT): 10%
2023-Mar-23 04:09:29 (2023-Mar-23 11:09:29 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:09:30 (2023-Mar-23 11:09:30 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 3709.0M, totSessionCpu=2:31:52 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4608.9M, init mem=4608.9M)
*info: Placed = 67594          (Fixed = 432)
*info: Unplaced = 0           
Placement Density:97.37%(271452/278784)
Placement Density (including fixed std cells):97.37%(271452/278784)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4605.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 38164

Instance distribution across the VT partitions:

 LVT : inst = 12620 (33.1%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12620 (33.1%)

 HVT : inst = 25544 (66.9%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 25544 (66.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67594 and nets=40121 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4599.9M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 4667.8M)
Extracted 20.0004% (CPU Time= 0:00:02.4  MEM= 4667.8M)
Extracted 30.0004% (CPU Time= 0:00:02.8  MEM= 4667.8M)
Extracted 40.0004% (CPU Time= 0:00:03.3  MEM= 4667.8M)
Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 4671.8M)
Extracted 60.0004% (CPU Time= 0:00:05.2  MEM= 4671.8M)
Extracted 70.0004% (CPU Time= 0:00:07.2  MEM= 4671.8M)
Extracted 80.0004% (CPU Time= 0:00:07.7  MEM= 4671.8M)
Extracted 90.0004% (CPU Time= 0:00:08.5  MEM= 4671.8M)
Extracted 100% (CPU Time= 0:00:10.0  MEM= 4671.8M)
Number of Extracted Resistors     : 849304
Number of Extracted Ground Cap.   : 834294
Number of Extracted Coupling Cap. : 1673060
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4639.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.7  Real Time: 0:00:13.0  MEM: 4639.773M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40345. 
Total number of fetched objects 40345
End delay calculation. (MEM=312.305 CPU=0:00:07.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=229.227 CPU=0:00:09.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:03.0 totSessionCpu=0:00:52.6 mem=197.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:14.5 real=0:00:04.0 totSessionCpu=0:00:52.6 mem=197.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.0/0:00:05.0 (3.2), mem = 227.8M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4723.65)
Total number of fetched objects 40345
AAE_INFO-618: Total number of nets in the design is 40121,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5142.65 CPU=0:00:15.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5059.57 CPU=0:00:17.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5027.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5059.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4720.69)
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40345. 
Total number of fetched objects 40345
AAE_INFO-618: Total number of nets in the design is 40121,  30.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4993.94 CPU=0:00:13.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4993.94 CPU=0:00:13.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:39.2 real=0:00:08.0 totSessionCpu=2:33:03 mem=4993.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=4993.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=4993.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5001.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5024.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.635  | -1.686  | -0.879  | -2.635  |
|           TNS (ns):|-463.299 |-417.131 | -13.790 | -32.378 |
|    Violating Paths:|  1792   |  1691   |   73    |   28    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.017   |     19 (19)      |
|   max_tran     |      8 (62)      |   -0.188   |      8 (62)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.043%
       (97.370% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:00:43, mem = 3972.9M, totSessionCpu=2:33:05 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       637 (unrouted=0, trialRouted=0, noStatus=0, routed=637, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39484 (unrouted=118, trialRouted=0, noStatus=0, routed=39366, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 635 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 278783.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        588     [min=1, max=276, avg=68, sd=57, total=39939]
       0          1         33     [min=1, max=471, avg=105, sd=123, total=3460]
       0          2          2     [min=34, max=445, avg=240, sd=290, total=479]
       1          1         14     [min=6, max=331, avg=121, sd=100, total=1699]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.8)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=287, i=12, icg=334, nicg=2, l=0, total=635
    cell areas       : b=1536.480um^2, i=69.840um^2, icg=2778.120um^2, nicg=12.960um^2, l=0.000um^2, total=4397.400um^2
    cell capacitance : b=0.853pF, i=0.140pF, icg=0.647pF, nicg=0.005pF, l=0.000pF, total=1.645pF
    sink capacitance : count=10295, total=8.249pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.964pF, leaf=12.860pF, total=14.824pF
    wire lengths     : top=0.000um, trunk=13167.200um, leaf=82527.400um, total=95694.600um
    hp wire lengths  : top=0.000um, trunk=10933.200um, leaf=34164.500um, total=45097.700um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=119, worst=[0.063ns, 0.040ns, 0.035ns, 0.035ns, 0.032ns, 0.030ns, 0.028ns, 0.024ns, 0.023ns, 0.022ns, ...]} avg=0.010ns sd=0.010ns sum=1.151ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=259 avg=0.046ns sd=0.026ns min=0.004ns max=0.126ns {179 <= 0.063ns, 56 <= 0.084ns, 18 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns} {1 <= 0.110ns, 2 <= 0.115ns, 1 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Leaf  : target=0.105ns count=378 avg=0.097ns sd=0.016ns min=0.028ns max=0.168ns {5 <= 0.063ns, 64 <= 0.084ns, 86 <= 0.094ns, 50 <= 0.100ns, 58 <= 0.105ns} {45 <= 0.110ns, 38 <= 0.115ns, 20 <= 0.126ns, 11 <= 0.158ns, 1 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 8 CKBD16: 61 BUFFD12: 7 CKBD12: 47 BUFFD8: 1 CKBD8: 16 CKBD6: 5 BUFFD4: 12 CKBD4: 3 BUFFD3: 1 CKBD3: 38 BUFFD2: 1 CKBD2: 23 BUFFD1: 37 CKBD1: 13 BUFFD0: 1 CKBD0: 13 
     Invs: INVD16: 2 CKND16: 6 CKND3: 2 CKND1: 2 
     ICGs: CKLNQD16: 10 CKLNQD12: 7 CKLNQD8: 81 CKLNQD6: 21 CKLNQD4: 2 CKLNQD3: 58 CKLNQD2: 91 CKLNQD1: 64 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.372, max=2.920, avg=0.460, sd=0.219], skew [2.548 vs 0.057*], 81.7% {0.397, 0.454} (wid=0.046 ws=0.042) (gid=2.881 gs=2.525)
    skew_group clk2/CON: insertion delay [min=0.326, max=0.601, avg=0.431, sd=0.077], skew [0.275 vs 0.057*], 56.9% {0.347, 0.404} (wid=0.043 ws=0.033) (gid=0.572 gs=0.271)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 637, tested: 637, violation detected: 119, violation ignored (due to small violation): 0, cannot run: 0, attempted: 119, unsuccessful: 0, sized: 103
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
  -----------------------------------------------------------------------------------------------------------------------------
  top                0                    0                    0            0                    0                    0
  trunk              4 [3.4%]             4 (100.0%)           0            0                    4 (100.0%)           0 (0.0%)
  leaf             115 [96.6%]           98 (85.2%)            0            1 (0.9%)            99 (86.1%)           16 (13.9%)
  -----------------------------------------------------------------------------------------------------------------------------
  Total            119 [100.0%]         102 (85.7%)            0            1 (0.8%)           103 (86.6%)           16 (13.4%)
  -----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 102, Downsized: 0, Sized but same area: 1, Unchanged: 16, Area change: 184.680um^2 (4.200%)
  Max. move: 1.800um(core2_inst/ofifo_inst/col_idx_6__fifo_instance/clk_gate_wr_ptr_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f4fc828eae8, uid:A6e916, a CKLNQD1 at (384.200,253.000) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_6__fifo_instance/clk_gate_wr_ptr_reg in clock tree clk2} and 93 others), Min. move: 0.000um, Avg. move: 0.161um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=287, i=12, icg=334, nicg=2, l=0, total=635
    cell areas       : b=1563.840um^2, i=69.840um^2, icg=2935.440um^2, nicg=12.960um^2, l=0.000um^2, total=4582.080um^2
    cell capacitance : b=0.868pF, i=0.140pF, icg=0.661pF, nicg=0.005pF, l=0.000pF, total=1.674pF
    sink capacitance : count=10295, total=8.249pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.964pF, leaf=12.860pF, total=14.824pF
    wire lengths     : top=0.000um, trunk=13167.200um, leaf=82527.400um, total=95694.600um
    hp wire lengths  : top=0.000um, trunk=10931.400um, leaf=34171.200um, total=45102.600um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=16, worst=[0.020ns, 0.017ns, 0.014ns, 0.014ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.006ns, ...]} avg=0.008ns sd=0.005ns sum=0.135ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=259 avg=0.045ns sd=0.025ns min=0.004ns max=0.104ns {182 <= 0.063ns, 56 <= 0.084ns, 16 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.090ns sd=0.012ns min=0.028ns max=0.125ns {12 <= 0.063ns, 108 <= 0.084ns, 110 <= 0.094ns, 67 <= 0.100ns, 65 <= 0.105ns} {5 <= 0.110ns, 7 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 8 CKBD16: 64 BUFFD12: 7 CKBD12: 52 BUFFD8: 1 CKBD8: 8 CKBD6: 5 BUFFD4: 12 CKBD4: 4 BUFFD3: 1 CKBD3: 37 BUFFD2: 1 CKBD2: 27 BUFFD1: 33 CKBD1: 14 BUFFD0: 1 CKBD0: 12 
     Invs: INVD16: 2 CKND16: 6 CKND3: 2 CKND1: 2 
     ICGs: CKLNQD16: 25 CKLNQD12: 22 CKLNQD8: 71 CKLNQD6: 6 CKLNQD4: 3 CKLNQD3: 97 CKLNQD2: 52 CKLNQD1: 58 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.374, max=2.920, avg=0.459, sd=0.219], skew [2.547 vs 0.057*], 80.8% {0.397, 0.454} (wid=0.046 ws=0.042) (gid=2.881 gs=2.525)
    skew_group clk2/CON: insertion delay [min=0.329, max=0.596, avg=0.429, sd=0.074], skew [0.266 vs 0.057*], 55.8% {0.342, 0.399} (wid=0.043 ws=0.033) (gid=0.575 gs=0.270)
  Fixing DRVs done. (took cpu=0:00:04.8 real=0:00:04.9)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
  Set dirty flag on 161 insts, 528 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=287, i=12, icg=334, nicg=2, l=0, total=635
    cell areas       : b=1563.840um^2, i=69.840um^2, icg=2935.440um^2, nicg=12.960um^2, l=0.000um^2, total=4582.080um^2
    cell capacitance : b=0.868pF, i=0.140pF, icg=0.661pF, nicg=0.005pF, l=0.000pF, total=1.674pF
    sink capacitance : count=10295, total=8.249pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.964pF, leaf=12.860pF, total=14.824pF
    wire lengths     : top=0.000um, trunk=13167.200um, leaf=82527.400um, total=95694.600um
    hp wire lengths  : top=0.000um, trunk=10931.400um, leaf=34171.200um, total=45102.600um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=16, worst=[0.020ns, 0.017ns, 0.014ns, 0.014ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.008ns, 0.006ns, ...]} avg=0.008ns sd=0.005ns sum=0.135ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=259 avg=0.045ns sd=0.025ns min=0.004ns max=0.104ns {182 <= 0.063ns, 56 <= 0.084ns, 16 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.090ns sd=0.012ns min=0.028ns max=0.125ns {12 <= 0.063ns, 108 <= 0.084ns, 110 <= 0.094ns, 67 <= 0.100ns, 65 <= 0.105ns} {5 <= 0.110ns, 7 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 8 CKBD16: 64 BUFFD12: 7 CKBD12: 52 BUFFD8: 1 CKBD8: 8 CKBD6: 5 BUFFD4: 12 CKBD4: 4 BUFFD3: 1 CKBD3: 37 BUFFD2: 1 CKBD2: 27 BUFFD1: 33 CKBD1: 14 BUFFD0: 1 CKBD0: 12 
     Invs: INVD16: 2 CKND16: 6 CKND3: 2 CKND1: 2 
     ICGs: CKLNQD16: 25 CKLNQD12: 22 CKLNQD8: 71 CKLNQD6: 6 CKLNQD4: 3 CKLNQD3: 97 CKLNQD2: 52 CKLNQD1: 58 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.374, max=2.920, avg=0.459, sd=0.219], skew [2.547 vs 0.057*], 80.8% {0.397, 0.454} (wid=0.046 ws=0.042) (gid=2.881 gs=2.525)
    skew_group clk2/CON: insertion delay [min=0.329, max=0.596, avg=0.429, sd=0.074], skew [0.266 vs 0.057*], 55.8% {0.342, 0.399} (wid=0.043 ws=0.033) (gid=0.575 gs=0.270)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       637 (unrouted=0, trialRouted=0, noStatus=0, routed=637, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39484 (unrouted=118, trialRouted=0, noStatus=0, routed=39366, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:15.9 real=0:00:10.7)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4737.38M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 637 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:33:28.1/0:47:24.8 (3.2), mem = 4737.4M
(I,S,L,T): WC_VIEW: 49.4077, 52.5068, 1.96241, 103.877
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|   122|    -0.22|    26|    26|    -0.02|     0|     0|     0|     0|     1|     1|    -2.63|  -464.13|       0|       0|       0|  97.44|          |         |
|     0|     0|     0.00|    11|    11|    -0.02|     0|     0|     0|     0|     0|     0|    -2.63|  -459.55|       8|       0|      12|  97.44| 0:00:01.0|  5388.8M|
|     0|     0|     0.00|     8|     8|    -0.02|     0|     0|     0|     0|     0|     0|    -2.63|  -459.55|       0|       0|       0|  97.44| 0:00:00.0|  5388.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
*info:    10 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:08.3 real=0:00:03.0 mem=5388.8M) ***

(I,S,L,T): WC_VIEW: 49.3451, 52.5077, 1.96269, 103.815
*** DrvOpt [finish] : cpu/real = 0:00:15.8/0:00:09.7 (1.6), totSession cpu/real = 2:33:44.0/0:47:34.5 (3.2), mem = 5179.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:33:44 mem=5179.4M) ***
Move report: Detail placement moves 11749 insts, mean move: 0.92 um, max move: 9.20 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_): (171.40, 172.00) --> (175.20, 166.60)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 5170.4MB
Summary Report:
Instances move: 7647 (out of 37839 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 9.20 um (Instance: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_) (171.4, 172) -> (175.2, 166.6)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 5170.4MB
*** Finished refinePlace (2:33:49 mem=5170.4M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:19, real = 0:01:09, mem = 4167.0M, totSessionCpu=2:33:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:22, Mem = 4833.36M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4833.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=4833.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4912.8M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4911.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.36min real=0.22min mem=4833.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.635  | -1.678  | -0.878  | -2.635  |
|           TNS (ns):|-459.546 |-413.447 | -13.730 | -32.368 |
|    Violating Paths:|  1842   |  1741   |   73    |   28    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.016   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.116%
       (97.443% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4911.3M
**optDesign ... cpu = 0:02:20, real = 0:01:10, mem = 4150.4M, totSessionCpu=2:33:51 **
*** Timing NOT met, worst failing slack is -2.635
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:33:52.7/0:47:39.6 (3.2), mem = 4821.8M
(I,S,L,T): WC_VIEW: 49.3451, 52.5077, 1.96269, 103.815
*info: 637 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.635 TNS Slack -459.547 Density 97.44
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.635| -32.368|
|reg2cgate |-0.878| -13.730|
|reg2reg   |-1.678|-413.448|
|HEPG      |-1.678|-427.179|
|All Paths |-2.635|-459.547|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.678|   -2.635|-427.179| -459.547|    97.44%|   0:00:00.0| 5036.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.636|   -2.635|-426.598| -458.966|    97.44%|   0:00:01.0| 5354.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.576|   -2.635|-425.762| -458.131|    97.44%|   0:00:00.0| 5355.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.552|   -2.635|-425.605| -457.973|    97.44%|   0:00:00.0| 5355.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.514|   -2.635|-424.793| -457.161|    97.44%|   0:00:00.0| 5355.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.430|   -2.635|-423.655| -456.023|    97.44%|   0:00:01.0| 5357.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.410|   -2.635|-423.546| -455.914|    97.44%|   0:00:00.0| 5358.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.400|   -2.635|-423.537| -455.906|    97.44%|   0:00:00.0| 5358.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.366|   -2.635|-423.215| -455.583|    97.44%|   0:00:00.0| 5358.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.358|   -2.635|-423.168| -455.536|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.344|   -2.635|-423.086| -455.454|    97.45%|   0:00:01.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.336|   -2.635|-423.037| -455.405|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.321|   -2.635|-422.976| -455.345|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.319|   -2.635|-422.560| -454.928|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.301|   -2.635|-422.499| -454.867|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.288|   -2.635|-422.473| -454.841|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.288|   -2.635|-422.467| -454.835|    97.45%|   0:00:01.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.279|   -2.635|-422.426| -454.794|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.276|   -2.635|-422.199| -454.568|    97.45%|   0:00:00.0| 5414.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.260|   -2.635|-421.918| -454.286|    97.45%|   0:00:01.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.252|   -2.635|-421.605| -453.973|    97.45%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.240|   -2.635|-421.500| -453.869|    97.46%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.229|   -2.635|-421.127| -453.495|    97.46%|   0:00:01.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.226|   -2.635|-420.596| -452.964|    97.46%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.214|   -2.635|-420.573| -452.941|    97.47%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.207|   -2.635|-420.371| -452.740|    97.47%|   0:00:01.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.193|   -2.635|-420.276| -452.645|    97.47%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.185|   -2.635|-420.105| -452.473|    97.47%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.177|   -2.635|-420.057| -452.425|    97.47%|   0:00:01.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.175|   -2.635|-419.869| -452.238|    97.48%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.175|   -2.635|-419.802| -452.170|    97.48%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.167|   -2.635|-419.714| -452.083|    97.48%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.160|   -2.635|-418.887| -451.255|    97.49%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -2.635|-418.882| -451.250|    97.49%|   0:00:00.0| 5442.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.635|-418.755| -451.124|    97.50%|   0:00:01.0| 5442.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.153|   -2.635|-418.755| -451.123|    97.50%|   0:00:02.0| 5506.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.7 real=0:00:12.0 mem=5506.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.635|   -2.635| -32.368| -451.123|    97.50%|   0:00:01.0| 5506.4M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.524|   -2.524| -31.904| -450.659|    97.50%|   0:00:00.0| 5506.4M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.525|   -2.525| -31.904| -450.659|    97.50%|   0:00:00.0| 5506.4M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=5506.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.3 real=0:00:13.0 mem=5506.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.525| -31.904|
|reg2cgate |-0.878| -13.730|
|reg2reg   |-1.153|-405.025|
|HEPG      |-1.153|-418.755|
|All Paths |-2.525|-450.659|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.525 TNS Slack -450.659 Density 97.50
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 268 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.204|   -2.525|-419.906| -451.810|    97.50%|   0:00:01.0| 5506.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.153|   -2.524|-419.298| -451.202|    97.50%|   0:00:01.0| 5506.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.525|-419.298| -451.202|    97.50%|   0:00:00.0| 5506.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=5506.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.525|   -2.525| -31.904| -451.202|    97.50%|   0:00:00.0| 5506.4M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.525|   -2.525| -31.904| -451.202|    97.50%|   0:00:00.0| 5506.4M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5506.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=5506.4M) ***
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.525| -31.904|
|reg2cgate |-0.878| -13.730|
|reg2reg   |-1.153|-405.568|
|HEPG      |-1.153|-419.298|
|All Paths |-2.525|-451.202|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 637 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:29.4 real=0:00:17.0 mem=5506.4M) ***
(I,S,L,T): WC_VIEW: 49.4164, 52.5749, 1.96525, 103.957
*** SetupOpt [finish] : cpu/real = 0:00:42.5/0:00:29.6 (1.4), totSession cpu/real = 2:34:35.2/0:48:09.2 (3.2), mem = 5296.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:34:35 mem=5296.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5296.9MB
Summary Report:
Instances move: 0 (out of 37887 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5296.9MB
*** Finished refinePlace (2:34:39 mem=5296.9M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 637 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:34:39.3/0:48:11.9 (3.2), mem = 4908.9M
(I,S,L,T): WC_VIEW: 49.4164, 52.5749, 1.96525, 103.957
*info: 637 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.525 TNS Slack -451.202 Density 97.50
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.525| -31.904|
|reg2cgate |-0.878| -13.730|
|reg2reg   |-1.153|-405.568|
|HEPG      |-1.153|-419.298|
|All Paths |-2.525|-451.202|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.153|   -2.525|-419.298| -451.202|    97.50%|   0:00:00.0| 5120.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-418.849| -450.753|    97.50%|   0:00:01.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-418.610| -450.514|    97.50%|   0:00:00.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.153|   -2.524|-418.599| -450.503|    97.50%|   0:00:01.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.153|   -2.524|-418.401| -450.305|    97.50%|   0:00:00.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-418.362| -450.266|    97.50%|   0:00:00.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-418.344| -450.248|    97.50%|   0:00:00.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-418.313| -450.217|    97.50%|   0:00:00.0| 5463.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-418.189| -450.093|    97.50%|   0:00:00.0| 5471.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.153|   -2.524|-418.178| -450.082|    97.50%|   0:00:00.0| 5471.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.153|   -2.524|-418.172| -450.076|    97.50%|   0:00:01.0| 5471.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.153|   -2.524|-418.076| -449.980|    97.50%|   0:00:00.0| 5471.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -2.524|-417.827| -449.731|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.153|   -2.524|-417.372| -449.276|    97.51%|   0:00:01.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.153|   -2.524|-417.239| -449.143|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.153|   -2.524|-417.219| -449.123|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.153|   -2.524|-417.138| -449.042|    97.51%|   0:00:01.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.153|   -2.524|-417.052| -448.956|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.153|   -2.524|-417.025| -448.929|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.153|   -2.524|-416.996| -448.900|    97.51%|   0:00:01.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.153|   -2.524|-416.936| -448.840|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.153|   -2.524|-416.867| -448.771|    97.51%|   0:00:00.0| 5490.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.153|   -2.524|-416.787| -448.691|    97.52%|   0:00:01.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-416.716| -448.620|    97.52%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-416.692| -448.596|    97.52%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-416.548| -448.452|    97.52%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-415.389| -447.293|    97.52%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-415.350| -447.254|    97.52%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-415.210| -447.114|    97.53%|   0:00:01.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-415.162| -447.066|    97.53%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-414.745| -446.649|    97.53%|   0:00:01.0| 5509.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_4_/DA              |
|  -1.153|   -2.524|-414.726| -446.630|    97.53%|   0:00:00.0| 5509.2M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_4_/DA              |
|  -1.153|   -2.524|-414.445| -446.349|    97.54%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -2.524|-414.294| -446.198|    97.54%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -2.524|-414.290| -446.194|    97.54%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -2.524|-414.231| -446.135|    97.54%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -2.524|-414.130| -446.034|    97.55%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -1.153|   -2.524|-414.108| -446.012|    97.55%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_2_reg_5_/DA              |
|  -1.153|   -2.524|-414.062| -445.966|    97.56%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-413.918| -445.822|    97.56%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-413.877| -445.781|    97.57%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-413.864| -445.768|    97.57%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-413.864| -445.768|    97.57%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-413.859| -445.763|    97.57%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-413.499| -445.402|    97.57%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.153|   -2.524|-413.303| -445.207|    97.57%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.153|   -2.524|-413.237| -445.141|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.153|   -2.524|-413.220| -445.124|    97.58%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.153|   -2.524|-412.178| -444.082|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-412.016| -443.920|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-411.866| -443.770|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.153|   -2.524|-411.848| -443.751|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.153|   -2.524|-411.762| -443.665|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.153|   -2.524|-411.753| -443.657|    97.58%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.153|   -2.524|-411.711| -443.615|    97.59%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-411.708| -443.612|    97.59%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-411.651| -443.555|    97.59%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-411.587| -443.491|    97.59%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-411.263| -443.167|    97.60%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-411.209| -443.112|    97.60%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-411.196| -443.100|    97.60%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.153|   -2.524|-411.174| -443.078|    97.60%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.153|   -2.524|-411.062| -442.966|    97.60%|   0:00:01.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.153|   -2.524|-411.045| -442.949|    97.60%|   0:00:00.0| 5518.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.153|   -2.524|-397.303| -429.214|    97.60%|   0:00:10.0| 5538.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.153|   -2.524|-397.285| -429.195|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.153|   -2.524|-397.246| -429.157|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.153|   -2.524|-397.227| -429.137|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.153|   -2.524|-397.219| -429.130|    97.60%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.153|   -2.524|-397.051| -428.962|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.153|   -2.524|-396.936| -428.847|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-396.873| -428.784|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-396.674| -428.585|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.153|   -2.524|-396.640| -428.551|    97.60%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.153|   -2.524|-396.477| -428.388|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.153|   -2.524|-396.432| -428.343|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.153|   -2.524|-396.405| -428.316|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.153|   -2.524|-396.367| -428.278|    97.60%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.153|   -2.524|-396.332| -428.243|    97.60%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.153|   -2.524|-396.322| -428.233|    97.61%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.153|   -2.524|-395.507| -427.418|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.153|   -2.524|-395.289| -427.200|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-395.123| -427.034|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.153|   -2.524|-394.869| -426.780|    97.61%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.153|   -2.524|-394.822| -426.732|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.153|   -2.524|-394.790| -426.701|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.153|   -2.524|-394.500| -426.411|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.153|   -2.524|-393.697| -425.608|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-393.680| -425.591|    97.61%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.153|   -2.524|-393.464| -425.375|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.153|   -2.524|-393.096| -425.007|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.153|   -2.524|-392.830| -424.741|    97.61%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.153|   -2.524|-392.746| -424.657|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.153|   -2.524|-392.703| -424.614|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.153|   -2.524|-392.387| -424.298|    97.61%|   0:00:00.0| 5538.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.153|   -2.524|-392.306| -424.217|    97.61%|   0:00:01.0| 5538.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.153|   -2.524|-390.087| -421.998|    97.61%|   0:00:05.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.153|   -2.524|-389.806| -421.717|    97.61%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__1_/D               |
|  -1.153|   -2.524|-389.777| -421.688|    97.61%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.153|   -2.524|-388.991| -420.901|    97.61%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -1.153|   -2.524|-388.611| -420.522|    97.61%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-387.956| -419.867|    97.61%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-387.649| -419.560|    97.61%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-387.637| -419.547|    97.61%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-387.366| -419.276|    97.62%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-387.186| -419.097|    97.62%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__6_/D               |
|  -1.153|   -2.524|-387.182| -419.093|    97.62%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__6_/D               |
|  -1.153|   -2.524|-387.176| -419.087|    97.62%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__6_/D               |
|  -1.153|   -2.524|-386.953| -418.864|    97.62%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-386.548| -418.459|    97.62%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.153|   -2.524|-386.532| -418.443|    97.63%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.153|   -2.524|-386.124| -418.035|    97.63%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.153|   -2.524|-386.112| -418.023|    97.64%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.153|   -2.524|-385.961| -417.872|    97.64%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__2_/D               |
|  -1.153|   -2.524|-385.934| -417.845|    97.64%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-385.869| -417.780|    97.64%|   0:00:01.0| 5559.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-385.800| -417.711|    97.64%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-384.807| -416.718|    97.64%|   0:00:00.0| 5559.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.153|   -2.524|-384.826| -416.737|    97.65%|   0:00:01.0| 5578.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.153|   -2.524|-384.458| -416.368|    97.65%|   0:00:01.0| 5578.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.153|   -2.524|-384.448| -416.359|    97.65%|   0:00:00.0| 5578.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.153|   -2.524|-384.414| -416.325|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q7_reg/latch/E                               |
|  -1.153|   -2.524|-384.389| -416.300|    97.65%|   0:00:01.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-384.371| -416.281|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.153|   -2.524|-384.370| -416.280|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q0_reg/latch/E                               |
|  -1.153|   -2.524|-383.713| -415.624|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.153|   -2.524|-383.331| -415.242|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.153|   -2.524|-383.315| -415.226|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__10_/D              |
|  -1.153|   -2.524|-382.994| -414.905|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory4_reg_51_/D     |
|  -1.153|   -2.524|-382.426| -414.337|    97.65%|   0:00:01.0| 5586.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.357| -414.268|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.098| -414.009|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_6_/D                           |
|  -1.153|   -2.524|-381.196| -413.107|    97.65%|   0:00:01.0| 5586.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-381.176| -413.087|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-380.713| -412.624|    97.65%|   0:00:00.0| 5586.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.153|   -2.524|-380.577| -412.488|    97.65%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.153|   -2.524|-380.230| -412.141|    97.65%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_2_/D                          |
|  -1.153|   -2.524|-380.201| -412.112|    97.65%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_2_/D                          |
|  -1.153|   -2.524|-379.923| -411.834|    97.65%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.153|   -2.524|-379.919| -411.830|    97.65%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.153|   -2.525|-379.920| -411.830|    97.65%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:00:59.0 mem=5605.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.525|   -2.525| -31.911| -411.830|    97.65%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.524|   -2.524| -31.583| -411.503|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -2.524|   -2.524| -31.583| -411.503|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -2.524|   -2.524| -31.425| -411.344|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -2.524|   -2.524| -31.237| -411.157|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -2.524|   -2.524| -31.152| -411.072|    97.66%|   0:00:01.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -2.524|   -2.524| -31.128| -411.048|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -2.524|   -2.524| -31.128| -411.048|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| norm_valid                                         |
|  -2.524|   -2.524| -31.011| -410.931|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_59_/D           |
|  -2.524|   -2.524| -31.003| -410.922|    97.66%|   0:00:00.0| 5605.5M|        NA|       NA| NA                                                 |
|  -2.525|   -2.525| -31.003| -410.923|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=5605.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:52 real=0:01:00.0 mem=5605.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.525| -31.003|
|reg2cgate |-0.878| -15.028|
|reg2reg   |-1.153|-364.891|
|HEPG      |-1.153|-379.920|
|All Paths |-2.525|-410.923|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.525 TNS Slack -410.923 Density 97.66
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 994 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.153|   -2.525|-382.753| -413.760|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.685| -413.692|    97.66%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.679| -413.685|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.667| -413.673|    97.66%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.655| -413.662|    97.66%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.516| -413.522|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.153|   -2.524|-382.516| -413.522|    97.67%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.153|   -2.524|-382.509| -413.515|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.153|   -2.524|-382.503| -413.510|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.153|   -2.524|-382.495| -413.501|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.490| -413.497|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.436| -413.442|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.153|   -2.524|-382.429| -413.435|    97.67%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.153|   -2.524|-382.418| -413.424|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.153|   -2.524|-382.407| -413.413|    97.67%|   0:00:00.0| 5605.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.153|   -2.524|-382.564| -413.570|    97.68%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.548| -413.555|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.426| -413.433|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.153|   -2.524|-382.383| -413.389|    97.69%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.153|   -2.524|-382.383| -413.389|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.343| -413.349|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.327| -413.333|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.319| -413.325|    97.69%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.312| -413.318|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.341| -413.348|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.153|   -2.524|-382.341| -413.348|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.341| -413.348|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.153|   -2.524|-382.337| -413.343|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-381.801| -412.807|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.153|   -2.524|-381.512| -412.518|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-381.495| -412.502|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-381.445| -412.451|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.153|   -2.524|-381.406| -412.412|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.153|   -2.524|-381.384| -412.390|    97.69%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__10_/D              |
|  -1.153|   -2.524|-381.323| -412.330|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.153|   -2.524|-381.323| -412.330|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.153|   -2.524|-381.317| -412.323|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__10_/D              |
|  -1.153|   -2.524|-381.274| -412.280|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory4_reg_80_/D     |
|  -1.153|   -2.524|-381.265| -412.271|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory10_reg_86_/D    |
|  -1.153|   -2.524|-381.506| -412.513|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.153|   -2.524|-381.505| -412.512|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory10_reg_72_/D    |
|  -1.153|   -2.525|-381.505| -412.512|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.6 real=0:00:16.0 mem=5605.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.525|   -2.525| -31.006| -412.512|    97.70%|   0:00:01.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.524|   -2.524| -31.006| -412.512|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -2.525|   -2.525| -31.006| -412.512|    97.70%|   0:00:00.0| 5605.5M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=5605.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.1 real=0:00:17.0 mem=5605.5M) ***
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.525| -31.006|
|reg2cgate |-0.878| -14.726|
|reg2reg   |-1.153|-366.779|
|HEPG      |-1.153|-381.505|
|All Paths |-2.525|-412.512|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 660 constrained nets 
Layer 7 has 134 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:02:32 real=0:01:19 mem=5605.5M) ***
(I,S,L,T): WC_VIEW: 49.7622, 52.8085, 1.97647, 104.547
*** SetupOpt [finish] : cpu/real = 0:02:43.4/0:01:30.2 (1.8), totSession cpu/real = 2:37:22.7/0:49:42.1 (3.2), mem = 5396.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:37:23 mem=5396.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5396.0MB
Summary Report:
Instances move: 0 (out of 38106 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5396.0MB
*** Finished refinePlace (2:37:26 mem=5396.0M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:05:56, real = 0:03:16, mem = 4250.1M, totSessionCpu=2:37:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=4977.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=4977.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5056.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5055.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.524  | -1.153  | -0.878  | -2.524  |
|           TNS (ns):|-412.510 |-366.778 | -14.726 | -31.006 |
|    Violating Paths:|  1661   |  1550   |   88    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.016   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.384%
       (97.711% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5055.0M
Info: 660 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4277.36MB/6345.21MB/4570.84MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4277.36MB/6345.21MB/4570.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4277.36MB/6345.21MB/4570.84MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 04:12:38 (2023-Mar-23 11:12:38 GMT)
2023-Mar-23 04:12:38 (2023-Mar-23 11:12:38 GMT): 10%
2023-Mar-23 04:12:38 (2023-Mar-23 11:12:38 GMT): 20%
2023-Mar-23 04:12:38 (2023-Mar-23 11:12:38 GMT): 30%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 40%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 50%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 60%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 70%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 80%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 90%

Finished Levelizing
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT)

Starting Activity Propagation
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT)
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 10%
2023-Mar-23 04:12:39 (2023-Mar-23 11:12:39 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:12:40 (2023-Mar-23 11:12:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4278.83MB/6345.21MB/4570.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 04:12:40 (2023-Mar-23 11:12:40 GMT)
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 10%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 20%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 30%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 40%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 50%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 60%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 70%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 80%
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT): 90%

Finished Calculating power
2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4283.05MB/6385.98MB/4570.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4283.05MB/6385.98MB/4570.84MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=4283.05MB/6385.98MB/4570.84MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4283.05MB/6385.98MB/4570.84MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 04:12:41 (2023-Mar-23 11:12:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.70639748 	   46.4506%
Total Switching Power:      56.35541503 	   51.6255%
Total Leakage Power:         2.10021853 	    1.9239%
Total Power:               109.16203094
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.27       4.166      0.5808       28.02       25.67
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.785e-05
Physical-Only                          0           0       0.662       0.662      0.6064
Combinational                      24.69       48.64      0.7906       74.13       67.91
Clock (Combinational)              1.418       2.643     0.03569       4.096       3.753
Clock (Sequential)                  1.32      0.9013     0.03114       2.252       2.063
-----------------------------------------------------------------------------------------
Total                              50.71       56.36         2.1       109.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.71       56.36         2.1       109.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.19       1.581     0.03703       2.808       2.573
clk1                               1.548       1.963      0.0298        3.54       3.243
-----------------------------------------------------------------------------------------
Total                              2.738       3.544     0.06683       6.349       5.816
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/CTS_ccl_a_buf_00314 (CKBD16):           0.1294
*              Highest Leakage Power: normalizer_inst/FE_RC_30_0 (ND3D8):        0.0003025
*                Total Cap:      3.54994e-10 F
*                Total instances in design: 67867
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29430
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=4293.18MB/6385.98MB/4570.84MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:37:34.7/0:49:51.1 (3.2), mem = 5288.5M
(I,S,L,T): WC_VIEW: 49.7662, 52.8112, 1.97647, 104.554
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.525  TNS Slack -412.512 Density 97.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.71%|        -|  -2.525|-412.512|   0:00:00.0| 5304.5M|
|    97.71%|        0|  -2.524|-412.512|   0:00:02.0| 5438.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.525  TNS Slack -412.512 Density 97.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 660 constrained nets 
Layer 7 has 134 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.2) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 49.7662, 52.8112, 1.97647, 104.554
*** PowerOpt [finish] : cpu/real = 0:00:10.7/0:00:05.1 (2.1), totSession cpu/real = 2:37:45.4/0:49:56.2 (3.2), mem = 5438.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:37:46 mem=5438.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5438.0MB
Summary Report:
Instances move: 0 (out of 38106 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5438.0MB
*** Finished refinePlace (2:37:49 mem=5438.0M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:18, real = 0:03:30, mem = 4264.3M, totSessionCpu=2:37:49 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5378.01M, totSessionCpu=2:37:50).
**optDesign ... cpu = 0:06:20, real = 0:03:31, mem = 4264.7M, totSessionCpu=2:37:50 **

Using Power View: WC_VIEW.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4264.75MB/6668.22MB/4570.84MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 04:12:51 (2023-Mar-23 11:12:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.70639748 	   46.4506%
Total Switching Power:      56.35541503 	   51.6255%
Total Leakage Power:         2.10021853 	    1.9239%
Total Power:               109.16203094
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.27       4.166      0.5808       28.02       25.67
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.785e-05
Physical-Only                          0           0       0.662       0.662      0.6064
Combinational                      24.69       48.64      0.7906       74.13       67.91
Clock (Combinational)              1.418       2.643     0.03569       4.096       3.753
Clock (Sequential)                  1.32      0.9013     0.03114       2.252       2.063
-----------------------------------------------------------------------------------------
Total                              50.71       56.36         2.1       109.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.71       56.36         2.1       109.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.19       1.581     0.03703       2.808       2.573
clk1                               1.548       1.963      0.0298        3.54       3.243
-----------------------------------------------------------------------------------------
Total                              2.738       3.544     0.06683       6.349       5.816
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/CTS_ccl_a_buf_00314 (CKBD16):           0.1294
*              Highest Leakage Power: normalizer_inst/FE_RC_30_0 (ND3D8):        0.0003025
*                Total Cap:      3.54994e-10 F
*                Total instances in design: 67867
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29430
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4296.02MB/6692.72MB/4570.84MB)

** Power Reclaim End WNS Slack -2.525  TNS Slack -412.512 
End: Power Optimization (cpu=0:00:17, real=0:00:10, mem=5013.05M, totSessionCpu=2:37:52).
**optDesign ... cpu = 0:06:21, real = 0:03:32, mem = 4253.1M, totSessionCpu=2:37:52 **
**ERROR: (IMPOPT-310):	Design density (97.71%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:37:54 mem=5016.5M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=105.766 CPU=0:00:14.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=105.766 CPU=0:00:15.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 73.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 105.8M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40618. 
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  11.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=15.1289 CPU=0:00:04.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=15.1289 CPU=0:00:04.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:27.5 real=0:00:07.0 totSessionCpu=0:01:23 mem=15.1M)
Done building cte hold timing graph (fixHold) cpu=0:00:30.5 real=0:00:08.0 totSessionCpu=0:01:23 mem=15.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=15.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=23.1M
Timing Data dump into file /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/coe_eosdata_SACj3F/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [52090 node(s), 66753 edge(s), 1 view(s)] (fixHold) cpu=0:00:34.1 real=0:00:10.0 totSessionCpu=0:01:26 mem=45.7M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:34.2/0:00:10.1 (3.4), mem = 45.7M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:32.4 real=0:00:10.0 totSessionCpu=2:38:26 mem=5016.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=5016.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5096.0M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/coe_eosdata_SACj3F/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5096.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5096.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5094.5M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.524  | -1.153  | -0.878  | -2.524  |
|           TNS (ns):|-412.510 |-366.778 | -14.726 | -31.006 |
|    Violating Paths:|  1661   |  1550   |   88    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.849  | -0.849  |  0.049  |  0.000  |
|           TNS (ns):| -43.311 | -43.311 |  0.000  |  0.000  |
|    Violating Paths:|   263   |   263   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.016   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.384%
       (97.711% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:06:58, real = 0:03:46, mem = 4253.0M, totSessionCpu=2:38:29 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:38:28.7/0:50:14.7 (3.2), mem = 5012.5M
(I,S,L,T): WC_VIEW: 49.7662, 52.8112, 1.97647, 104.554
*info: Run optDesign holdfix with 8 threads.
Info: 660 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:37.6 real=0:00:15.0 totSessionCpu=2:38:31 mem=5231.4M density=97.711% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5231.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=5231.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5310.9M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.8492
      TNS :     -43.3113
      #VP :          263
  Density :      97.711%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.4 real=0:00:16.0 totSessionCpu=2:38:33 mem=5310.9M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.8492
      TNS :     -43.3113
      #VP :          263
  Density :      97.711%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.6 real=0:00:16.0 totSessionCpu=2:38:33 mem=5310.9M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5310.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=5310.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5308.9M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 14011 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:40.9 real=0:00:17.0 totSessionCpu=2:38:35 mem=5308.9M density=97.711% ***


*** Finish Post Route Hold Fixing (cpu=0:00:40.9 real=0:00:17.0 totSessionCpu=2:38:35 mem=5308.9M density=97.711%) ***
(I,S,L,T): WC_VIEW: 49.7662, 52.8112, 1.97647, 104.554
*** HoldOpt [finish] : cpu/real = 0:00:06.2/0:00:05.0 (1.2), totSession cpu/real = 2:38:34.9/0:50:19.7 (3.2), mem = 5097.9M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:07:04, real = 0:03:51, mem = 4260.0M, totSessionCpu=2:38:35 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=5025.44M, totSessionCpu=2:38:37).
**optDesign ... cpu = 0:07:06, real = 0:03:53, mem = 4265.5M, totSessionCpu=2:38:37 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -1.153 ns

Start Layer Assignment ...
WNS(-1.153ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 126 cadidates out of 40394.
Total Assign Layers on 1 Nets (cpu 0:00:02.9).
GigaOpt: setting up router preferences
        design wns: -1.1527
        slack threshold: 0.2973
GigaOpt: 68 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1191 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.525 ns

Start Layer Assignment ...
WNS(-2.525ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 126 cadidates out of 40394.
Total Assign Layers on 0 Nets (cpu 0:00:02.9).
GigaOpt: setting up router preferences
        design wns: -2.5245
        slack threshold: -1.0745
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1191 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5120.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5120.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5120.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5120.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.524  | -1.153  | -0.878  | -2.524  |
|           TNS (ns):|-412.510 |-366.778 | -14.726 | -31.006 |
|    Violating Paths:|  1661   |  1550   |   88    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.016   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.384%
       (97.711% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5120.2M
**optDesign ... cpu = 0:07:16, real = 0:04:01, mem = 4198.6M, totSessionCpu=2:38:46 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 873
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 873

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 04:13:21 2023
#
#num needed restored net=0
#need_extraction net=0 (total=40394)
#Processed 23484 dirty instances, 1631 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(12026 insts marked dirty, reset pre-exisiting dirty flag on 12486 insts, 14277 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 04:13:23 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 40388 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4028.47 (MB), peak = 4600.66 (MB)
#Merging special wires: starts on Thu Mar 23 04:13:25 2023 with memory = 4029.18 (MB), peak = 4600.66 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.5 GB --0.91 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 245.52000 367.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 244.67500 367.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 268.92000 338.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.12000 338.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 229.87500 338.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 286.67500 336.69000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 282.87500 336.69000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 247.87500 336.69000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 244.07500 336.69000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 283.27500 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 279.47500 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 275.67500 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 265.72000 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 239.27500 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 235.47500 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 235.07500 333.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 223.92000 333.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 260.12000 331.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 270.72000 327.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 270.47500 327.71000 ) on M1 for NET core2_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#14242 routed nets are extracted.
#    13725 (33.98%) extracted nets are partially routed.
#26001 routed net(s) are imported.
#33 (0.08%) nets are without wires.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 40394.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 04:13:28 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 14.11 (MB)
#Total memory = 4035.80 (MB)
#Peak memory = 4600.66 (MB)
#
#
#Start global routing on Thu Mar 23 04:13:28 2023
#
#
#Start global routing initialization on Thu Mar 23 04:13:28 2023
#
#Number of eco nets is 13797
#
#Start global routing data preparation on Thu Mar 23 04:13:28 2023
#
#Start routing resource analysis on Thu Mar 23 04:13:28 2023
#
#Routing resource analysis is done on Thu Mar 23 04:13:28 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2656          80       33306    92.64%
#  M2             V        2659          84       33306     1.11%
#  M3             H        2736           0       33306     0.10%
#  M4             V        2166         577       33306     1.09%
#  M5             H        2736           0       33306     0.00%
#  M6             V        2743           0       33306     0.00%
#  M7             H         684           0       33306     0.00%
#  M8             V         685           0       33306     0.00%
#  --------------------------------------------------------------
#  Total                  17065       3.38%      266448    11.87%
#
#  733 nets (1.81%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 04:13:29 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4042.21 (MB), peak = 4600.66 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 04:13:29 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4043.76 (MB), peak = 4600.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4076.30 (MB), peak = 4600.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4099.25 (MB), peak = 4600.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4099.46 (MB), peak = 4600.66 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4125.80 (MB), peak = 4600.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 40276.
#Total number of nets in the design = 40394.
#
#13830 routable nets have only global wires.
#26446 routable nets have only detail routed wires.
#562 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#351 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                453           79               109           13268  
#-------------------------------------------------------------------------------
#        Total                453           79               109           13268  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                733          135               180           39363  
#-------------------------------------------------------------------------------
#        Total                733          135               180           39363  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           74(0.22%)     13(0.04%)      2(0.01%)   (0.27%)
#  M3            7(0.02%)      1(0.00%)      0(0.00%)   (0.02%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     82(0.03%)     14(0.01%)      2(0.00%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1431800 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 1675 um.
#Total wire length on LAYER M2 = 248725 um.
#Total wire length on LAYER M3 = 344511 um.
#Total wire length on LAYER M4 = 320948 um.
#Total wire length on LAYER M5 = 157209 um.
#Total wire length on LAYER M6 = 315885 um.
#Total wire length on LAYER M7 = 5968 um.
#Total wire length on LAYER M8 = 36879 um.
#Total number of vias = 310701
#Total number of multi-cut vias = 218667 ( 70.4%)
#Total number of single cut vias = 92034 ( 29.6%)
#Up-Via Summary (total 310701):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             79881 ( 65.4%)     42197 ( 34.6%)     122078
# M2              9904 (  8.4%)    107736 ( 91.6%)     117640
# M3              1479 (  3.7%)     38557 ( 96.3%)      40036
# M4               307 (  1.6%)     18482 ( 98.4%)      18789
# M5               191 (  1.9%)      9780 ( 98.1%)       9971
# M6               208 ( 18.4%)       921 ( 81.6%)       1129
# M7                64 (  6.0%)       994 ( 94.0%)       1058
#-----------------------------------------------------------
#                92034 ( 29.6%)    218667 ( 70.4%)     310701 
#
#Total number of involved priority nets 430
#Maximum src to sink distance for priority net 386.9
#Average of max src_to_sink distance for priority net 72.3
#Average of ave src_to_sink distance for priority net 44.4
#Max overcon = 3 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:08
#Increased memory = 93.71 (MB)
#Total memory = 4129.75 (MB)
#Peak memory = 4600.66 (MB)
#
#Finished global routing on Thu Mar 23 04:13:36 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4065.07 (MB), peak = 4600.66 (MB)
#Start Track Assignment.
#Done with 3406 horizontal wires in 2 hboxes and 1690 vertical wires in 2 hboxes.
#Done with 234 horizontal wires in 2 hboxes and 157 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1445010 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 3169 um.
#Total wire length on LAYER M2 = 253034 um.
#Total wire length on LAYER M3 = 351426 um.
#Total wire length on LAYER M4 = 321167 um.
#Total wire length on LAYER M5 = 157323 um.
#Total wire length on LAYER M6 = 315956 um.
#Total wire length on LAYER M7 = 6020 um.
#Total wire length on LAYER M8 = 36915 um.
#Total number of vias = 310701
#Total number of multi-cut vias = 218667 ( 70.4%)
#Total number of single cut vias = 92034 ( 29.6%)
#Up-Via Summary (total 310701):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             79881 ( 65.4%)     42197 ( 34.6%)     122078
# M2              9904 (  8.4%)    107736 ( 91.6%)     117640
# M3              1479 (  3.7%)     38557 ( 96.3%)      40036
# M4               307 (  1.6%)     18482 ( 98.4%)      18789
# M5               191 (  1.9%)      9780 ( 98.1%)       9971
# M6               208 ( 18.4%)       921 ( 81.6%)       1129
# M7                64 (  6.0%)       994 ( 94.0%)       1058
#-----------------------------------------------------------
#                92034 ( 29.6%)    218667 ( 70.4%)     310701 
#
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4191.55 (MB), peak = 4600.66 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	320       48        22        8         398       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:21
#Increased memory = 170.98 (MB)
#Total memory = 4192.67 (MB)
#Peak memory = 4600.66 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 56.7% required routing.
#   number of violations = 1501
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           27        4       43        0       76        0       12      162
#	M2          160      122      907       10        0       75        0     1274
#	M3            1        1       14        0        0        0        0       16
#	M4            0        0       28        0        0        0        0       28
#	M5            0        0        1        0        0        0        0        1
#	M6            1        0       18        1        0        0        0       20
#	Totals      189      127     1011       11       76       75       12     1501
#12026 out of 67867 instances (17.7%) need to be verified(marked ipoed), dirty area = 18.2%.
#1.7% of the total area is being checked for drcs
#1.7% of the total area was checked
#   number of violations = 1501
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           27        4       43        0       76        0       12      162
#	M2          160      122      907       10        0       75        0     1274
#	M3            1        1       14        0        0        0        0       16
#	M4            0        0       28        0        0        0        0       28
#	M5            0        0        1        0        0        0        0        1
#	M6            1        0       18        1        0        0        0       20
#	Totals      189      127     1011       11       76       75       12     1501
#cpu time = 00:02:41, elapsed time = 00:00:22, memory = 4634.94 (MB), peak = 4636.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 227
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           24        4       42        8        0        0        7       85
#	M2           27       15       68        0        7       18        0      135
#	M3            0        0        4        0        0        0        0        4
#	M4            0        0        3        0        0        0        0        3
#	Totals       51       19      117        8        7       18        7      227
#cpu time = 00:00:58, elapsed time = 00:00:08, memory = 4644.08 (MB), peak = 4645.87 (MB)
#start 2nd optimization iteration ...
#   number of violations = 214
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           24        3       42        8        0        0        7       84
#	M2           22       13       65        2        5       18        0      125
#	M3            0        0        4        0        0        0        0        4
#	M4            0        0        1        0        0        0        0        1
#	Totals       46       16      112       10        5       18        7      214
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 4643.46 (MB), peak = 4645.87 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 4638.62 (MB), peak = 4645.87 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4638.62 (MB), peak = 4645.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1434873 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 243833 um.
#Total wire length on LAYER M3 = 344923 um.
#Total wire length on LAYER M4 = 326236 um.
#Total wire length on LAYER M5 = 158656 um.
#Total wire length on LAYER M6 = 316845 um.
#Total wire length on LAYER M7 = 5878 um.
#Total wire length on LAYER M8 = 36864 um.
#Total number of vias = 328673
#Total number of multi-cut vias = 186602 ( 56.8%)
#Total number of single cut vias = 142071 ( 43.2%)
#Up-Via Summary (total 328673):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89851 ( 72.1%)     34683 ( 27.9%)     124534
# M2             37612 ( 29.6%)     89442 ( 70.4%)     127054
# M3             10164 ( 22.8%)     34512 ( 77.2%)      44676
# M4              2964 ( 15.0%)     16861 ( 85.0%)      19825
# M5              1091 ( 10.5%)      9329 ( 89.5%)      10420
# M6               270 ( 24.3%)       842 ( 75.7%)       1112
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142071 ( 43.2%)    186602 ( 56.8%)     328673 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:03
#Elapsed time = 00:00:34
#Increased memory = -114.04 (MB)
#Total memory = 4078.64 (MB)
#Peak memory = 4645.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4084.56 (MB), peak = 4645.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1434873 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 243833 um.
#Total wire length on LAYER M3 = 344923 um.
#Total wire length on LAYER M4 = 326236 um.
#Total wire length on LAYER M5 = 158656 um.
#Total wire length on LAYER M6 = 316845 um.
#Total wire length on LAYER M7 = 5878 um.
#Total wire length on LAYER M8 = 36864 um.
#Total number of vias = 328673
#Total number of multi-cut vias = 186602 ( 56.8%)
#Total number of single cut vias = 142071 ( 43.2%)
#Up-Via Summary (total 328673):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89851 ( 72.1%)     34683 ( 27.9%)     124534
# M2             37612 ( 29.6%)     89442 ( 70.4%)     127054
# M3             10164 ( 22.8%)     34512 ( 77.2%)      44676
# M4              2964 ( 15.0%)     16861 ( 85.0%)      19825
# M5              1091 ( 10.5%)      9329 ( 89.5%)      10420
# M6               270 ( 24.3%)       842 ( 75.7%)       1112
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142071 ( 43.2%)    186602 ( 56.8%)     328673 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1434873 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 243833 um.
#Total wire length on LAYER M3 = 344923 um.
#Total wire length on LAYER M4 = 326236 um.
#Total wire length on LAYER M5 = 158656 um.
#Total wire length on LAYER M6 = 316845 um.
#Total wire length on LAYER M7 = 5878 um.
#Total wire length on LAYER M8 = 36864 um.
#Total number of vias = 328673
#Total number of multi-cut vias = 186602 ( 56.8%)
#Total number of single cut vias = 142071 ( 43.2%)
#Up-Via Summary (total 328673):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89851 ( 72.1%)     34683 ( 27.9%)     124534
# M2             37612 ( 29.6%)     89442 ( 70.4%)     127054
# M3             10164 ( 22.8%)     34512 ( 77.2%)      44676
# M4              2964 ( 15.0%)     16861 ( 85.0%)      19825
# M5              1091 ( 10.5%)      9329 ( 89.5%)      10420
# M6               270 ( 24.3%)       842 ( 75.7%)       1112
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142071 ( 43.2%)    186602 ( 56.8%)     328673 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 04:14:21 2023
#
#
#Start Post Route Wire Spread.
#Done with 2442 horizontal wires in 3 hboxes and 3741 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1436785 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 244220 um.
#Total wire length on LAYER M3 = 345384 um.
#Total wire length on LAYER M4 = 326834 um.
#Total wire length on LAYER M5 = 158914 um.
#Total wire length on LAYER M6 = 317025 um.
#Total wire length on LAYER M7 = 5888 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328673
#Total number of multi-cut vias = 186602 ( 56.8%)
#Total number of single cut vias = 142071 ( 43.2%)
#Up-Via Summary (total 328673):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89851 ( 72.1%)     34683 ( 27.9%)     124534
# M2             37612 ( 29.6%)     89442 ( 70.4%)     127054
# M3             10164 ( 22.8%)     34512 ( 77.2%)      44676
# M4              2964 ( 15.0%)     16861 ( 85.0%)      19825
# M5              1091 ( 10.5%)      9329 ( 89.5%)      10420
# M6               270 ( 24.3%)       842 ( 75.7%)       1112
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142071 ( 43.2%)    186602 ( 56.8%)     328673 
#
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:09, memory = 4197.40 (MB), peak = 4645.87 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1436785 um.
#Total half perimeter of net bounding box = 1305311 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 244220 um.
#Total wire length on LAYER M3 = 345384 um.
#Total wire length on LAYER M4 = 326834 um.
#Total wire length on LAYER M5 = 158914 um.
#Total wire length on LAYER M6 = 317025 um.
#Total wire length on LAYER M7 = 5888 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328673
#Total number of multi-cut vias = 186602 ( 56.8%)
#Total number of single cut vias = 142071 ( 43.2%)
#Up-Via Summary (total 328673):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89851 ( 72.1%)     34683 ( 27.9%)     124534
# M2             37612 ( 29.6%)     89442 ( 70.4%)     127054
# M3             10164 ( 22.8%)     34512 ( 77.2%)      44676
# M4              2964 ( 15.0%)     16861 ( 85.0%)      19825
# M5              1091 ( 10.5%)      9329 ( 89.5%)      10420
# M6               270 ( 24.3%)       842 ( 75.7%)       1112
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142071 ( 43.2%)    186602 ( 56.8%)     328673 
#
#detailRoute Statistics:
#Cpu time = 00:04:25
#Elapsed time = 00:00:46
#Increased memory = -127.61 (MB)
#Total memory = 4065.07 (MB)
#Peak memory = 4645.87 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:59
#Elapsed time = 00:01:11
#Increased memory = -189.81 (MB)
#Total memory = 4008.79 (MB)
#Peak memory = 4645.87 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 04:14:31 2023
#
**optDesign ... cpu = 0:12:15, real = 0:05:12, mem = 3820.4M, totSessionCpu=2:43:46 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67867 and nets=40394 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4887.1M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 4939.0M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 4939.0M)
Extracted 30.0003% (CPU Time= 0:00:03.0  MEM= 4939.0M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 4939.0M)
Extracted 50.0004% (CPU Time= 0:00:04.4  MEM= 4943.0M)
Extracted 60.0002% (CPU Time= 0:00:05.5  MEM= 4943.0M)
Extracted 70.0003% (CPU Time= 0:00:07.6  MEM= 4943.0M)
Extracted 80.0003% (CPU Time= 0:00:08.2  MEM= 4943.0M)
Extracted 90.0003% (CPU Time= 0:00:09.0  MEM= 4943.0M)
Extracted 100% (CPU Time= 0:00:10.7  MEM= 4943.0M)
Number of Extracted Resistors     : 901256
Number of Extracted Ground Cap.   : 880582
Number of Extracted Coupling Cap. : 1762416
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4926.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.3  Real Time: 0:00:14.0  MEM: 4919.688M)
**optDesign ... cpu = 0:12:30, real = 0:05:26, mem = 3823.7M, totSessionCpu=2:44:00 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4892.8)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5274.88 CPU=0:00:16.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5274.88 CPU=0:00:17.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5242.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5274.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4922)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40618. 
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  30.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5195.24 CPU=0:00:12.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5195.24 CPU=0:00:12.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:40.7 real=0:00:09.0 totSessionCpu=2:44:41 mem=5195.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5195.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=5195.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5203.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5225.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.515  | -1.146  | -0.886  | -2.515  |
|           TNS (ns):|-412.935 |-367.415 | -14.521 | -30.999 |
|    Violating Paths:|  1637   |  1528   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.016   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.384%
       (97.711% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5225.8M
**optDesign ... cpu = 0:13:12, real = 0:05:36, mem = 4059.9M, totSessionCpu=2:44:43 **
**optDesign ... cpu = 0:13:13, real = 0:05:36, mem = 4059.9M, totSessionCpu=2:44:43 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.515
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 660 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:44:43.6/0:52:05.5 (3.2), mem = 4918.8M
(I,S,L,T): WC_VIEW: 49.7695, 52.7563, 1.97647, 104.502
*info: 660 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.515 TNS Slack -412.934 Density 97.71
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.515| -30.999|
|reg2cgate |-0.886| -14.521|
|reg2reg   |-1.146|-367.414|
|HEPG      |-1.146|-381.935|
|All Paths |-2.515|-412.934|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:01.0| 5248.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:00.0| 5363.0M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:01.0| 5363.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:00.0| 5363.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:01.0| 5363.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_3_/D                                 |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:00.0| 5363.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:00.0| 5363.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:00.0| 5363.0M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q5_reg/latch/E                               |
|  -1.146|   -2.515|-381.935| -412.934|    97.71%|   0:00:00.0| 5363.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=5363.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:05.0 mem=5363.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.515| -30.999|
|reg2cgate |-0.886| -14.521|
|reg2reg   |-1.146|-367.414|
|HEPG      |-1.146|-381.935|
|All Paths |-2.515|-412.934|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.515| -30.999|
|reg2cgate |-0.886| -14.521|
|reg2reg   |-1.146|-367.414|
|HEPG      |-1.146|-381.935|
|All Paths |-2.515|-412.934|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 660 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 134 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=5363.0M) ***
(I,S,L,T): WC_VIEW: 49.7695, 52.7563, 1.97647, 104.502
*** SetupOpt [finish] : cpu/real = 0:00:18.7/0:00:17.7 (1.1), totSession cpu/real = 2:45:02.3/0:52:23.2 (3.2), mem = 5155.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:13:32, real = 0:05:55, mem = 4241.9M, totSessionCpu=2:45:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=4970.55M, totSessionCpu=2:45:04).
**optDesign ... cpu = 0:13:33, real = 0:05:55, mem = 4241.1M, totSessionCpu=2:45:04 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4249.68MB/6232.22MB/4634.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4249.68MB/6232.22MB/4634.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4249.68MB/6232.22MB/4634.94MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT)
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 10%
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 20%
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 30%
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 40%
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 50%
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 60%
2023-Mar-23 04:15:17 (2023-Mar-23 11:15:17 GMT): 70%
2023-Mar-23 04:15:18 (2023-Mar-23 11:15:18 GMT): 80%
2023-Mar-23 04:15:18 (2023-Mar-23 11:15:18 GMT): 90%

Finished Levelizing
2023-Mar-23 04:15:18 (2023-Mar-23 11:15:18 GMT)

Starting Activity Propagation
2023-Mar-23 04:15:18 (2023-Mar-23 11:15:18 GMT)
2023-Mar-23 04:15:18 (2023-Mar-23 11:15:18 GMT): 10%
2023-Mar-23 04:15:18 (2023-Mar-23 11:15:18 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:15:19 (2023-Mar-23 11:15:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4250.43MB/6232.22MB/4634.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 04:15:19 (2023-Mar-23 11:15:19 GMT)
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 10%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 20%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 30%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 40%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 50%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 60%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 70%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 80%
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT): 90%

Finished Calculating power
2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4255.63MB/6312.25MB/4634.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4255.63MB/6312.25MB/4634.94MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4255.63MB/6312.25MB/4634.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4255.63MB/6312.25MB/4634.94MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 04:15:20 (2023-Mar-23 11:15:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.70871228 	   46.4787%
Total Switching Power:      56.29214658 	   51.5963%
Total Leakage Power:         2.10021853 	    1.9250%
Total Power:               109.10107730
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.28       4.165      0.5808       28.02       25.69
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.786e-05
Physical-Only                          0           0       0.662       0.662      0.6068
Combinational                      24.69       48.59      0.7906       74.08        67.9
Clock (Combinational)              1.418       2.637     0.03569        4.09       3.749
Clock (Sequential)                  1.32      0.8991     0.03114        2.25       2.063
-----------------------------------------------------------------------------------------
Total                              50.71       56.29         2.1       109.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.71       56.29         2.1       109.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.19       1.578     0.03703       2.805       2.571
clk1                               1.548       1.958      0.0298       3.535        3.24
-----------------------------------------------------------------------------------------
Total                              2.738       3.536     0.06683       6.341       5.812
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4285.31MB/6336.75MB/4634.94MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:13:42, real = 0:06:01, mem = 4239.2M, totSessionCpu=2:45:13 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:42, real = 0:06:01, mem = 4229.1M, totSessionCpu=2:45:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=5020.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5020.6M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=117.758 CPU=0:00:15.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=117.758 CPU=0:00:16.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 85.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 117.8M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 40618. 
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  11.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=51.1211 CPU=0:00:04.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=51.1211 CPU=0:00:04.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:08.0 totSessionCpu=0:01:56 mem=51.1M)
** Profile ** Overall slacks :  cpu=0:00:29.4, mem=59.1M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:32.9/0:00:09.4 (3.5), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:31.9, mem=5108.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5031.0M
** Profile ** DRVs :  cpu=0:00:01.9, mem=5035.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.515  | -1.146  | -0.886  | -2.515  |
|           TNS (ns):|-412.935 |-367.415 | -14.521 | -30.999 |
|    Violating Paths:|  1637   |  1528   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.848  | -0.848  |  0.049  |  0.000  |
|           TNS (ns):| -43.302 | -43.302 |  0.000  |  0.000  |
|    Violating Paths:|   264   |   264   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.016   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.384%
       (97.711% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5035.5M
**optDesign ... cpu = 0:14:17, real = 0:06:15, mem = 4212.8M, totSessionCpu=2:45:48 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4131.3M, totSessionCpu=2:45:48 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 04:15:40 (2023-Mar-23 11:15:40 GMT)
2023-Mar-23 04:15:40 (2023-Mar-23 11:15:40 GMT): 10%
2023-Mar-23 04:15:40 (2023-Mar-23 11:15:40 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:15:41 (2023-Mar-23 11:15:41 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:08, mem = 4468.5M, totSessionCpu=2:46:02 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5284.0M, init mem=5284.0M)
*info: Placed = 67867          (Fixed = 359)
*info: Unplaced = 0           
Placement Density:97.69%(272402/278845)
Placement Density (including fixed std cells):97.69%(272402/278845)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=5280.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 38437

Instance distribution across the VT partitions:

 LVT : inst = 13033 (33.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13033 (33.9%)

 HVT : inst = 25404 (66.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 25404 (66.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67867 and nets=40394 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5272.0M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 5339.8M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 5339.8M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5339.8M)
Extracted 40.0003% (CPU Time= 0:00:03.8  MEM= 5339.8M)
Extracted 50.0004% (CPU Time= 0:00:04.6  MEM= 5343.8M)
Extracted 60.0002% (CPU Time= 0:00:05.7  MEM= 5343.8M)
Extracted 70.0003% (CPU Time= 0:00:07.8  MEM= 5343.8M)
Extracted 80.0003% (CPU Time= 0:00:08.4  MEM= 5343.8M)
Extracted 90.0003% (CPU Time= 0:00:09.1  MEM= 5343.8M)
Extracted 100% (CPU Time= 0:00:11.0  MEM= 5343.8M)
Number of Extracted Resistors     : 901256
Number of Extracted Ground Cap.   : 880582
Number of Extracted Coupling Cap. : 1762416
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5307.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.8  Real Time: 0:00:14.0  MEM: 5307.828M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5224.1)
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5579.11 CPU=0:00:16.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5579.11 CPU=0:00:17.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5547.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5579.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5225.22)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40618. 
Total number of fetched objects 40618
AAE_INFO-618: Total number of nets in the design is 40394,  30.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5498.47 CPU=0:00:14.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5498.47 CPU=0:00:14.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:41.8 real=0:00:09.0 totSessionCpu=2:47:02 mem=5498.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=5498.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=5498.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5506.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5529.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.515  | -1.146  | -0.886  | -2.515  |
|           TNS (ns):|-412.935 |-367.415 | -14.521 | -30.999 |
|    Violating Paths:|  1637   |  1528   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.016   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.384%
       (97.711% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5529.0M
**optDesign ... cpu = 0:01:16, real = 0:00:35, mem = 4380.1M, totSessionCpu=2:47:04 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       660 (unrouted=0, trialRouted=0, noStatus=0, routed=660, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39734 (unrouted=118, trialRouted=0, noStatus=0, routed=39616, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 658 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 278783.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5274
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        611     [min=1, max=275, avg=66, sd=57, total=40390]
       0          1         33     [min=1, max=471, avg=105, sd=123, total=3463]
       0          2          2     [min=34, max=445, avg=240, sd=290, total=479]
       1          1         14     [min=6, max=331, avg=122, sd=100, total=1701]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=308, i=14, icg=334, nicg=2, l=0, total=658
    cell areas       : b=1578.960um^2, i=72.720um^2, icg=2935.800um^2, nicg=12.960um^2, l=0.000um^2, total=4600.440um^2
    cell capacitance : b=0.878pF, i=0.144pF, icg=0.661pF, nicg=0.005pF, l=0.000pF, total=1.688pF
    sink capacitance : count=10295, total=8.249pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.046pF, leaf=12.819pF, total=14.865pF
    wire lengths     : top=0.000um, trunk=13714.225um, leaf=83142.495um, total=96856.720um
    hp wire lengths  : top=0.000um, trunk=11311.200um, leaf=34243.100um, total=45554.300um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=19, worst=[0.020ns, 0.016ns, 0.013ns, 0.012ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.007ns sd=0.006ns sum=0.127ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=282 avg=0.045ns sd=0.024ns min=0.004ns max=0.104ns {200 <= 0.063ns, 59 <= 0.084ns, 16 <= 0.094ns, 4 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.012ns min=0.030ns max=0.125ns {13 <= 0.063ns, 109 <= 0.084ns, 113 <= 0.094ns, 62 <= 0.100ns, 62 <= 0.105ns} {9 <= 0.110ns, 6 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 7 CKBD16: 63 BUFFD12: 7 CKBD12: 51 BUFFD8: 1 CKBD8: 8 CKBD6: 5 BUFFD4: 12 CKBD4: 4 BUFFD3: 1 CKBD3: 42 BUFFD2: 1 CKBD2: 32 BUFFD1: 45 CKBD1: 15 BUFFD0: 2 CKBD0: 12 
     Invs: INVD16: 2 CKND16: 6 CKND3: 2 INVD2: 2 CKND1: 2 
     ICGs: CKLNQD16: 25 CKLNQD12: 22 CKLNQD8: 71 CKLNQD6: 6 CKLNQD4: 3 CKLNQD3: 97 CKLNQD2: 53 CKLNQD1: 57 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.369, max=2.920, avg=0.467, sd=0.222], skew [2.551 vs 0.057*], 72.3% {0.375, 0.432} (wid=0.046 ws=0.043) (gid=2.880 gs=2.528)
    skew_group clk2/CON: insertion delay [min=0.331, max=0.624, avg=0.443, sd=0.091], skew [0.293 vs 0.057*], 55.3% {0.342, 0.399} (wid=0.044 ws=0.035) (gid=0.586 gs=0.280)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 6 fragments, 6 fraglets and 7 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 660, tested: 660, violation detected: 19, violation ignored (due to small violation): 0, cannot run: 0, attempted: 19, unsuccessful: 0, sized: 2
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              19 [100.0%]           2 (10.5%)           0            0                    2 (10.5%)          17 (89.5%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             19 [100.0%]           2 (10.5%)           0            0                    2 (10.5%)          17 (89.5%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 17, Area change: 4.680um^2 (0.102%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=308, i=14, icg=334, nicg=2, l=0, total=658
    cell areas       : b=1578.960um^2, i=72.720um^2, icg=2940.480um^2, nicg=12.960um^2, l=0.000um^2, total=4605.120um^2
    cell capacitance : b=0.878pF, i=0.144pF, icg=0.662pF, nicg=0.005pF, l=0.000pF, total=1.689pF
    sink capacitance : count=10295, total=8.249pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.046pF, leaf=12.819pF, total=14.865pF
    wire lengths     : top=0.000um, trunk=13714.225um, leaf=83142.495um, total=96856.720um
    hp wire lengths  : top=0.000um, trunk=11311.200um, leaf=34243.100um, total=45554.300um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=17, worst=[0.020ns, 0.016ns, 0.013ns, 0.012ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.007ns sd=0.005ns sum=0.126ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=282 avg=0.045ns sd=0.024ns min=0.004ns max=0.104ns {200 <= 0.063ns, 59 <= 0.084ns, 16 <= 0.094ns, 4 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.013ns min=0.030ns max=0.125ns {14 <= 0.063ns, 109 <= 0.084ns, 113 <= 0.094ns, 63 <= 0.100ns, 62 <= 0.105ns} {7 <= 0.110ns, 6 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 7 CKBD16: 63 BUFFD12: 7 CKBD12: 51 BUFFD8: 1 CKBD8: 8 CKBD6: 5 BUFFD4: 12 CKBD4: 4 BUFFD3: 1 CKBD3: 42 BUFFD2: 1 CKBD2: 32 BUFFD1: 45 CKBD1: 15 BUFFD0: 2 CKBD0: 12 
     Invs: INVD16: 2 CKND16: 6 CKND3: 2 INVD2: 2 CKND1: 2 
     ICGs: CKLNQD16: 25 CKLNQD12: 23 CKLNQD8: 70 CKLNQD6: 7 CKLNQD4: 3 CKLNQD3: 97 CKLNQD2: 52 CKLNQD1: 57 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.369, max=2.920, avg=0.467, sd=0.222], skew [2.550 vs 0.057*], 72.3% {0.375, 0.432} (wid=0.046 ws=0.043) (gid=2.880 gs=2.528)
    skew_group clk2/CON: insertion delay [min=0.331, max=0.624, avg=0.443, sd=0.091], skew [0.293 vs 0.057*], 55.3% {0.342, 0.399} (wid=0.044 ws=0.034) (gid=0.586 gs=0.280)
  Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 38 insts, 88 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=308, i=14, icg=334, nicg=2, l=0, total=658
    cell areas       : b=1578.960um^2, i=72.720um^2, icg=2940.480um^2, nicg=12.960um^2, l=0.000um^2, total=4605.120um^2
    cell capacitance : b=0.878pF, i=0.144pF, icg=0.662pF, nicg=0.005pF, l=0.000pF, total=1.689pF
    sink capacitance : count=10295, total=8.249pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=2.046pF, leaf=12.819pF, total=14.865pF
    wire lengths     : top=0.000um, trunk=13714.225um, leaf=83142.495um, total=96856.720um
    hp wire lengths  : top=0.000um, trunk=11311.200um, leaf=34243.100um, total=45554.300um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=17, worst=[0.020ns, 0.016ns, 0.013ns, 0.012ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.007ns sd=0.005ns sum=0.126ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=282 avg=0.045ns sd=0.024ns min=0.004ns max=0.104ns {200 <= 0.063ns, 59 <= 0.084ns, 16 <= 0.094ns, 4 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.013ns min=0.030ns max=0.125ns {14 <= 0.063ns, 109 <= 0.084ns, 113 <= 0.094ns, 63 <= 0.100ns, 62 <= 0.105ns} {7 <= 0.110ns, 6 <= 0.115ns, 4 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 7 CKBD16: 63 BUFFD12: 7 CKBD12: 51 BUFFD8: 1 CKBD8: 8 CKBD6: 5 BUFFD4: 12 CKBD4: 4 BUFFD3: 1 CKBD3: 42 BUFFD2: 1 CKBD2: 32 BUFFD1: 45 CKBD1: 15 BUFFD0: 2 CKBD0: 12 
     Invs: INVD16: 2 CKND16: 6 CKND3: 2 INVD2: 2 CKND1: 2 
     ICGs: CKLNQD16: 25 CKLNQD12: 23 CKLNQD8: 70 CKLNQD6: 7 CKLNQD4: 3 CKLNQD3: 97 CKLNQD2: 52 CKLNQD1: 57 
    NICGs: AN2D8: 1 CKAN2D8: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.369, max=2.920, avg=0.467, sd=0.222], skew [2.550 vs 0.057*], 72.3% {0.375, 0.432} (wid=0.046 ws=0.043) (gid=2.880 gs=2.528)
    skew_group clk2/CON: insertion delay [min=0.331, max=0.624, avg=0.443, sd=0.091], skew [0.293 vs 0.057*], 55.3% {0.342, 0.399} (wid=0.044 ws=0.034) (gid=0.586 gs=0.280)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       660 (unrouted=0, trialRouted=0, noStatus=0, routed=660, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 39734 (unrouted=118, trialRouted=0, noStatus=0, routed=39616, fixed=0, [crossesIlmBoundary=0, tooFewTerms=118, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:07.7 real=0:00:05.7)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5243.91M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 660 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:47:17.8/0:53:27.2 (3.1), mem = 5243.9M
(I,S,L,T): WC_VIEW: 49.7695, 52.7563, 1.97647, 104.502
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    11|    11|    -0.02|     0|     0|     0|     0|     0|     0|    -2.51|  -413.23|       0|       0|       0|  97.71|          |         |
|     0|     0|     0.00|     8|     8|    -0.01|     0|     0|     0|     0|     0|     0|    -2.51|  -413.23|       4|       0|       0|  97.71| 0:00:00.0|  5845.9M|
|     0|     0|     0.00|     6|     6|    -0.01|     0|     0|     0|     0|     0|     0|    -2.51|  -413.23|       0|       0|       0|  97.71| 0:00:01.0|  5845.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 660 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 134 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:02.0 mem=5845.9M) ***

(I,S,L,T): WC_VIEW: 49.7695, 52.7563, 1.97655, 104.502
*** DrvOpt [finish] : cpu/real = 0:00:10.6/0:00:08.7 (1.2), totSession cpu/real = 2:47:28.4/0:53:35.9 (3.1), mem = 5636.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:47:29 mem=5636.5M) ***
Move report: Detail placement moves 230 insts, mean move: 8.54 um, max move: 77.80 um
	Max move on inst (FILLER__2_1481): (225.20, 389.80) --> (297.60, 395.20)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 5636.5MB
Summary Report:
Instances move: 18 (out of 38112 movable)
Instances flipped: 0
Mean displacement: 3.63 um
Max displacement: 9.20 um (Instance: core2_inst/psum_mem_instance/U595) (284.4, 139.6) -> (288.2, 134.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 5636.5MB
*** Finished refinePlace (2:47:32 mem=5636.5M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:44, real = 0:00:55, mem = 4536.3M, totSessionCpu=2:47:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 5302.47M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5302.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=5302.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5381.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5380.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.20min mem=5302.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.514  | -1.146  | -0.886  | -2.514  |
|           TNS (ns):|-413.232 |-367.715 | -14.525 | -30.991 |
|    Violating Paths:|  1641   |  1532   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.007   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.387%
       (97.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5380.4M
**optDesign ... cpu = 0:01:46, real = 0:00:56, mem = 4529.1M, totSessionCpu=2:47:34 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:47, real = 0:00:57, mem = 4508.4M, totSessionCpu=2:47:35 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5291.88M, totSessionCpu=2:47:36).
**optDesign ... cpu = 0:01:48, real = 0:00:57, mem = 4497.3M, totSessionCpu=2:47:36 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5291.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5291.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5371.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5371.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.514  | -1.146  | -0.886  | -2.514  |
|           TNS (ns):|-413.232 |-367.715 | -14.525 | -30.991 |
|    Violating Paths:|  1641   |  1532   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.007   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.387%
       (97.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5371.3M
**optDesign ... cpu = 0:01:51, real = 0:00:59, mem = 4493.1M, totSessionCpu=2:47:39 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 67
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 67

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 04:16:34 2023
#
#num needed restored net=0
#need_extraction net=0 (total=40398)
#Processed 72 dirty instances, 272 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(39 insts marked dirty, reset pre-exisiting dirty flag on 272 insts, 48 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 04:16:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 40392 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4441.99 (MB), peak = 4683.05 (MB)
#Merging special wires: starts on Thu Mar 23 04:16:38 2023 with memory = 4442.69 (MB), peak = 4683.05 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --0.83 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 289.71000 129.71500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN62_n657. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 281.09000 136.91500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN57_n268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 280.10500 136.91500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN67_n898. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 115.50500 347.48500 ) on M1 for NET core2_inst/kmem_instance/n329. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 116.49000 347.48500 ) on M1 for NET core2_inst/kmem_instance/n328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 290.69500 129.71500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN70_n905. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 264.30000 145.90000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/FE_OFN96_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 265.89500 142.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/FE_OFN96_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 271.29500 136.90000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/FE_OFN96_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 271.29500 142.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/FE_OFN171_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 268.30000 142.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/FE_OFN171_rd_ptr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 318.88500 135.10000 ) on M1 for NET core2_inst/psum_mem_instance/FE_PDN4661_net4088. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 82.51500 311.50000 ) on M1 for NET core2_inst/kmem_instance/net4186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 263.67000 149.60000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/net4329. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 214.08500 153.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_PDN4663_n_Logic0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 271.28500 151.30000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_PDN4664_n_Logic0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 83.08500 311.50000 ) on M1 for NET core2_inst/kmem_instance/FE_PDN4662_net4186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 270.80000 151.40000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_7__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 213.60000 153.00000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_5__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 318.40000 135.00000 ) on M1 for NET core2_inst/psum_mem_instance/net4088. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#46 routed nets are extracted.
#    41 (0.10%) extracted nets are partially routed.
#40234 routed net(s) are imported.
#118 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 40398.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 04:16:39 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.67 (MB)
#Total memory = 4443.51 (MB)
#Peak memory = 4683.05 (MB)
#
#
#Start global routing on Thu Mar 23 04:16:39 2023
#
#
#Start global routing initialization on Thu Mar 23 04:16:39 2023
#
#Number of eco nets is 82
#
#Start global routing data preparation on Thu Mar 23 04:16:39 2023
#
#Start routing resource analysis on Thu Mar 23 04:16:39 2023
#
#Routing resource analysis is done on Thu Mar 23 04:16:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2656          80       33306    92.64%
#  M2             V        2659          84       33306     1.11%
#  M3             H        2736           0       33306     0.10%
#  M4             V        2166         577       33306     1.09%
#  M5             H        2736           0       33306     0.00%
#  M6             V        2743           0       33306     0.00%
#  M7             H         684           0       33306     0.00%
#  M8             V         685           0       33306     0.00%
#  --------------------------------------------------------------
#  Total                  17065       3.38%      266448    11.87%
#
#  733 nets (1.81%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 04:16:40 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4449.62 (MB), peak = 4683.05 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 04:16:40 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4450.85 (MB), peak = 4683.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4453.59 (MB), peak = 4683.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4453.75 (MB), peak = 4683.05 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4455.41 (MB), peak = 4683.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 118 (skipped).
#Total number of routable nets = 40280.
#Total number of nets in the design = 40398.
#
#82 routable nets have only global wires.
#40198 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#911 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  1            1                 1              80  
#-------------------------------------------------------------------------------
#        Total                  1            1                 1              80  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                733          135               180           39367  
#-------------------------------------------------------------------------------
#        Total                733          135               180           39367  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            2(0.01%)      1(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      2(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1436974 um.
#Total half perimeter of net bounding box = 1305477 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 244321 um.
#Total wire length on LAYER M3 = 345480 um.
#Total wire length on LAYER M4 = 326847 um.
#Total wire length on LAYER M5 = 158915 um.
#Total wire length on LAYER M6 = 316990 um.
#Total wire length on LAYER M7 = 5900 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328702
#Total number of multi-cut vias = 186561 ( 56.8%)
#Total number of single cut vias = 142141 ( 43.2%)
#Up-Via Summary (total 328702):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89866 ( 72.2%)     34676 ( 27.8%)     124542
# M2             37659 ( 29.6%)     89418 ( 70.4%)     127077
# M3             10170 ( 22.8%)     34507 ( 77.2%)      44677
# M4              2966 ( 15.0%)     16859 ( 85.0%)      19825
# M5              1090 ( 10.5%)      9326 ( 89.5%)      10416
# M6               271 ( 24.3%)       842 ( 75.7%)       1113
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142141 ( 43.2%)    186561 ( 56.8%)     328702 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 32.3
#Average of max src_to_sink distance for priority net 32.3
#Average of ave src_to_sink distance for priority net 19.7
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 15.82 (MB)
#Total memory = 4459.33 (MB)
#Peak memory = 4683.05 (MB)
#
#Finished global routing on Thu Mar 23 04:16:43 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4450.47 (MB), peak = 4683.05 (MB)
#Start Track Assignment.
#Done with 35 horizontal wires in 2 hboxes and 35 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1437086 um.
#Total half perimeter of net bounding box = 1305477 um.
#Total wire length on LAYER M1 = 1648 um.
#Total wire length on LAYER M2 = 244369 um.
#Total wire length on LAYER M3 = 345523 um.
#Total wire length on LAYER M4 = 326849 um.
#Total wire length on LAYER M5 = 158921 um.
#Total wire length on LAYER M6 = 316990 um.
#Total wire length on LAYER M7 = 5903 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328702
#Total number of multi-cut vias = 186561 ( 56.8%)
#Total number of single cut vias = 142141 ( 43.2%)
#Up-Via Summary (total 328702):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89866 ( 72.2%)     34676 ( 27.8%)     124542
# M2             37659 ( 29.6%)     89418 ( 70.4%)     127077
# M3             10170 ( 22.8%)     34507 ( 77.2%)      44677
# M4              2966 ( 15.0%)     16859 ( 85.0%)      19825
# M5              1090 ( 10.5%)      9326 ( 89.5%)      10416
# M6               271 ( 24.3%)       842 ( 75.7%)       1113
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142141 ( 43.2%)    186561 ( 56.8%)     328702 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4586.60 (MB), peak = 4683.05 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:14
#Increased memory = 154.54 (MB)
#Total memory = 4587.37 (MB)
#Peak memory = 4683.05 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 1.6% required routing.
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            2        0        3        5
#	M2            1        1        0        2
#	Totals        3        1        3        7
#39 out of 67871 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            2        0        3        5
#	M2            1        1        0        2
#	Totals        3        1        3        7
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 4718.37 (MB), peak = 4718.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4734.04 (MB), peak = 4734.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1436992 um.
#Total half perimeter of net bounding box = 1305477 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 244322 um.
#Total wire length on LAYER M3 = 345464 um.
#Total wire length on LAYER M4 = 326865 um.
#Total wire length on LAYER M5 = 158925 um.
#Total wire length on LAYER M6 = 316997 um.
#Total wire length on LAYER M7 = 5900 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328771
#Total number of multi-cut vias = 186499 ( 56.7%)
#Total number of single cut vias = 142272 ( 43.3%)
#Up-Via Summary (total 328771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89876 ( 72.2%)     34666 ( 27.8%)     124542
# M2             37735 ( 29.7%)     89384 ( 70.3%)     127119
# M3             10201 ( 22.8%)     34494 ( 77.2%)      44695
# M4              2979 ( 15.0%)     16853 ( 85.0%)      19832
# M5              1091 ( 10.5%)      9327 ( 89.5%)      10418
# M6               271 ( 24.3%)       842 ( 75.7%)       1113
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142272 ( 43.3%)    186499 ( 56.7%)     328771 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:04
#Increased memory = -121.14 (MB)
#Total memory = 4466.39 (MB)
#Peak memory = 4734.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4467.93 (MB), peak = 4734.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1436992 um.
#Total half perimeter of net bounding box = 1305477 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 244322 um.
#Total wire length on LAYER M3 = 345464 um.
#Total wire length on LAYER M4 = 326865 um.
#Total wire length on LAYER M5 = 158925 um.
#Total wire length on LAYER M6 = 316997 um.
#Total wire length on LAYER M7 = 5900 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328771
#Total number of multi-cut vias = 186499 ( 56.7%)
#Total number of single cut vias = 142272 ( 43.3%)
#Up-Via Summary (total 328771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89876 ( 72.2%)     34666 ( 27.8%)     124542
# M2             37735 ( 29.7%)     89384 ( 70.3%)     127119
# M3             10201 ( 22.8%)     34494 ( 77.2%)      44695
# M4              2979 ( 15.0%)     16853 ( 85.0%)      19832
# M5              1091 ( 10.5%)      9327 ( 89.5%)      10418
# M6               271 ( 24.3%)       842 ( 75.7%)       1113
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142272 ( 43.3%)    186499 ( 56.7%)     328771 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 733
#Total wire length = 1436992 um.
#Total half perimeter of net bounding box = 1305477 um.
#Total wire length on LAYER M1 = 1637 um.
#Total wire length on LAYER M2 = 244322 um.
#Total wire length on LAYER M3 = 345464 um.
#Total wire length on LAYER M4 = 326865 um.
#Total wire length on LAYER M5 = 158925 um.
#Total wire length on LAYER M6 = 316997 um.
#Total wire length on LAYER M7 = 5900 um.
#Total wire length on LAYER M8 = 36883 um.
#Total number of vias = 328771
#Total number of multi-cut vias = 186499 ( 56.7%)
#Total number of single cut vias = 142272 ( 43.3%)
#Up-Via Summary (total 328771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             89876 ( 72.2%)     34666 ( 27.8%)     124542
# M2             37735 ( 29.7%)     89384 ( 70.3%)     127119
# M3             10201 ( 22.8%)     34494 ( 77.2%)      44695
# M4              2979 ( 15.0%)     16853 ( 85.0%)      19832
# M5              1091 ( 10.5%)      9327 ( 89.5%)      10418
# M6               271 ( 24.3%)       842 ( 75.7%)       1113
# M7               119 ( 11.3%)       933 ( 88.7%)       1052
#-----------------------------------------------------------
#               142272 ( 43.3%)    186499 ( 56.7%)     328771 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:05
#Increased memory = -115.80 (MB)
#Total memory = 4471.73 (MB)
#Peak memory = 4734.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:23
#Increased memory = -76.43 (MB)
#Total memory = 4416.70 (MB)
#Peak memory = 4734.36 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 04:16:56 2023
#
**optDesign ... cpu = 0:02:33, real = 0:01:22, mem = 4249.5M, totSessionCpu=2:48:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67871 and nets=40398 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5209.2M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 5261.1M)
Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 5261.1M)
Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 5261.1M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 5261.1M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 5265.1M)
Extracted 60.0003% (CPU Time= 0:00:05.8  MEM= 5265.1M)
Extracted 70.0003% (CPU Time= 0:00:07.9  MEM= 5265.1M)
Extracted 80.0003% (CPU Time= 0:00:08.5  MEM= 5265.1M)
Extracted 90.0004% (CPU Time= 0:00:09.4  MEM= 5265.1M)
Extracted 100% (CPU Time= 0:00:11.1  MEM= 5265.1M)
Number of Extracted Resistors     : 900458
Number of Extracted Ground Cap.   : 879776
Number of Extracted Coupling Cap. : 1759620
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5249.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.9  Real Time: 0:00:14.0  MEM: 5241.828M)
**optDesign ... cpu = 0:02:48, real = 0:01:36, mem = 4252.7M, totSessionCpu=2:48:36 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5277.94)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 40622
AAE_INFO-618: Total number of nets in the design is 40398,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5613.86 CPU=0:00:16.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5613.86 CPU=0:00:18.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5581.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5613.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5299.98)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40622. 
Total number of fetched objects 40622
AAE_INFO-618: Total number of nets in the design is 40398,  30.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5573.23 CPU=0:00:13.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5573.23 CPU=0:00:13.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:42.5 real=0:00:11.0 totSessionCpu=2:49:19 mem=5573.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5573.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5573.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5581.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5603.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.516  | -1.147  | -0.886  | -2.516  |
|           TNS (ns):|-414.478 |-368.940 | -14.530 | -31.008 |
|    Violating Paths:|  1674   |  1565   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.007   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.387%
       (97.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5603.8M
**optDesign ... cpu = 0:03:33, real = 0:01:48, mem = 4486.2M, totSessionCpu=2:49:21 **
**optDesign ... cpu = 0:03:33, real = 0:01:48, mem = 4486.2M, totSessionCpu=2:49:21 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:36, real = 0:01:49, mem = 4476.0M, totSessionCpu=2:49:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=5269.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5269.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5356.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5279.7M
** Profile ** DRVs :  cpu=0:00:02.1, mem=5300.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.516  | -1.147  | -0.886  | -2.516  |
|           TNS (ns):|-414.478 |-368.940 | -14.530 | -31.008 |
|    Violating Paths:|  1674   |  1565   |   86    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.007   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.387%
       (97.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5300.2M
**optDesign ... cpu = 0:03:39, real = 0:01:53, mem = 4469.4M, totSessionCpu=2:49:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4385.8M, totSessionCpu=2:49:28 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
info: unfix 2 clock instances placement locations
info: these clock instances will be remarked as fixed at the end of optimiztion
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT)
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 10%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 20%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 30%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 40%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 50%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 60%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 70%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 80%
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT): 90%

Finished Levelizing
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT)

Starting Activity Propagation
2023-Mar-23 04:17:33 (2023-Mar-23 11:17:33 GMT)
2023-Mar-23 04:17:34 (2023-Mar-23 11:17:34 GMT): 10%
2023-Mar-23 04:17:34 (2023-Mar-23 11:17:34 GMT): 20%

Finished Activity Propagation
2023-Mar-23 04:17:34 (2023-Mar-23 11:17:34 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4734.7M, totSessionCpu=2:49:42 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5548.7M, init mem=5548.7M)
*info: Placed = 67871          (Fixed = 357)
*info: Unplaced = 0           
Placement Density:97.69%(272412/278845)
Placement Density (including fixed std cells):97.69%(272412/278845)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=5545.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 38441

Instance distribution across the VT partitions:

 LVT : inst = 13037 (33.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13037 (33.9%)

 HVT : inst = 25404 (66.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 25404 (66.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67871 and nets=40398 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5538.7M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 5606.6M)
Extracted 20.0002% (CPU Time= 0:00:02.6  MEM= 5606.6M)
Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 5606.6M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 5606.6M)
Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 5610.6M)
Extracted 60.0003% (CPU Time= 0:00:05.4  MEM= 5610.6M)
Extracted 70.0003% (CPU Time= 0:00:07.5  MEM= 5610.6M)
Extracted 80.0003% (CPU Time= 0:00:08.1  MEM= 5610.6M)
Extracted 90.0004% (CPU Time= 0:00:08.9  MEM= 5610.6M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 5610.6M)
Number of Extracted Resistors     : 900458
Number of Extracted Ground Cap.   : 879776
Number of Extracted Coupling Cap. : 1759620
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
**ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doExtrInit' **ERROR: (IMPOPT-460):	optDesign command aborted.

 ReSet Options after AAE Based Opt flow 
cleaningup cpe interface
cleaningup cpe interface
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
0
<CMD> report_timing -max_paths 5
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=67871 and nets=40398 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk/dualcore_26431_676Y10.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5622.4M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 5698.3M)
Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 5698.3M)
Extracted 30.0003% (CPU Time= 0:00:03.0  MEM= 5698.3M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 5698.3M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 5702.3M)
Extracted 60.0003% (CPU Time= 0:00:05.6  MEM= 5702.3M)
Extracted 70.0003% (CPU Time= 0:00:07.7  MEM= 5702.3M)
Extracted 80.0003% (CPU Time= 0:00:08.3  MEM= 5702.3M)
Extracted 90.0004% (CPU Time= 0:00:09.0  MEM= 5702.3M)
Extracted 100% (CPU Time= 0:00:10.8  MEM= 5702.3M)
Number of Extracted Resistors     : 900458
Number of Extracted Ground Cap.   : 879776
Number of Extracted Coupling Cap. : 1759620
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5674.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.7  Real Time: 0:00:14.0  MEM: 5674.281M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5674.28)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 40622
AAE_INFO-618: Total number of nets in the design is 40398,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6015.68 CPU=0:00:16.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6015.68 CPU=0:00:18.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5983.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6015.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5638.68)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 40622. 
Total number of fetched objects 40622
AAE_INFO-618: Total number of nets in the design is 40398,  30.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5911.92 CPU=0:00:13.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5911.92 CPU=0:00:13.2 REAL=0:00:02.0)
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[1]                       (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/psum_norm_2_reg_1_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.315
= Slack Time                   -2.515
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.875
     = Beginpoint Arrival Time       2.875
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_1_ | CP ^             |        |       |   2.875 |    0.360 | 
     | normalizer_inst/psum_norm_2_reg_1_ | CP ^ -> Q ^      | DFXQD1 | 0.426 |   3.300 |    0.786 | 
     |                                    | psum_norm_2[1] ^ |        | 0.014 |   3.315 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[0]                       (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/psum_norm_1_reg_0_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.306
= Slack Time                   -2.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.874
     = Beginpoint Arrival Time       2.874
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_1_reg_0_ | CP ^             |        |       |   2.874 |    0.367 | 
     | normalizer_inst/psum_norm_1_reg_0_ | CP ^ -> Q ^      | DFXQD1 | 0.419 |   3.293 |    0.786 | 
     |                                    | psum_norm_1[0] ^ |        | 0.014 |   3.306 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[0]                       (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/psum_norm_2_reg_0_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.298
= Slack Time                   -2.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.872
     = Beginpoint Arrival Time       2.872
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_0_ | CP ^             |        |       |   2.872 |    0.374 | 
     | normalizer_inst/psum_norm_2_reg_0_ | CP ^ -> Q ^      | DFXQD1 | 0.413 |   3.285 |    0.787 | 
     |                                    | psum_norm_2[0] ^ |        | 0.013 |   3.298 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[3]                       (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/psum_norm_2_reg_3_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.285
= Slack Time                   -2.485
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.874
     = Beginpoint Arrival Time       2.874
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_3_ | CP ^             |        |       |   2.874 |    0.388 | 
     | normalizer_inst/psum_norm_2_reg_3_ | CP ^ -> Q ^      | DFXQD1 | 0.400 |   3.274 |    0.789 | 
     |                                    | psum_norm_2[3] ^ |        | 0.011 |   3.285 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[1]                       (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/psum_norm_1_reg_1_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.179
= Slack Time                   -2.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.874
     = Beginpoint Arrival Time       2.874
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_1_reg_1_ | CP ^             |        |       |   2.874 |    0.495 | 
     | normalizer_inst/psum_norm_1_reg_1_ | CP ^ -> Q ^      | DFXQD1 | 0.179 |   3.053 |    0.674 | 
     | FE_OFC2695_psum_norm_1_1           | I ^ -> Z ^       | BUFFD3 | 0.117 |   3.170 |    0.791 | 
     |                                    | psum_norm_1[1] ^ |        | 0.009 |   3.179 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 

<CMD> report_timing -max_paths 100 > ${design}.post_route.timing.rpt
<CMD> zoomBox -249.80450 -136.12250 611.14800 660.23050
<CMD> zoomBox -584.32100 -329.97450 817.59650 966.75400
<CMD> zoomBox -249.10550 -130.52500 611.84800 665.82900
<CMD> zoomBox -35.07500 -7.17850 493.65850 481.88300
<CMD> zoomBox -215.58350 -124.93850 645.37150 671.41700
<CMD> zoomBox -27.58600 256.60700 297.12350 556.95300
<CMD> zoomBox 43.31700 400.50750 165.78150 513.78300
<CMD> zoomBox 16.34000 345.75700 215.75350 530.20800
<CMD> zoomBox -27.58700 256.60550 297.12450 556.95300
<CMD> zoomBox -99.11500 111.43750 429.62350 600.50350
<CMD> zoomBox -215.58700 -124.94450 645.37550 671.41800
<CMD> zoomBox -405.24200 -509.85300 996.69150 786.89000
<CMD> zoomBox -174.29750 -155.73800 686.66550 640.62500
<CMD> zoomBox 29.42100 -85.25350 558.16000 403.81300
<CMD> zoomBox 188.31400 -44.07850 513.02600 256.26950
<CMD> zoomBox 286.21800 -18.79250 485.63250 165.65950
<CMD> zoomBox 347.53800 2.90900 470.00350 116.18550
<CMD> zoomBox 23.77750 -112.72000 552.52050 376.35000
<CMD> zoomBox -240.97250 -207.27350 619.99700 589.09550
<CMD> zoomBox -672.07350 -361.23800 729.87200 935.51600
<CMD> zoomBox -240.97250 -207.27350 619.99700 589.09550

*** Memory Usage v#1 (Current mem = 5617.922M, initial mem = 283.785M) ***
*** Message Summary: 3848 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=3:04:23, real=2:17:23, mem=5617.9M) ---
