$date
	Sun Oct 23 03:23:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#261902
b101 &
b101 %
1$
b101 !
1"
#261903
0"
#261906
b10000 &
b10000 %
#261910
b1000 &
b1000 %
#261914
b100 &
b100 %
#261918
b10 &
b10 %
#261922
b1 &
b1 %
1#
#261926
b0 &
0#
b0 %
0$
#1228822
b10001 &
b10001 %
1$
b10001 !
1"
#1228823
0"
#1228826
b110100 &
b110100 %
#1228830
b11010 &
b11010 %
#1228834
b1101 &
b1101 %
#1228838
b101000 &
b101000 %
#1228842
b10100 &
b10100 %
#1228846
b1010 &
b1010 %
#1228850
b101 &
b101 %
#1228854
b10000 &
b10000 %
#1228858
b1000 &
b1000 %
#1228862
b100 &
b100 %
#1228866
b10 &
b10 %
#1228870
b1 &
1#
b1 %
#1228874
b0 &
b0 %
0#
0$
#2290238
b1100 &
b1100 %
1$
b1100 !
1"
#2290239
0"
#2290242
b110 &
b110 %
#2290246
b11 &
b11 %
#2290250
b1010 &
b1010 %
#2290254
b101 &
b101 %
#2290258
b10000 &
b10000 %
#2290262
b1000 &
b1000 %
#2290266
b100 &
b100 %
#2290270
b10 &
b10 %
#2290274
b1 &
b1 %
1#
#2290278
b0 &
0#
b0 %
0$
#4500012
