<!-- Changes :
   o1_v01 : First version of silicon wrapper for IDEA
-->

<lccdd>
    <info name="SiliconWrapper_IDEA_o1_v01"
        title="IDEA silicon wrapper detector"
        author="Armin Ilg"
        url="no"
        status="development"
        version="o1_v01"> 
        <comment>A Silicon Wrapper layer for the FCC-ee IDEA detector concept with timing to enable excellent PID together with drift chamber. </comment>
    </info>
    <comment>Silicon wrapper</comment>

    <display>
        <vis name="SiWrSensitiveVis"      alpha="1.0" r="1.0"     g="1.0"     b="0.0"   showDaughters="true"  visible="true"/>
        <vis name="SiWrPeripheryVis"      alpha="1.0" r="200/255" g="254/255" b="0.0"   showDaughters="true"  visible="true"/>    
        <vis name="SiWrCableVis"            alpha="1.0" r="0.0"     g="1.0"     b="0.4"   showDaughters="true"  visible="true"/>
        <vis name="SiWrPipingVis"           alpha="1.0" r="1.0"     g="1.0"     b="1.0"   showDaughters="true"  visible="true"/>
        <vis name="SiWrWaterVis"            alpha="1.0" r="0.0"     g="0.0"     b="1.0"   showDaughters="true"  visible="true"/>
    </display>

    <define>
        <!-- ATLASPix3 properties -->
            <constant name="SiWr_sens_rphi_sensitive"       value="19.8*mm"/> 
            <constant name="SiWr_sens_rphi_periphery"       value="0.4*mm"/> 
            <constant name="SiWr_sens_rphi_sens_spacing"    value="0.2*mm"/>

            <constant name="SiWr_sens_z_sensitive"      value="18.6*mm"/>
            <constant name="SiWr_sens_z_periphery"      value="2.4*mm"/>
            <constant name="SiWr_sens_z_sens_spacing"   value="0.2*mm"/>
    
        <!-- Use module of two stitched quads (size of ATLASPix3) one next to another for Silicon Wrapper, multiple of these to form a tile/stave-->
        <!-- Assuming stitching or other method to extend sensitive sensor region to full quad. Periphery in z only -->

            <constant name="SiWr_mod_z_sensitive"   value="2.0*SiWr_sens_z_sensitive"/> <!-- 37.2 mm -->
            <constant name="SiWr_mod_z_periphery"   value="2.0*SiWr_sens_z_periphery+SiWr_sens_z_sens_spacing"/> <!-- 5.0 mm -->
            <constant name="SiWr_mod_z"             value="SiWr_mod_z_sensitive+SiWr_mod_z_periphery"/> <!-- 42.2 mm -->

            <constant name="SiWr_mod_quad_spacing"      value="0.2*mm"/>   <!-- Distance between quads in r-phi-->
            <constant name="SiWr_mod_rphi_sensitive"    value="4.0*SiWr_sens_rphi_sensitive+2*SiWr_sens_rphi_sens_spacing+2*SiWr_sens_rphi_periphery"/> <!-- 80.4 mm --> 
            <constant name="SiWr_mod_rphi_periphery"    value="SiWr_mod_quad_spacing"/> <!-- Insensitive region between sensors. 0.2 mm -->
            <constant name="SiWr_mod_rphi"              value="SiWr_mod_rphi_sensitive+SiWr_mod_rphi_periphery"/> <!-- = 80.6 mm mm -->
        
            <constant name="SiWr_Sensitive_Thickness"   value="5e-02*mm"/>
            <constant name="SiWr_mod_overlap"           value="-(SiWr_mod_z_periphery+0.2*mm)"/> <!-- Overlap of quad modules on two sides of tile/stave along tile/stave to cover quad periphery. 0.2 mm of additional overlap -->

        <!-- Passive material properties -->
            <!-- Stave-long support -->
            <constant name="SiWr_support_CarbonFiber_thickness" value="1.4*mm"/> <!-- Use 1.4 mm of carbon fiber support thickness. Together with 50 µm of Silicon this yields 0.499 % X/X0 (1.4 mm/314 mm + 0.05 mm/93.70 mm = 0.00499) -->

            <!-- Cooling pipes -->
            <constant name="SiWr_Pipe_thickness"    value="0.0955*mm"/>
            <constant name="SiWr_Pipe_rphi"         value="2.0*mm"/>
            <constant name="SiWr_Pipe_offset"       value="21.18*mm/2.0"/>
            <constant name="SiWr_Water_thickness"   value="2.0*mm"/>
            <constant name="SiWr_Cooling_thickness" value="2.0*SiWr_Pipe_thickness+SiWr_Water_thickness"/>


            <!-- Flex: 2 layers of 50 µm Aluminum, 2 layers of 150 µm kapton and 100 µm glue -->
            <constant name="SiWr_flex_width" value="16.2*mm"/>
            <constant name="SiWr_flex_Aluminium_thickness" value="0.100*mm"/>
            <constant name="SiWr_flex_Kapton_thickness" value="0.300*mm"/>
            <constant name="SiWr_flex_Glue_thickness" value="0.100*mm"/>
            <constant name="SiWr_flex_thickness" value="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness+SiWr_flex_Glue_thickness"/>

            <constant name="SiWr_distance_two_sides"    value="SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness+SiWr_Cooling_thickness"/>    <!-- Distance between sensor modules along thickness when having alternating modules in front and in the back -->

        <!-- Silicon wrapper barrel parameters -->

            <!-- Simplified silicon wrapper barrel  -->
            <constant name="SiWrB_nModules1" value="1"/> <!-- Length of SiWr_half_length = 2400 mm -> Let's take 131 modules with 130 SiWr_mod_overlap gaps (131*42.2+130*-5.4 = 4826.2 mm)-->
            <constant name="SiWrB_z" value="SiWrB_half_length"/>

            <!-- Complex silicon wrapper barrel -->
            <!-- <constant name="SiWrB_nModules1" value="floor((2*SiWrB_half_length - SiWr_mod_overlap)/(SiWr_mod_z + SiWr_mod_overlap))"/> -->
            <!-- <constant name="SiWrB_z" value="(SiWrB_nModules1*SiWr_mod_z+(SiWrB_nModules1-1)*SiWr_mod_overlap)/2.0"/> -->

            <!-- Other silicon wrapper barrel parameters -->
            <constant name="SiWrB_nModules2" value="SiWrB_nModules1"/> <!-- Same number of modules so that gaps in r-phi in layer 1 can be filled by layer 2-->
            <constant name="SiWrB_phiOffset2" value="2*pi/SiWrB_nModules2/2."/> <!-- Same number of modules so that gaps in r-phi in layer 1 can be filled by layer 2, offset of half a tile width -->

            <constant name="SiWrB_r1" value="SiWrB_inner_radius"/>
            <constant name="SiWrB_r2" value="SiWrB_r1 + 2.0*cm"/>

            <constant name="SiWrB_Distance_between_staves" value="3.8*mm"/>
            <constant name="SiWrB_Staves1" value="floor(2.*pi*SiWrB_inner_radius/(SiWr_mod_rphi+SiWrB_Distance_between_staves))"/> <!-- Circumference of 2*pi*SiWrB_inner_radius divided by width of stave and space between. Floor to get to integer number, 151 -->
            <constant name="SiWrB_Staves2" value="SiWrB_Staves1"/> <!-- Use same number of staves for second layer -->

            <constant name="SiWrB_offset1" value="0.0*mm"/>
            <constant name="SiWrB_offset2" value="0.0*mm"/>


        <!-- Silicon wrapper disks parameters -->

            <!-- Complex silicon wrapper disk -->
            <!-- <constant name="SiWrD_tile_nmodules"        value="6"/> -->
            <!-- <constant name="SiWrD_double_tile_nmodules" value="12"/> -->
            <!-- <constant name="SiWrD_half_tile_nmodules"   value="3"/> -->
            <!-- <constant name="SiWrD_tile_length"          value="SiWrD_tile_nmodules*SiWr_mod_z+(SiWrD_tile_nmodules-1)*SiWr_mod_overlap"/>  -->
            <!-- <constant name="SiWrD_double_tile_length"   value="SiWrD_double_tile_nmodules*SiWr_mod_z+(SiWrD_double_tile_nmodules-1)*SiWr_mod_overlap"/> -->
            <!-- <constant name="SiWrD_half_tile_length"     value="SiWrD_half_tile_nmodules*SiWr_mod_z+(SiWrD_half_tile_nmodules-1)*SiWr_mod_overlap"/> -->

            <!-- Simplified silicon wrapper disks -->
            <constant name="SiWrD_tile_nmodules"        value="2"/>
            <constant name="SiWrD_double_tile_nmodules" value="4"/>
            <constant name="SiWrD_half_tile_nmodules"   value="1"/>
            <constant name="SiWrD_tile_length"          value="3.*SiWrD_tile_nmodules*SiWr_mod_z+(3.*SiWrD_tile_nmodules-1)*SiWr_mod_overlap"/> 
            <constant name="SiWrD_double_tile_length"   value="3.*SiWrD_double_tile_nmodules*SiWr_mod_z+(3.*SiWrD_double_tile_nmodules-1)*SiWr_mod_overlap"/>
            <constant name="SiWrD_half_tile_length"     value="3.*SiWrD_half_tile_nmodules*SiWr_mod_z+(3.*SiWrD_half_tile_nmodules-1)*SiWr_mod_overlap"/>

            <!-- Other silicon wrapper disks parameters -->
            <constant name="SiWrD_tile_spacing_row"     value="1.0*mm"/>
            <constant name="SiWrD_tile_spacing_column"  value="1.0*mm"/>

            <constant name="SiWrD_z1" value="SiWrD_zmin"/>
            <constant name="SiWrD_z_gap" value="20.0*mm"/>
            <constant name="SiWrD_z2" value="SiWrD_z1 + SiWrD_z_gap"/>

            <constant name="SiWrD_rmin1" value="4.5*SiWr_mod_rphi+5.0*SiWrD_tile_spacing_column"/> <!-- tile width: SiWr_mod_rphi=80.6 mm. So four and a half modules can fit within SiWrD_inner_radius=350 mm. Resulting rmin is 363.7 mm -->
            <constant name="SiWrD_rmin2" value="SiWrD_rmin1+SiWr_mod_rphi/2.+1.0*SiWrD_tile_spacing_column"/>    <!-- Offset between disk 1 and 2 to cover holes in coverage -->

            <constant name="SiWrD_layer1_offset" value="0.0*mm"/>   <!-- Offset in direction of tile width for all rows in layer 1. An offset here spreads the two innermost rows so that there is an overlap between the first and second disk everywhere--> 
            <constant name="SiWrD_layer2_offset" value="0.0*mm"/>   <!-- Offset in direction of tile width for all rows in layer 2. --> 
            
            <constant name="SiWrD_layer1_offset1" value="235.0*mm"/>       <!-- Offsets in direction of tile width for the three innermost rows to form the hole in the coverage in the forward region  -->
            <constant name="SiWrD_layer1_offset2" value="310.0*mm"/>
            <constant name="SiWrD_layer1_offset3" value="SiWrD_rmin1-15.0*mm"/>
            <constant name="SiWrD_layer1_offset4" value="SiWrD_rmin1-2.0*mm"/>
            <constant name="SiWrD_layer1_offset5" value="SiWrD_rmin1"/>

            <constant name="SiWrD_layer2_offset1" value="246.0*mm"/>       <!-- Offsets in direction of tile width for the three innermost rows to form the hole in the coverage in the forward region  -->
            <constant name="SiWrD_layer2_offset2" value="330.0*mm"/> 
            <constant name="SiWrD_layer2_offset3" value="SiWrD_rmin2-15.0*mm"/> 
            <constant name="SiWrD_layer2_offset4" value="SiWrD_rmin2-3.0*mm"/> 
            <constant name="SiWrD_layer2_offset5" value="SiWrD_rmin2"/> 
    </define>        


    <!--  Definition of the readout segmentation/definition  -->
    <readouts>
        <readout name="SiWrBCollection">
            <id>${GlobalTrackerReadoutID}</id>

        </readout>       
        <readout name="SiWrDCollection">
            <id>${GlobalTrackerReadoutID}</id>
        </readout>
    </readouts>


    <!-- Silicon wrapper barrel  -->
    <detectors>
        <detector name="SiWrB" type="VertexBarrel_detailed_o1_v02" vis="SiWrVis" id="DetID_SiWr_Barrel" readout="SiWrBCollection" region="SiWrBRegion">
            <envelope vis="SiWrEnvVis">       
                <shape type="Tube" rmin="SiWrB_inner_radius" rmax="SiWrB_outer_radius" dz="SiWrB_half_length" material="Air"/>
            </envelope>
            <type_flags type=" DetType_TRACKER + DetType_PIXEL + DetType_BARREL"/>
            
            <!-- Definition of our "stave" object that is used to build the barrel. -->
            <stave name="SiWrStave" length="2.*SiWrB_z" dr="SiWr_distance_two_sides" motherVolWidth="SiWr_mod_rphi" motherVolThickness="0.8*(SiWrB_r2-SiWrB_r1)">
                <!-- Front flexes. Same flexes as in IDEA vertex. Detailed -->
                 <components name="flex_leftQuads" r="0.0*mm" length="SiWrB_z">
                    <component thickness="SiWr_flex_Aluminium_thickness" width="SiWr_flex_width" offset="-SiWr_mod_rphi/2.+SiWr_flex_width/2." r="0.0*mm"                                                       material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"    width="SiWr_flex_width" offset="-SiWr_mod_rphi/2.+SiWr_flex_width/2." r="SiWr_flex_Aluminium_thickness"                               material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"      width="SiWr_flex_width" offset="-SiWr_mod_rphi/2.+SiWr_flex_width/2." r="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness"   material="GlueEcobond45" vis="SiWrCableVis"/>
                </components>

                <components name="flex_rightQuads" r="0.0*mm" length="SiWrB_z">
                    <component thickness="SiWr_flex_Aluminium_thickness" width="SiWr_flex_width" offset="+SiWr_mod_rphi/2.-SiWr_flex_width/2." r="0.0*mm"                                                       material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"    width="SiWr_flex_width" offset="+SiWr_mod_rphi/2.-SiWr_flex_width/2." r="SiWr_flex_Aluminium_thickness"                               material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"      width="SiWr_flex_width" offset="+SiWr_mod_rphi/2.-SiWr_flex_width/2." r="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness"   material="GlueEcobond45" vis="SiWrCableVis"/>
                </components> 

                <!-- Two ATLASPix3-sized sensors, but with only one periphery region each. Detailed -->
<!--                <sensor r="SiWr_flex_thickness" thickness="SiWr_Sensitive_Thickness" material="Silicon">
                    <component sensitive="True" ymin="-SiWr_mod_z/2.+SiWr_mod_z_periphery" ymax="SiWr_mod_z/2." xmin="-SiWr_mod_rphi/2." xmax="-SiWr_mod_quad_spacing/2." vis="SiWrSensitiveVis"/> <!~~ Left quad ~~>
                    <component sensitive="True" ymin="-SiWr_mod_z/2.+SiWr_mod_z_periphery" ymax="SiWr_mod_z/2." xmin="SiWr_mod_quad_spacing/2." xmax="SiWr_mod_rphi/2." vis="SiWrSensitiveVis"/> <!~~ Right quad ~~>

                    <component sensitive="False" ymin="-SiWr_mod_z/2.+SiWr_mod_z_periphery" ymax="SiWr_mod_z/2." xmin="-SiWr_mod_quad_spacing/2." xmax="SiWr_mod_quad_spacing/2." vis="SiWrPeripheryVis"/> <!~~ Space between quads ~~>          
                    <component sensitive="False" ymin="-SiWr_mod_z/2." ymax="-SiWr_mod_z/2.+SiWr_mod_z_periphery" xmin="-SiWr_mod_rphi/2." xmax="SiWr_mod_rphi/2." vis="SiWrPeripheryVis"/> <!~~ Periphery ~~>   
                </sensor>-->

                <!-- Simplified design -->
                <sensor name="SiWrSensor" r="SiWr_flex_thickness" thickness="SiWr_Sensitive_Thickness" material="Silicon">
                    <component sensitive="True" ymin="-SiWrB_z" ymax="SiWrB_z" xmin="-SiWr_mod_rphi/2." xmax="+SiWr_mod_rphi/2.-SiWr_mod_rphi_periphery" vis="SiWrSensitiveVis"/> <!-- Left quad -->
                    <component sensitive="False" ymin="-SiWrB_z" ymax="SiWrB_z" xmin="+SiWr_mod_rphi/2.-SiWr_mod_rphi_periphery" xmax="SiWr_mod_rphi/2." vis="SiWrPeripheryVis"/> <!-- Space between quads -->          
                </sensor>

                <components name="support" r="SiWr_flex_thickness+SiWr_Sensitive_Thickness" length="SiWrB_z">
                    <component thickness="SiWr_support_CarbonFiber_thickness/2."    width="SiWr_mod_rphi" r="0.0*mm" material="CarbonFiberVtx" vis="SupportVis"/>
                </components>

                <!-- Cooling pipes in-between supports. Commented out for performance -->
                 <components name="coolingPipes" r="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness/2." length="SiWrB_z">
                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="+SiWr_Pipe_offset" r="0.0*mm" material="KaptonVtx" vis="SiWrPipingVis"/> 
                    <component thickness="SiWr_Water_thickness" width="SiWr_Pipe_rphi" offset="+SiWr_Pipe_offset" r="SiWr_Pipe_thickness" material="Water" vis="SiWrWaterVis"/>
                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="+SiWr_Pipe_offset" r="SiWr_Pipe_thickness+SiWr_Water_thickness" material="KaptonVtx" vis="SiWrPipingVis"/>

                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="-SiWr_Pipe_offset" r="0.0*mm" material="KaptonVtx" vis="SiWrPipingVis"/> 
                    <component thickness="SiWr_Water_thickness" width="SiWr_Pipe_rphi" offset="-SiWr_Pipe_offset" r="SiWr_Pipe_thickness" material="Water" vis="SiWrWaterVis"/>
                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="-SiWr_Pipe_offset" r="SiWr_Pipe_thickness+SiWr_Water_thickness" material="KaptonVtx" vis="SiWrPipingVis"/>
                </components>  

                <components name="support" r="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness/2.+SiWr_Cooling_thickness" length="SiWrB_z">
                    <component thickness="SiWr_support_CarbonFiber_thickness/2."    width="SiWr_mod_rphi" r="0.0*mm" material="CarbonFiberVtx" vis="SupportVis"/>
                </components>

                <!-- Second layer of sensor (inserted automatically)-->


                <!-- Back flexes. Same flexes as in IDEA vertex. Detailed -->
                 <components name="flex_leftQuads" r="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness+SiWr_Cooling_thickness+SiWr_Sensitive_Thickness" length="SiWrB_z">
                    <component thickness="SiWr_flex_Aluminium_thickness" width="SiWr_flex_width" offset="-SiWr_flex_width/2.-SiWr_mod_quad_spacing/2." r="0.0*mm"                                                       material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"    width="SiWr_flex_width" offset="-SiWr_flex_width/2.-SiWr_mod_quad_spacing/2." r="SiWr_flex_Aluminium_thickness"                               material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"      width="SiWr_flex_width" offset="-SiWr_flex_width/2.-SiWr_mod_quad_spacing/2." r="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness"   material="GlueEcobond45" vis="SiWrCableVis"/>
                </components>
                <components name="flex_rightQuads" r="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness+SiWr_Cooling_thickness+SiWr_Sensitive_Thickness" length="SiWrB_z">
                    <component thickness="SiWr_flex_Aluminium_thickness" width="SiWr_flex_width" offset="+SiWr_flex_width/2.+SiWr_mod_quad_spacing/2." r="0.0*mm"                                                       material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"    width="SiWr_flex_width" offset="+SiWr_flex_width/2.+SiWr_mod_quad_spacing/2." r="SiWr_flex_Aluminium_thickness"                               material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"      width="SiWr_flex_width" offset="+SiWr_flex_width/2.+SiWr_mod_quad_spacing/2." r="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness"   material="GlueEcobond45" vis="SiWrCableVis"/>
                </components> 
            </stave>

            <!-- Here we construct the barrel -->
            <layer nLadders="SiWrB_Staves1" r="SiWrB_r1" offset="SiWrB_offset1" id="0" nmodules="SiWrB_nModules1" name="SiWrStave" step="SiWr_mod_overlap" motherVolLength="2.*SiWrB_z" motherVolThickness="SiWrB_r2-SiWrB_r1"              phi0="0.0*rad"/>
            <layer nLadders="SiWrB_Staves1" r="SiWrB_r2" offset="SiWrB_offset2" id="1" nmodules="SiWrB_nModules1" name="SiWrStave" step="SiWr_mod_overlap" motherVolLength="2.*SiWrB_z" motherVolThickness="SiWrB_outer_radius-SiWrB_r2"    phi0="SiWrB_phiOffset2"/>
        </detector>
    </detectors>

    <!-- Detailed endcap using tile of 12 ATLASPix3 modules -->
    <!-- Vertex disks -->
    <detectors>
        <detector id="DetID_SiWr_Disks" name="SiWrD" vis="SiWrVis" type="VertexEndcap_detailed_o1_v02" readout="SiWrDCollection" reflect="true" region="SiWrDRegion">
            <envelope vis="SiWrVis">
                <shape type="BooleanShape" operation="Subtraction" material="Air">
                    <shape type="Tube" rmin="SiWrD_inner_radius" rmax="SiWrD_outer_radius" dz="SiWrD_zmax"/>   <!-- Silicon Wrapper disks on one side -->
                    <position x="0" y="0" z="0"/>

                    <shape type="Tube" rmin="SiWrD_inner_radius" rmax="SiWrD_outer_radius" dz="SiWrD_zmin"/>       <!-- Silicon Wrapper disks on one side -->
                    <position x="0" y="0" z="0"/>
                </shape>
            </envelope>
            <comment>Silicon wrapper disks</comment>

            <type_flags type=" DetType_TRACKER + DetType_PIXEL + DetType_ENDCAP"/>


            <!-- Definition of our staves that is used to build the disks -->
            <module name="SiWrDStave" dz="SiWr_distance_two_sides">
                <!-- Front side flexes -->
                <components z_offset="0.0*mm" name="flexes">
                    <component thickness="SiWr_flex_Aluminium_thickness"    width="SiWr_flex_width" offset="-SiWr_mod_rphi/2.+SiWr_flex_width/2." z_offset="0.0*mm" material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"       width="SiWr_flex_width" offset="-SiWr_mod_rphi/2.+SiWr_flex_width/2." z_offset="SiWr_flex_Aluminium_thickness" material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"         width="SiWr_flex_width" offset="-SiWr_mod_rphi/2.+SiWr_flex_width/2." z_offset="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness" material="GlueEcobond45" vis="SiWrCableVis"/> <!-- NEED TO USE CORRECT GLUE DESCRIPTION!-->

                    <component thickness="SiWr_flex_Aluminium_thickness"    width="SiWr_flex_width" offset="+SiWr_mod_rphi/2.-SiWr_flex_width/2." z_offset="0.0*mm" material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"       width="SiWr_flex_width" offset="+SiWr_mod_rphi/2.-SiWr_flex_width/2." z_offset="SiWr_flex_Aluminium_thickness" material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"         width="SiWr_flex_width" offset="+SiWr_mod_rphi/2.-SiWr_flex_width/2." z_offset="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness" material="GlueEcobond45" vis="SiWrCableVis"/> <!-- NEED TO USE CORRECT GLUE DESCRIPTION!-->
                </components>

                <!-- Two ATLASPix3-sized sensors, but with only one periphery region each. Detailed -->
<!--                <sensor z_offset="SiWr_flex_thickness" thickness="SiWr_Sensitive_Thickness" material="Silicon">
                    <component sensitive="True" ymin="-SiWr_mod_z/2.+SiWr_mod_z_periphery" ymax="SiWr_mod_z/2." xmin="-SiWr_mod_rphi/2." xmax="-SiWr_mod_quad_spacing/2." vis="SiWrSensitiveVis"/> <!~~ Left quad ~~>
                    <component sensitive="True" ymin="-SiWr_mod_z/2.+SiWr_mod_z_periphery" ymax="SiWr_mod_z/2." xmin="SiWr_mod_quad_spacing/2." xmax="SiWr_mod_rphi/2." vis="SiWrSensitiveVis"/> <!~~ Right quad ~~>

                    <component sensitive="False" ymin="-SiWr_mod_z/2.+SiWr_mod_z_periphery" ymax="SiWr_mod_z/2." xmin="-SiWr_mod_quad_spacing/2." xmax="SiWr_mod_quad_spacing/2." vis="SiWrPeripheryVis"/> <!~~ Space between quads ~~>          
                    <component sensitive="False" ymin="-SiWr_mod_z/2." ymax="-SiWr_mod_z/2.+SiWr_mod_z_periphery" xmin="-SiWr_mod_rphi/2." xmax="SiWr_mod_rphi/2." vis="SiWrPeripheryVis"/> <!~~ Periphery ~~>          
                </sensor>-->

                 <!-- Simplified design  -->
                <sensor z_offset="SiWr_flex_thickness" thickness="SiWr_Sensitive_Thickness" material="Silicon">
                    <component sensitive="True" ymin="-SiWrD_half_tile_length/2." ymax="SiWrD_half_tile_length/2." xmin="-SiWr_mod_rphi/2." xmax="SiWr_mod_rphi/2.-SiWr_mod_rphi_periphery" vis="SiWrSensitiveVis"/> <!-- Left quad -->
                    <component sensitive="False" ymin="-SiWrD_half_tile_length/2." ymax="SiWrD_half_tile_length/2." xmin="SiWr_mod_rphi/2.-SiWr_mod_rphi_periphery/2." xmax="+SiWr_mod_rphi/2." vis="SiWrPeripheryVis"/> <!-- Space between quads -->          
                </sensor>

                <components name="support_low_z" z_offset="SiWr_flex_thickness+SiWr_Sensitive_Thickness">
                    <component thickness="SiWr_support_CarbonFiber_thickness/2." width="SiWr_mod_rphi" material="CarbonFiberVtx" vis="SupportVis"/>
                </components>

                <!-- Cooling pipes in-between supports. Commented out for performance -->
                 <components name="cooling_pipes" z_offset="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness/2.">
                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="-SiWr_Pipe_offset" z_offset="0.0*mm" material="KaptonVtx" vis="SiWrPipingVis"/> 
                    <component thickness="SiWr_Water_thickness" width="SiWr_Pipe_rphi" offset="-SiWr_Pipe_offset" z_offset="SiWr_Pipe_thickness" material="Water" vis="SiWrWaterVis"/>
                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="-SiWr_Pipe_offset" z_offset="SiWr_Pipe_thickness+SiWr_Water_thickness" material="KaptonVtx" vis="SiWrPipingVis"/>

                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="+SiWr_Pipe_offset" z_offset="0.0*mm" material="KaptonVtx" vis="SiWrPipingVis"/> 
                    <component thickness="SiWr_Water_thickness" width="SiWr_Pipe_rphi" offset="+SiWr_Pipe_offset" z_offset="SiWr_Pipe_thickness" material="Water" vis="SiWrWaterVis"/>
                    <component thickness="SiWr_Pipe_thickness"  width="SiWr_Pipe_rphi" offset="+SiWr_Pipe_offset" z_offset="SiWr_Pipe_thickness+SiWr_Water_thickness" material="KaptonVtx" vis="SiWrPipingVis"/>
                </components> 

                <components name="support_low_z" z_offset="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness/2.+SiWr_Cooling_thickness">
                    <component thickness="SiWr_support_CarbonFiber_thickness/2." width="SiWr_mod_rphi" material="CarbonFiberVtx" vis="SupportVis"/>
                </components>

                <!-- Second layer of sensor (inserted automatically)-->

                <!-- Back side flexes -->
                <components z_offset="SiWr_flex_thickness+SiWr_Sensitive_Thickness+SiWr_support_CarbonFiber_thickness+SiWr_Cooling_thickness+SiWr_Sensitive_Thickness" name="flexes">
                    <component thickness="SiWr_flex_Aluminium_thickness"    width="SiWr_flex_width" offset="-SiWr_flex_width/2.-SiWr_mod_quad_spacing/2." z_offset="0.0*mm" material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"       width="SiWr_flex_width" offset="-SiWr_flex_width/2.-SiWr_mod_quad_spacing/2." z_offset="SiWr_flex_Aluminium_thickness" material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"         width="SiWr_flex_width" offset="-SiWr_flex_width/2.-SiWr_mod_quad_spacing/2." z_offset="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness" material="GlueEcobond45" vis="SiWrCableVis"/> <!-- NEED TO USE CORRECT GLUE DESCRIPTION!-->

                    <component thickness="SiWr_flex_Aluminium_thickness"    width="SiWr_flex_width" offset="+SiWr_flex_width/2.+SiWr_mod_quad_spacing/2." z_offset="0.0*mm" material="Al" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Kapton_thickness"       width="SiWr_flex_width" offset="+SiWr_flex_width/2.+SiWr_mod_quad_spacing/2." z_offset="SiWr_flex_Aluminium_thickness" material="KaptonVtx" vis="SiWrCableVis"/>
                    <component thickness="SiWr_flex_Glue_thickness"         width="SiWr_flex_width" offset="+SiWr_flex_width/2.+SiWr_mod_quad_spacing/2." z_offset="SiWr_flex_Aluminium_thickness+SiWr_flex_Kapton_thickness" material="GlueEcobond45" vis="SiWrCableVis"/> <!-- NEED TO USE CORRECT GLUE DESCRIPTION!-->
                </components>
            </module>

            <!-- Here we construct the disks, all disks use the same base stave (SiWrDStave) with different numbers of modules and other properties -->
           <layer id="0" z="SiWrD_z1" nphi="2" dz="0.0*mm" rmin="SiWrD_rmin1" rmax="SiWrD_outer_radius" dr="0.0*mm" motherVolThickness="SiWrD_z_gap">
                <!-- Column 0 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/> <!-- first tile -->

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/> <!-- Other tiles of column0 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+1.0*SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+1.0*SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -1 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset1+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset1+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset1+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset1+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset1+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset1+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+1.0*SiWrD_tile_length+0.5*SiWrD_half_tile_length+SiWrD_tile_spacing_row)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+1.0*SiWrD_tile_length+0.5*SiWrD_half_tile_length+SiWrD_tile_spacing_row)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -2 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset2+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset2+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset2+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset2+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset2+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset2+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset2+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset2+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset2+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset2+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -3 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset3+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset3+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset3+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset3+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset3+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset3+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset3+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset3+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -4 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset4+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset4+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset4+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset4+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset4+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset4+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset4+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(SiWrD_layer1_offset4+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -5 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset5+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset5+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset5+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(SiWrD_layer1_offset5+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 1 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+0.5*SiWrD_half_tile_length+SiWrD_tile_spacing_row)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+0.5*SiWrD_half_tile_length+SiWrD_tile_spacing_row)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 2 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+0.5*SiWrD_half_tile_length+SiWrD_tile_spacing_row)" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+0.5*SiWrD_half_tile_length+SiWrD_tile_spacing_row)" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 3 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 4 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 5 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 6 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"       dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"       dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 7 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 8 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 9 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 10 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 11 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+1.0*SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+1.0*SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 12 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 13 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 14 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"  dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules"  dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 15 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 16 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 17 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 18 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+18.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="18" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+18.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="18" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+18.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="18" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 19 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+19.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="19" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+19.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="19" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+19.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer1_offset-1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="19" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
            </layer>


           <layer id="1" z="SiWrD_z2" nphi="2" dz="0.0*mm" rmin="SiWrD_rmin2" rmax="SiWrD_outer_radius" dr="0.0*mm" motherVolThickness="SiWrD_z_gap">
                <!-- Column 0 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/> <!-- first tile -->

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/> <!-- Other tiles of column0 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="0.0*mm" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="0" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -1 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset1+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset1+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset1+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset1+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset1+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset1+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="-1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset1+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="-1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -2 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset2+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset2+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset2+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset2+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset2+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset2+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset2+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset2+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -3 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset3+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset3+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset3+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset3+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset3+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset3+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset3+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset3+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -4 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset4+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset4+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset4+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset4+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset4+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset4+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset4+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset4+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column -5 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset5+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset5+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset5+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(SiWrD_layer2_offset5+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset5+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset5+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset5+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="-5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(SiWrD_layer2_offset5+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_double_tile_length-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="-5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 1 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+1.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="1" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 2 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+2.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="2" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 3 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+3.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="3" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 4 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+4.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="4" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 5 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+5.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="5" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 6 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+6.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="6" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 7 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+7.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(4.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="7" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 8 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+8.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="8" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>


                <!-- Column 9 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+9.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="9" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 10 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+10.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="10" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 11 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+11.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="11" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 12 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+12.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="12" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 13 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+13.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(3.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_half_tile_length)" id="13" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 14 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+14.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="14" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 15 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_half_tile_nmodules"   dz="SiWr_distance_two_sides" r="+15.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+SiWrD_tile_length+SiWrD_tile_spacing_row+0.5*SiWrD_half_tile_length)" id="15" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 16 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(1.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+16.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(2.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)-0.5*SiWrD_double_tile_length+0.5*SiWrD_tile_length)" id="16" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 17 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.0*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+(0.5*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_tile_length)" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_tile_nmodules"        dz="SiWr_distance_two_sides" r="+17.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(0.5*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)+0.5*SiWrD_tile_length)" id="17" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>

                <!-- Column 18 -->
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+18.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset+0.5*(SiWrD_double_tile_length+SiWrD_tile_spacing_row)" id="18" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
                <stave nmodules="SiWrD_double_tile_nmodules" dz="SiWr_distance_two_sides" r="+18.0*(SiWr_mod_rphi+SiWrD_tile_spacing_column)" step="SiWr_mod_overlap" offset="SiWrD_layer2_offset-(0.5*(SiWrD_double_tile_length+SiWrD_tile_spacing_row))" id="18" module="SiWrDStave" motherVolThickness="2.*cm" motherVolWidth="SiWr_mod_rphi"/>
            </layer>
        </detector>
    </detectors>   

    <!-- Plugin needed for the surfaces-->
    <plugins>
        <plugin name="DD4hep_GenericSurfaceInstallerPlugin">
            <argument value="SiWrD"/> 
            <argument value="dimension=2"/>
            <argument value="u_x=-1."/>
            <argument value="v_y=1."/>
            <argument value="n_z=-1."/>
        </plugin>
    </plugins>
</lccdd>