solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@500-550 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@600-650 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@600-650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@700-750 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@700-750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@800-850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@800-850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@900-950 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@900-950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1000-1050 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1000-1050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1100-1150 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1100-1150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1300-1350 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1300-1350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1400-1450 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1400-1450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1500-1550 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1500-1550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1600-1650 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1600-1650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1800-1850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1800-1850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/stmt_1@400-450 
solution 1 ctl_FSM/always_4/if_1/stmt_1@400-450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@600-650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@600-650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@700-750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@700-750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@800-850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@800-850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@900-950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@900-950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1000-1050 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1000-1050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1100-1150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1100-1150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1200-1250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1200-1250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1300-1350 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1300-1350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1400-1450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1400-1450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1500-1550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1500-1550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1900-1950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1900-1950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@1600-1650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@1600-1650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1800-1850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@1800-1850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@1700-1750 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@1700-1750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_4@500-550 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_4@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@600-650 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@600-650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@700-750 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@700-750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@800-850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@800-850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@900-950 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@900-950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1100-1150 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1100-1150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1200-1250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1200-1250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1300-1350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1300-1350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1400-1450 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1400-1450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1500-1550 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1500-1550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1600-1650 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1600-1650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1900-1950 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@1900-1950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@2000-2050 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@2000-2050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_3/stmt_6@1700-1750 
solution 1 ctl_FSM/always_6/block_1/case_1/block_3/stmt_6@1700-1750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_6/stmt_3@500-550 
solution 1 ctl_FSM/always_6/block_1/case_1/block_6/stmt_3@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_6/stmt_6@500-550 
solution 1 ctl_FSM/always_6/block_1/case_1/block_6/stmt_6@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@1800-1850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@1800-1850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@600-650 
solution 1 ctl_FSM/input_irq@600-650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@700-750 
solution 1 ctl_FSM/input_irq@700-750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@800-850 
solution 1 ctl_FSM/input_irq@800-850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@900-950 
solution 1 ctl_FSM/input_irq@900-950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1000-1050 
solution 1 ctl_FSM/input_irq@1000-1050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1100-1150 
solution 1 ctl_FSM/input_irq@1100-1150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1200-1250 
solution 1 ctl_FSM/input_irq@1200-1250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1300-1350 
solution 1 ctl_FSM/input_irq@1300-1350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1400-1450 
solution 1 ctl_FSM/input_irq@1400-1450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1500-1550 
solution 1 ctl_FSM/input_irq@1500-1550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1600-1650 
solution 1 ctl_FSM/input_irq@1600-1650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1900-1950 
solution 1 ctl_FSM/input_irq@1900-1950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@400-450 
solution 1 ctl_FSM/input_rst@400-450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@450-500 
solution 1 ctl_FSM/reg_CurrState@450-500 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@550-600 
solution 1 ctl_FSM/reg_CurrState@550-600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@650-700 
solution 1 ctl_FSM/reg_CurrState@650-700 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@750-800 
solution 1 ctl_FSM/reg_CurrState@750-800 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@850-900 
solution 1 ctl_FSM/reg_CurrState@850-900 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@950-1000 
solution 1 ctl_FSM/reg_CurrState@950-1000 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1050-1100 
solution 1 ctl_FSM/reg_CurrState@1050-1100 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1350-1400 
solution 1 ctl_FSM/reg_CurrState@1350-1400 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1450-1500 
solution 1 ctl_FSM/reg_CurrState@1450-1500 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1550-1600 
solution 1 ctl_FSM/reg_CurrState@1550-1600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1850-1900 
solution 1 ctl_FSM/reg_CurrState@1850-1900 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1950-2000 
solution 1 ctl_FSM/reg_CurrState@1950-2000 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@500-550 
solution 1 ctl_FSM/reg_NextState@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@600-650 
solution 1 ctl_FSM/reg_NextState@600-650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@700-750 
solution 1 ctl_FSM/reg_NextState@700-750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@800-850 
solution 1 ctl_FSM/reg_NextState@800-850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@900-950 
solution 1 ctl_FSM/reg_NextState@900-950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1000-1050 
solution 1 ctl_FSM/reg_NextState@1000-1050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1300-1350 
solution 1 ctl_FSM/reg_NextState@1300-1350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1400-1450 
solution 1 ctl_FSM/reg_NextState@1400-1450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1500-1550 
solution 1 ctl_FSM/reg_NextState@1500-1550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1600-1650 
solution 1 ctl_FSM/reg_NextState@1600-1650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1800-1850 
solution 1 ctl_FSM/reg_NextState@1800-1850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1900-1950 
solution 1 ctl_FSM/reg_NextState@1900-1950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_clr@500-550 
solution 1 ctl_FSM/reg_id2ra_ctl_clr@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@500-550 
solution 1 ctl_FSM/reg_pc_prectl@500-550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@600-650 
solution 1 ctl_FSM/reg_pc_prectl@600-650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@700-750 
solution 1 ctl_FSM/reg_pc_prectl@700-750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@800-850 
solution 1 ctl_FSM/reg_pc_prectl@800-850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@900-950 
solution 1 ctl_FSM/reg_pc_prectl@900-950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1000-1050 
solution 1 ctl_FSM/reg_pc_prectl@1000-1050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1100-1150 
solution 1 ctl_FSM/reg_pc_prectl@1100-1150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1200-1250 
solution 1 ctl_FSM/reg_pc_prectl@1200-1250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1300-1350 
solution 1 ctl_FSM/reg_pc_prectl@1300-1350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1400-1450 
solution 1 ctl_FSM/reg_pc_prectl@1400-1450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1500-1550 
solution 1 ctl_FSM/reg_pc_prectl@1500-1550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@1600-1650 
solution 1 ctl_FSM/reg_pc_prectl@1600-1650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_clr@500-550 
solution 1 decode_pipe/input_id2ra_ctl_clr@500-550 
solution 2 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@700-750 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1500-1550 
solution 2 decode_pipe/input_ins_i@700-750 decode_pipe/input_ins_i@1500-1550 
solution 2 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@800-850 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1600-1650 
solution 2 decode_pipe/input_ins_i@800-850 decode_pipe/input_ins_i@1600-1650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@1600-1650 
solution 1 decode_pipe/wire_BUS2072@1600-1650 
solution 2 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2102@800-850 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2102@1600-1650 
solution 2 decode_pipe/wire_BUS2102@800-850 decode_pipe/wire_BUS2102@1600-1650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@1800-1850 
solution 1 decode_pipe/wire_ext_ctl_o@1800-1850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_pc_gen_ctl_o@600-650 
solution 1 decode_pipe/wire_pc_gen_ctl_o@600-650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_6/stmt_1@1600-1650 
solution 1 decoder/always_1/block_1/case_1/block_6/stmt_1@1600-1650 
solution 2 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@700-750 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1500-1550 
solution 2 decoder/input_ins_i@700-750 decoder/input_ins_i@1500-1550 
solution 2 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@800-850 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1600-1650 
solution 2 decoder/input_ins_i@800-850 decoder/input_ins_i@1600-1650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@1600-1650 
solution 1 decoder/reg_ext_ctl@1600-1650 
solution 2 i_mips_core/decoder_pipe/idecoder:decoder/reg_pc_gen_ctl@800-850 i_mips_core/decoder_pipe/idecoder:decoder/reg_pc_gen_ctl@1600-1650 
solution 2 decoder/reg_pc_gen_ctl@800-850 decoder/reg_pc_gen_ctl@1600-1650 
solution 2 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@700-750 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1500-1550 
solution 2 decoder/wire_inst_op@700-750 decoder/wire_inst_op@1500-1550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_4@1800-1850 
solution 1 ext/always_1/case_1/stmt_4@1800-1850 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@1800-1850 
solution 1 ext/input_ctl@1800-1850 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@1800-1850 
solution 1 ext/reg_res@1800-1850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1@1700-1750 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1@1700-1750 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1600-1650 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@1600-1650 
solution 1 ext_ctl_reg_clr_cls/input_clr@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@1700-1750 
solution 1 ext_ctl_reg_clr_cls/input_clr@1700-1750 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@1600-1650 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@1650-1700 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@1650-1700 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@1750-1800 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@1750-1800 
solution 1 i_mips_core:mips_core/input_irq_i@600-650 
solution 1 mips_core/input_irq_i@600-650 
solution 1 i_mips_core:mips_core/input_irq_i@700-750 
solution 1 mips_core/input_irq_i@700-750 
solution 1 i_mips_core:mips_core/input_irq_i@800-850 
solution 1 mips_core/input_irq_i@800-850 
solution 1 i_mips_core:mips_core/input_irq_i@900-950 
solution 1 mips_core/input_irq_i@900-950 
solution 1 i_mips_core:mips_core/input_irq_i@1000-1050 
solution 1 mips_core/input_irq_i@1000-1050 
solution 1 i_mips_core:mips_core/input_irq_i@1100-1150 
solution 1 mips_core/input_irq_i@1100-1150 
solution 1 i_mips_core:mips_core/input_irq_i@1200-1250 
solution 1 mips_core/input_irq_i@1200-1250 
solution 1 i_mips_core:mips_core/input_irq_i@1300-1350 
solution 1 mips_core/input_irq_i@1300-1350 
solution 1 i_mips_core:mips_core/input_irq_i@1400-1450 
solution 1 mips_core/input_irq_i@1400-1450 
solution 1 i_mips_core:mips_core/input_irq_i@1500-1550 
solution 1 mips_core/input_irq_i@1500-1550 
solution 1 i_mips_core:mips_core/input_irq_i@1600-1650 
solution 1 mips_core/input_irq_i@1600-1650 
solution 1 i_mips_core:mips_core/input_irq_i@1900-1950 
solution 1 mips_core/input_irq_i@1900-1950 
solution 1 i_mips_core:mips_core/input_pause@400-450 
solution 1 mips_core/input_pause@400-450 
solution 1 i_mips_core:mips_core/input_pause@500-550 
solution 1 mips_core/input_pause@500-550 
solution 1 i_mips_core:mips_core/input_rst@400-450 
solution 1 mips_core/input_rst@400-450 
solution 2 i_mips_core:mips_core/input_zz_ins_i@700-750 i_mips_core:mips_core/input_zz_ins_i@1500-1550 
solution 2 mips_core/input_zz_ins_i@700-750 mips_core/input_zz_ins_i@1500-1550 
solution 2 i_mips_core:mips_core/input_zz_ins_i@800-850 i_mips_core:mips_core/input_zz_ins_i@1600-1650 
solution 2 mips_core/input_zz_ins_i@800-850 mips_core/input_zz_ins_i@1600-1650 
solution 1 i_mips_core:mips_core/wire_BUS117@1800-1850 
solution 1 mips_core/wire_BUS117@1800-1850 
solution 1 i_mips_core:mips_core/wire_BUS27031@600-650 
solution 1 mips_core/wire_BUS27031@600-650 
solution 1 i_mips_core:mips_core/wire_BUS27031@700-750 
solution 1 mips_core/wire_BUS27031@700-750 
solution 1 i_mips_core:mips_core/wire_BUS27031@800-850 
solution 1 mips_core/wire_BUS27031@800-850 
solution 1 i_mips_core:mips_core/wire_BUS27031@900-950 
solution 1 mips_core/wire_BUS27031@900-950 
solution 1 i_mips_core:mips_core/wire_BUS27031@1000-1050 
solution 1 mips_core/wire_BUS27031@1000-1050 
solution 1 i_mips_core:mips_core/wire_BUS27031@1100-1150 
solution 1 mips_core/wire_BUS27031@1100-1150 
solution 1 i_mips_core:mips_core/wire_BUS27031@1200-1250 
solution 1 mips_core/wire_BUS27031@1200-1250 
solution 1 i_mips_core:mips_core/wire_BUS27031@1300-1350 
solution 1 mips_core/wire_BUS27031@1300-1350 
solution 1 i_mips_core:mips_core/wire_BUS27031@1400-1450 
solution 1 mips_core/wire_BUS27031@1400-1450 
solution 1 i_mips_core:mips_core/wire_BUS27031@1500-1550 
solution 1 mips_core/wire_BUS27031@1500-1550 
solution 1 i_mips_core:mips_core/wire_BUS27031@1600-1650 
solution 1 mips_core/wire_BUS27031@1600-1650 
solution 1 i_mips_core:mips_core/wire_BUS27031@2000-2050 
solution 1 mips_core/wire_BUS27031@2000-2050 
solution 1 i_mips_core:mips_core/wire_BUS271@600-650 
solution 1 mips_core/wire_BUS271@600-650 
solution 1 i_mips_core:mips_core/wire_NET1606@500-550 
solution 1 mips_core/wire_NET1606@500-550 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@500-550 
solution 1 mips_core/wire_zz_pc_o@500-550 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@600-650 
solution 1 mips_core/wire_zz_pc_o@600-650 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@700-750 
solution 1 mips_core/wire_zz_pc_o@700-750 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@800-850 
solution 1 mips_core/wire_zz_pc_o@800-850 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@900-950 
solution 1 mips_core/wire_zz_pc_o@900-950 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@1000-1050 
solution 1 mips_core/wire_zz_pc_o@1000-1050 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@1100-1150 
solution 1 mips_core/wire_zz_pc_o@1100-1150 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@1200-1250 
solution 1 mips_core/wire_zz_pc_o@1200-1250 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@1300-1350 
solution 1 mips_core/wire_zz_pc_o@1300-1350 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@1400-1450 
solution 1 mips_core/wire_zz_pc_o@1400-1450 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@1900-1950 
solution 1 mips_core/wire_zz_pc_o@1900-1950 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@2000-2050 
solution 1 mips_core/wire_zz_pc_o@2000-2050 
solution 1 imips_dvc:mips_dvc/always_5/if_1/block_1/stmt_1@400-450 
solution 1 mips_dvc/always_5/if_1/block_1/stmt_1@400-450 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@500-550 
solution 1 mips_dvc/always_6/stmt_1@500-550 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@600-650 
solution 1 mips_dvc/always_6/stmt_1@600-650 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@700-750 
solution 1 mips_dvc/always_6/stmt_1@700-750 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@800-850 
solution 1 mips_dvc/always_6/stmt_1@800-850 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@900-950 
solution 1 mips_dvc/always_6/stmt_1@900-950 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1000-1050 
solution 1 mips_dvc/always_6/stmt_1@1000-1050 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1100-1150 
solution 1 mips_dvc/always_6/stmt_1@1100-1150 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1200-1250 
solution 1 mips_dvc/always_6/stmt_1@1200-1250 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1300-1350 
solution 1 mips_dvc/always_6/stmt_1@1300-1350 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1400-1450 
solution 1 mips_dvc/always_6/stmt_1@1400-1450 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1500-1550 
solution 1 mips_dvc/always_6/stmt_1@1500-1550 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1800-1850 
solution 1 mips_dvc/always_6/stmt_1@1800-1850 
solution 1 imips_dvc:mips_dvc/input_rst@400-450 
solution 1 mips_dvc/input_rst@400-450 
solution 1 imips_dvc:mips_dvc/reg_cmd@450-500 
solution 1 mips_dvc/reg_cmd@450-500 
solution 1 imips_dvc:mips_dvc/reg_cmd@550-600 
solution 1 mips_dvc/reg_cmd@550-600 
solution 1 imips_dvc:mips_dvc/reg_cmd@650-700 
solution 1 mips_dvc/reg_cmd@650-700 
solution 1 imips_dvc:mips_dvc/reg_cmd@750-800 
solution 1 mips_dvc/reg_cmd@750-800 
solution 1 imips_dvc:mips_dvc/reg_cmd@850-900 
solution 1 mips_dvc/reg_cmd@850-900 
solution 1 imips_dvc:mips_dvc/reg_cmd@950-1000 
solution 1 mips_dvc/reg_cmd@950-1000 
solution 1 imips_dvc:mips_dvc/reg_cmd@1050-1100 
solution 1 mips_dvc/reg_cmd@1050-1100 
solution 1 imips_dvc:mips_dvc/reg_cmd@1150-1200 
solution 1 mips_dvc/reg_cmd@1150-1200 
solution 1 imips_dvc:mips_dvc/reg_cmd@1250-1300 
solution 1 mips_dvc/reg_cmd@1250-1300 
solution 1 imips_dvc:mips_dvc/reg_cmd@1350-1400 
solution 1 mips_dvc/reg_cmd@1350-1400 
solution 1 imips_dvc:mips_dvc/reg_cmd@1450-1500 
solution 1 mips_dvc/reg_cmd@1450-1500 
solution 1 imips_dvc:mips_dvc/reg_cmd@1550-1600 
solution 1 mips_dvc/reg_cmd@1550-1600 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@550-600 
solution 1 mips_dvc/reg_irq_req_o@550-600 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@650-700 
solution 1 mips_dvc/reg_irq_req_o@650-700 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@750-800 
solution 1 mips_dvc/reg_irq_req_o@750-800 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@850-900 
solution 1 mips_dvc/reg_irq_req_o@850-900 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@950-1000 
solution 1 mips_dvc/reg_irq_req_o@950-1000 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1050-1100 
solution 1 mips_dvc/reg_irq_req_o@1050-1100 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1150-1200 
solution 1 mips_dvc/reg_irq_req_o@1150-1200 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1250-1300 
solution 1 mips_dvc/reg_irq_req_o@1250-1300 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1350-1400 
solution 1 mips_dvc/reg_irq_req_o@1350-1400 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1450-1500 
solution 1 mips_dvc/reg_irq_req_o@1450-1500 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1550-1600 
solution 1 mips_dvc/reg_irq_req_o@1550-1600 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1850-1900 
solution 1 mips_dvc/reg_irq_req_o@1850-1900 
solution 1 imips_dvc:mips_dvc/wire_wr_cmd@500-550 
solution 1 mips_dvc/wire_wr_cmd@500-550 
solution 1 imips_dvc:mips_dvc/wire_wr_cmd@600-650 
solution 1 mips_dvc/wire_wr_cmd@600-650 
solution 1 imips_dvc:mips_dvc/wire_wr_cmd@700-750 
solution 1 mips_dvc/wire_wr_cmd@700-750 
solution 1 imips_dvc:mips_dvc/wire_wr_cmd@800-850 
solution 1 mips_dvc/wire_wr_cmd@800-850 
solution 1 :mips_sys/constraint_zz_pc_o@1950-2050 
solution 1 mips_sys/constraint_zz_pc_o@1950-2050 
solution 1 :mips_sys/constraint_zz_pc_o@2000-2050 
solution 1 mips_sys/constraint_zz_pc_o@2000-2050 
solution 1 :mips_sys/input_pause@400-450 
solution 1 mips_sys/input_pause@400-450 
solution 1 :mips_sys/input_pause@500-550 
solution 1 mips_sys/input_pause@500-550 
solution 1 :mips_sys/input_rst@400-450 
solution 1 mips_sys/input_rst@400-450 
solution 2 :mips_sys/input_zz_ins_i@700-750 :mips_sys/input_zz_ins_i@1500-1550 
solution 2 mips_sys/input_zz_ins_i@700-750 mips_sys/input_zz_ins_i@1500-1550 
solution 2 :mips_sys/input_zz_ins_i@800-850 :mips_sys/input_zz_ins_i@1600-1650 
solution 2 mips_sys/input_zz_ins_i@800-850 mips_sys/input_zz_ins_i@1600-1650 
solution 1 :mips_sys/wire_w_irq@600-650 
solution 1 mips_sys/wire_w_irq@600-650 
solution 1 :mips_sys/wire_w_irq@700-750 
solution 1 mips_sys/wire_w_irq@700-750 
solution 1 :mips_sys/wire_w_irq@800-850 
solution 1 mips_sys/wire_w_irq@800-850 
solution 1 :mips_sys/wire_w_irq@900-950 
solution 1 mips_sys/wire_w_irq@900-950 
solution 1 :mips_sys/wire_w_irq@1000-1050 
solution 1 mips_sys/wire_w_irq@1000-1050 
solution 1 :mips_sys/wire_w_irq@1100-1150 
solution 1 mips_sys/wire_w_irq@1100-1150 
solution 1 :mips_sys/wire_w_irq@1200-1250 
solution 1 mips_sys/wire_w_irq@1200-1250 
solution 1 :mips_sys/wire_w_irq@1300-1350 
solution 1 mips_sys/wire_w_irq@1300-1350 
solution 1 :mips_sys/wire_w_irq@1400-1450 
solution 1 mips_sys/wire_w_irq@1400-1450 
solution 1 :mips_sys/wire_w_irq@1500-1550 
solution 1 mips_sys/wire_w_irq@1500-1550 
solution 1 :mips_sys/wire_w_irq@1600-1650 
solution 1 mips_sys/wire_w_irq@1600-1650 
solution 1 :mips_sys/wire_w_irq@1900-1950 
solution 1 mips_sys/wire_w_irq@1900-1950 
solution 1 :mips_sys/wire_zz_pc_o@2000-2050 
solution 1 mips_sys/wire_zz_pc_o@2000-2050 
solution 1 i_mips_core/new_pc:pc/input_clr@500-550 
solution 1 pc/input_clr@500-550 
solution 1 i_mips_core/new_pc:pc/input_pause@400-450 
solution 1 pc/input_pause@400-450 
solution 1 i_mips_core/new_pc:pc/input_pause@500-550 
solution 1 pc/input_pause@500-550 
solution 1 i_mips_core/new_pc:pc/input_pc_i@500-550 
solution 1 pc/input_pc_i@500-550 
solution 1 i_mips_core/new_pc:pc/input_pc_i@600-650 
solution 1 pc/input_pc_i@600-650 
solution 1 i_mips_core/new_pc:pc/input_pc_i@700-750 
solution 1 pc/input_pc_i@700-750 
solution 1 i_mips_core/new_pc:pc/input_pc_i@800-850 
solution 1 pc/input_pc_i@800-850 
solution 1 i_mips_core/new_pc:pc/input_pc_i@900-950 
solution 1 pc/input_pc_i@900-950 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1000-1050 
solution 1 pc/input_pc_i@1000-1050 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1100-1150 
solution 1 pc/input_pc_i@1100-1150 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1200-1250 
solution 1 pc/input_pc_i@1200-1250 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1300-1350 
solution 1 pc/input_pc_i@1300-1350 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1400-1450 
solution 1 pc/input_pc_i@1400-1450 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1600-1650 
solution 1 pc/input_pc_i@1600-1650 
solution 1 i_mips_core/new_pc:pc/input_pc_i@1900-1950 
solution 1 pc/input_pc_i@1900-1950 
solution 1 i_mips_core/new_pc:pc/wire_lpause@500-550 
solution 1 pc/wire_lpause@500-550 
solution 1 i_mips_core/new_pc:pc/wire_pc_cls@500-550 
solution 1 pc/wire_pc_cls@500-550 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@600-650 
solution 1 pc/wire_pc_o@600-650 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@700-750 
solution 1 pc/wire_pc_o@700-750 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@800-850 
solution 1 pc/wire_pc_o@800-850 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@900-950 
solution 1 pc/wire_pc_o@900-950 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1000-1050 
solution 1 pc/wire_pc_o@1000-1050 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1200-1250 
solution 1 pc/wire_pc_o@1200-1250 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1300-1350 
solution 1 pc/wire_pc_o@1300-1350 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1400-1450 
solution 1 pc/wire_pc_o@1400-1450 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1500-1550 
solution 1 pc/wire_pc_o@1500-1550 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1600-1650 
solution 1 pc/wire_pc_o@1600-1650 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@1700-1750 
solution 1 pc/wire_pc_o@1700-1750 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@2000-2050 
solution 1 pc/wire_pc_o@2000-2050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1@1800-1850 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1@1800-1850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@600-650 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@600-650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@700-750 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@700-750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@800-850 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@800-850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@900-950 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@900-950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1000-1050 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1000-1050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1100-1150 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1100-1150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1200-1250 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1200-1250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1300-1350 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1300-1350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1400-1450 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1400-1450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1500-1550 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1500-1550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1600-1650 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1600-1650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1900-1950 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@1900-1950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1@1700-1750 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1@1700-1750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_3@500-550 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_3@500-550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_ctl@600-650 
solution 1 pc_gen/input_ctl@600-650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_imm@1800-1850 
solution 1 pc_gen/input_imm@1800-1850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pause@500-550 
solution 1 pc_gen/input_pause@500-550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@600-650 
solution 1 pc_gen/input_pc@600-650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@700-750 
solution 1 pc_gen/input_pc@700-750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@800-850 
solution 1 pc_gen/input_pc@800-850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@900-950 
solution 1 pc_gen/input_pc@900-950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1000-1050 
solution 1 pc_gen/input_pc@1000-1050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1100-1150 
solution 1 pc_gen/input_pc@1100-1150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1200-1250 
solution 1 pc_gen/input_pc@1200-1250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1300-1350 
solution 1 pc_gen/input_pc@1300-1350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1400-1450 
solution 1 pc_gen/input_pc@1400-1450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1500-1550 
solution 1 pc_gen/input_pc@1500-1550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@1700-1750 
solution 1 pc_gen/input_pc@1700-1750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@2000-2050 
solution 1 pc_gen/input_pc@2000-2050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@500-550 
solution 1 pc_gen/input_pc_prectl@500-550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@600-650 
solution 1 pc_gen/input_pc_prectl@600-650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@700-750 
solution 1 pc_gen/input_pc_prectl@700-750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@800-850 
solution 1 pc_gen/input_pc_prectl@800-850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@900-950 
solution 1 pc_gen/input_pc_prectl@900-950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@1000-1050 
solution 1 pc_gen/input_pc_prectl@1000-1050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@1100-1150 
solution 1 pc_gen/input_pc_prectl@1100-1150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@1200-1250 
solution 1 pc_gen/input_pc_prectl@1200-1250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@1600-1650 
solution 1 pc_gen/input_pc_prectl@1600-1650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@1700-1750 
solution 1 pc_gen/input_pc_prectl@1700-1750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@1900-1950 
solution 1 pc_gen/input_pc_prectl@1900-1950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@2000-2050 
solution 1 pc_gen/input_pc_prectl@2000-2050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@500-550 
solution 1 pc_gen/reg_pc_next@500-550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@600-650 
solution 1 pc_gen/reg_pc_next@600-650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@700-750 
solution 1 pc_gen/reg_pc_next@700-750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@800-850 
solution 1 pc_gen/reg_pc_next@800-850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@900-950 
solution 1 pc_gen/reg_pc_next@900-950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@1000-1050 
solution 1 pc_gen/reg_pc_next@1000-1050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@1100-1150 
solution 1 pc_gen/reg_pc_next@1100-1150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@1200-1250 
solution 1 pc_gen/reg_pc_next@1200-1250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@1300-1350 
solution 1 pc_gen/reg_pc_next@1300-1350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@1400-1450 
solution 1 pc_gen/reg_pc_next@1400-1450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@1900-1950 
solution 1 pc_gen/reg_pc_next@1900-1950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@2000-2050 
solution 1 pc_gen/reg_pc_next@2000-2050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/wire_br_addr@1800-1850 
solution 1 pc_gen/wire_br_addr@1800-1850 
solution 2 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@800-850 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1600-1650 
solution 2 pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@800-850 pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1@500-550 
solution 1 pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1@500-550 
solution 1 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/input_clr@500-550 
solution 1 pc_gen_ctl_reg_clr_cls/input_clr@500-550 
solution 2 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@800-850 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@1600-1650 
solution 2 pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@800-850 pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@550-600 
solution 1 pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@550-600 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@1600-1650 
solution 1 pipelinedregs/input_ext_ctl_i@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_clr@500-550 
solution 1 pipelinedregs/input_id2ra_ctl_clr@500-550 
solution 2 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pc_gen_ctl_i@800-850 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pc_gen_ctl_i@1600-1650 
solution 2 pipelinedregs/input_pc_gen_ctl_i@800-850 pipelinedregs/input_pc_gen_ctl_i@1600-1650 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@1800-1850 
solution 1 pipelinedregs/wire_ext_ctl@1800-1850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_pc_gen_ctl_o@600-650 
solution 1 pipelinedregs/wire_pc_gen_ctl_o@600-650 
solution 1 i_mips_core/new_pc/pause_latch:r1_reg_clr_cls/always_1/if_1/if_1/stmt_2@400-450 
solution 1 r1_reg_clr_cls/always_1/if_1/if_1/stmt_2@400-450 
solution 1 i_mips_core/new_pc/pause_latch:r1_reg_clr_cls/input_r1_i@400-450 
solution 1 r1_reg_clr_cls/input_r1_i@400-450 
solution 1 i_mips_core/new_pc/pause_latch:r1_reg_clr_cls/reg_r1_o@450-500 
solution 1 r1_reg_clr_cls/reg_r1_o@450-500 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@500-550 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@500-550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@600-650 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@600-650 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@700-750 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@700-750 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@800-850 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@800-850 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@900-950 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@900-950 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1000-1050 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1000-1050 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1300-1350 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1300-1350 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1400-1450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1400-1450 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1500-1550 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1500-1550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1600-1650 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1600-1650 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1700-1750 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1700-1750 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1800-1850 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1800-1850 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_clr@500-550 
solution 1 r32_reg_clr_cls/input_clr@500-550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_cls@500-550 
solution 1 r32_reg_clr_cls/input_cls@500-550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@500-550 
solution 1 r32_reg_clr_cls/input_r32_i@500-550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@600-650 
solution 1 r32_reg_clr_cls/input_r32_i@600-650 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@700-750 
solution 1 r32_reg_clr_cls/input_r32_i@700-750 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@800-850 
solution 1 r32_reg_clr_cls/input_r32_i@800-850 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@900-950 
solution 1 r32_reg_clr_cls/input_r32_i@900-950 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1000-1050 
solution 1 r32_reg_clr_cls/input_r32_i@1000-1050 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1100-1150 
solution 1 r32_reg_clr_cls/input_r32_i@1100-1150 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1200-1250 
solution 1 r32_reg_clr_cls/input_r32_i@1200-1250 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1600-1650 
solution 1 r32_reg_clr_cls/input_r32_i@1600-1650 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1700-1750 
solution 1 r32_reg_clr_cls/input_r32_i@1700-1750 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1800-1850 
solution 1 r32_reg_clr_cls/input_r32_i@1800-1850 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@1900-1950 
solution 1 r32_reg_clr_cls/input_r32_i@1900-1950 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@550-600 
solution 1 r32_reg_clr_cls/reg_r32_o@550-600 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@650-700 
solution 1 r32_reg_clr_cls/reg_r32_o@650-700 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@750-800 
solution 1 r32_reg_clr_cls/reg_r32_o@750-800 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@850-900 
solution 1 r32_reg_clr_cls/reg_r32_o@850-900 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@950-1000 
solution 1 r32_reg_clr_cls/reg_r32_o@950-1000 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1050-1100 
solution 1 r32_reg_clr_cls/reg_r32_o@1050-1100 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1150-1200 
solution 1 r32_reg_clr_cls/reg_r32_o@1150-1200 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1250-1300 
solution 1 r32_reg_clr_cls/reg_r32_o@1250-1300 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1350-1400 
solution 1 r32_reg_clr_cls/reg_r32_o@1350-1400 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1650-1700 
solution 1 r32_reg_clr_cls/reg_r32_o@1650-1700 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1850-1900 
solution 1 r32_reg_clr_cls/reg_r32_o@1850-1900 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@1950-2000 
solution 1 r32_reg_clr_cls/reg_r32_o@1950-2000 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@1800-1850 
solution 1 rf_stage/input_ext_ctl_i@1800-1850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@600-650 
solution 1 rf_stage/input_irq_i@600-650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@700-750 
solution 1 rf_stage/input_irq_i@700-750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@800-850 
solution 1 rf_stage/input_irq_i@800-850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@900-950 
solution 1 rf_stage/input_irq_i@900-950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1000-1050 
solution 1 rf_stage/input_irq_i@1000-1050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1100-1150 
solution 1 rf_stage/input_irq_i@1100-1150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1200-1250 
solution 1 rf_stage/input_irq_i@1200-1250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1300-1350 
solution 1 rf_stage/input_irq_i@1300-1350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1400-1450 
solution 1 rf_stage/input_irq_i@1400-1450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1500-1550 
solution 1 rf_stage/input_irq_i@1500-1550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1600-1650 
solution 1 rf_stage/input_irq_i@1600-1650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1900-1950 
solution 1 rf_stage/input_irq_i@1900-1950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_gen_ctl@600-650 
solution 1 rf_stage/input_pc_gen_ctl@600-650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@600-650 
solution 1 rf_stage/input_pc_i@600-650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@700-750 
solution 1 rf_stage/input_pc_i@700-750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@800-850 
solution 1 rf_stage/input_pc_i@800-850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@900-950 
solution 1 rf_stage/input_pc_i@900-950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1000-1050 
solution 1 rf_stage/input_pc_i@1000-1050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1100-1150 
solution 1 rf_stage/input_pc_i@1100-1150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1200-1250 
solution 1 rf_stage/input_pc_i@1200-1250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1300-1350 
solution 1 rf_stage/input_pc_i@1300-1350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1400-1450 
solution 1 rf_stage/input_pc_i@1400-1450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1600-1650 
solution 1 rf_stage/input_pc_i@1600-1650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@1900-1950 
solution 1 rf_stage/input_pc_i@1900-1950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@2000-2050 
solution 1 rf_stage/input_pc_i@2000-2050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@400-450 
solution 1 rf_stage/input_rst_i@400-450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@500-550 
solution 1 rf_stage/wire_BUS1013@500-550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@600-650 
solution 1 rf_stage/wire_BUS1013@600-650 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@700-750 
solution 1 rf_stage/wire_BUS1013@700-750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@800-850 
solution 1 rf_stage/wire_BUS1013@800-850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@900-950 
solution 1 rf_stage/wire_BUS1013@900-950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1000-1050 
solution 1 rf_stage/wire_BUS1013@1000-1050 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1100-1150 
solution 1 rf_stage/wire_BUS1013@1100-1150 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1200-1250 
solution 1 rf_stage/wire_BUS1013@1200-1250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1400-1450 
solution 1 rf_stage/wire_BUS1013@1400-1450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1500-1550 
solution 1 rf_stage/wire_BUS1013@1500-1550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1700-1750 
solution 1 rf_stage/wire_BUS1013@1700-1750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@1800-1850 
solution 1 rf_stage/wire_BUS1013@1800-1850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@1800-1850 
solution 1 rf_stage/wire_ext_o@1800-1850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_clr_o@500-550 
solution 1 rf_stage/wire_id2ra_ctl_clr_o@500-550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@500-550 
solution 1 rf_stage/wire_pc_next@500-550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@700-750 
solution 1 rf_stage/wire_pc_next@700-750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@800-850 
solution 1 rf_stage/wire_pc_next@800-850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1200-1250 
solution 1 rf_stage/wire_pc_next@1200-1250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1300-1350 
solution 1 rf_stage/wire_pc_next@1300-1350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1400-1450 
solution 1 rf_stage/wire_pc_next@1400-1450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1500-1550 
solution 1 rf_stage/wire_pc_next@1500-1550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1600-1650 
solution 1 rf_stage/wire_pc_next@1600-1650 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1700-1750 
solution 1 rf_stage/wire_pc_next@1700-1750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1800-1850 
solution 1 rf_stage/wire_pc_next@1800-1850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@1900-1950 
solution 1 rf_stage/wire_pc_next@1900-1950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@2000-2050 
solution 1 rf_stage/wire_pc_next@2000-2050 
