# TCL File Generated by Component Editor 18.1
# Sat Oct 24 11:25:12 BRT 2020
# DO NOT MODIFY


# 
# video_processor "video_processor" v1.0
#  2020.10.24.11:25:12
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module video_processor
# 
set_module_property DESCRIPTION ""
set_module_property NAME video_processor
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME video_processor
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL video_processor
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file controlUnit.v VERILOG PATH modulos/ControlUnit/controlUnit.v
add_fileset_file decoderInstruction.v VERILOG PATH modulos/decoderInstruction/decoderInstruction.v
add_fileset_file demultiplexador.v VERILOG PATH modulos/demultiplexador/demultiplexador.v
add_fileset_file full_print_module.v VERILOG PATH modulos/full_print_module/full_print_module.v
add_fileset_file VGA_sync.v VERILOG PATH modulos/interfaceVGA/VGA_sync.v
add_fileset_file comparator.v VERILOG PATH modulos/mod_comparator/comparator.v
add_fileset_file mod_comparator.v VERILOG PATH modulos/mod_comparator/mod_comparator.v
add_fileset_file multiplexador.v VERILOG PATH modulos/multiplexador/multiplexador.v
add_fileset_file clock_pll.v VERILOG PATH modulos/PLL/clock_pll.v
add_fileset_file printModule.v VERILOG PATH modulos/printModule/printModule.v
add_fileset_file full_register_file.v VERILOG PATH modulos/registerFile/full_register_file.v
add_fileset_file registerFile.v VERILOG PATH modulos/registerFile/registerFile.v
add_fileset_file calculoAddress.v VERILOG PATH modulos/sprite_line_counter/calculoAddress.v
add_fileset_file memory.v VERILOG PATH modulos/sprite_memory/memory.v
add_fileset_file sprite_memory.v VERILOG PATH modulos/sprite_memory/sprite_memory.v
add_fileset_file video_processor.v VERILOG PATH modulos/Top_level/video_processor.v TOP_LEVEL_FILE
add_fileset_file contador.v VERILOG PATH modulos/contador/contador.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point nios_custom_instruction_slave
# 
add_interface nios_custom_instruction_slave nios_custom_instruction end
set_interface_property nios_custom_instruction_slave clockCycle 0
set_interface_property nios_custom_instruction_slave operands 2
set_interface_property nios_custom_instruction_slave ENABLED true
set_interface_property nios_custom_instruction_slave EXPORT_OF ""
set_interface_property nios_custom_instruction_slave PORT_NAME_MAP ""
set_interface_property nios_custom_instruction_slave CMSIS_SVD_VARIABLES ""
set_interface_property nios_custom_instruction_slave SVD_ADDRESS_GROUP ""

add_interface_port nios_custom_instruction_slave clk_FPGA clk Input 1
add_interface_port nios_custom_instruction_slave clk_en clk_en Input 1
add_interface_port nios_custom_instruction_slave reset reset Input 1
add_interface_port nios_custom_instruction_slave dataA dataa Input 32
add_interface_port nios_custom_instruction_slave dataB datab Input 32
add_interface_port nios_custom_instruction_slave done done Output 1
add_interface_port nios_custom_instruction_slave result result Output 32


# 
# connection point color_R
# 
add_interface color_R conduit end
set_interface_property color_R associatedClock ""
set_interface_property color_R associatedReset ""
set_interface_property color_R ENABLED true
set_interface_property color_R EXPORT_OF ""
set_interface_property color_R PORT_NAME_MAP ""
set_interface_property color_R CMSIS_SVD_VARIABLES ""
set_interface_property color_R SVD_ADDRESS_GROUP ""

add_interface_port color_R R readdata Output 3


# 
# connection point color_G
# 
add_interface color_G conduit end
set_interface_property color_G associatedClock ""
set_interface_property color_G associatedReset ""
set_interface_property color_G ENABLED true
set_interface_property color_G EXPORT_OF ""
set_interface_property color_G PORT_NAME_MAP ""
set_interface_property color_G CMSIS_SVD_VARIABLES ""
set_interface_property color_G SVD_ADDRESS_GROUP ""

add_interface_port color_G G readdata Output 3


# 
# connection point color_B
# 
add_interface color_B conduit end
set_interface_property color_B associatedClock ""
set_interface_property color_B associatedReset ""
set_interface_property color_B ENABLED true
set_interface_property color_B EXPORT_OF ""
set_interface_property color_B PORT_NAME_MAP ""
set_interface_property color_B CMSIS_SVD_VARIABLES ""
set_interface_property color_B SVD_ADDRESS_GROUP ""

add_interface_port color_B B readdata Output 3


# 
# connection point hsync
# 
add_interface hsync conduit end
set_interface_property hsync associatedClock ""
set_interface_property hsync associatedReset ""
set_interface_property hsync ENABLED true
set_interface_property hsync EXPORT_OF ""
set_interface_property hsync PORT_NAME_MAP ""
set_interface_property hsync CMSIS_SVD_VARIABLES ""
set_interface_property hsync SVD_ADDRESS_GROUP ""

add_interface_port hsync out_hsync writeresponsevalid_n Output 1


# 
# connection point vsync
# 
add_interface vsync conduit end
set_interface_property vsync associatedClock ""
set_interface_property vsync associatedReset ""
set_interface_property vsync ENABLED true
set_interface_property vsync EXPORT_OF ""
set_interface_property vsync PORT_NAME_MAP ""
set_interface_property vsync CMSIS_SVD_VARIABLES ""
set_interface_property vsync SVD_ADDRESS_GROUP ""

add_interface_port vsync out_vsync writeresponsevalid_n Output 1

