<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/addi/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/add/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sub/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lui/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/auipc/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/jal/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/beq/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/ecall/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/addw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/addiw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/and/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/andi/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amoadd.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amoswap.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amoand.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/bne/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/blt/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/bge/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/csrrw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/csrrs/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/div/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/divu/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/ebreak/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fence/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/flw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fsw/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fadd.s/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/hfence.gvma/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/hfence.vvma/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/jalr/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lb/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lh/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lbu/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lhu/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/ld/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lwu/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lr.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/lr.d/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/mul/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/mulh/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/mret/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/or/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/ori/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/rem/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sb/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sh/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sd/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sll/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/slli/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/srl/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sra/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/slt/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/slti/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sc.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sfence.vma/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/sret/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/wfi/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/xor/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/xori/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/csrrc/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/csrrwi/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/csrrsi/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/csrrci/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fld/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fsd/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fadd.d/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fsub.d/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fmul.d/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/fdiv.d/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amoor.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amoxor.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amomax.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/amomin.w/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/risc-v/uret/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/mov/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/add/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/sub/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/lea/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/jmp/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/je/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/push/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/pop/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/call/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/x86-64/ret/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/add_(shifted)/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/sub_(extended)/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/mov_(register)/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/ldr_(register)/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/str_(immediate)/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/b/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/bl/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/cbz/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/cmp_(immediate)/</loc><lastmod>2026-01-24</lastmod></url>
  <url><loc>https://saqibkh.github.io/InstructionSets/armv8/adr/</loc><lastmod>2026-01-24</lastmod></url>
</urlset>