INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/doguk/Desktop/udemy fpga vhdl/variable_vs_signal/variable_vs_signal.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/doguk/Desktop/udemy fpga vhdl/variable_vs_signal/variable_vs_signal.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
