-series GW2AR
-device GW2AR-18
-device_version C
-package QFN88
-part_number GW2AR-LV18QN88C8/I7


-mod_name systemRam
-file_name systemRam
-path C:/Users/qubec/Documents/Development/ProjektyVHDL/TangNano20K/tangyRiscVSOC/tangyRiscVSOC/src/systemRam/
-type RAM_DP
-file_type vhdl
-bram_b true
-dev_type GW2AR-18C
-depth_0 8192
-depth_1 8192
-width_0 32
-width_1 32
-read_mode_0 bypass
-read_mode_1 bypass
-write_mode_0 normal
-write_mode_1 normal
-speed true
-reset_mode sync
-init_file C:\Users\qubec\Documents\Development\ProjektyVHDL\TangNano20K\tangyRiscVSOC\tangyRiscVSOC\src\software\bootloader\boot.mi_0_31.mi
-init_match port_A