

================================================================
== Vitis HLS Report for 'pred_pass_32_Pipeline_FILTER_PRED_PASS'
================================================================
* Date:           Mon Feb  3 14:21:57 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FILTER_PRED_PASS  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       90|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|      102|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln372_fu_115_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_eb_1_phi_fu_108_p4  |   9|          2|    1|          2|
    |ap_phi_mux_ep_1_phi_fu_98_p4   |   9|          2|    1|          2|
    |b_strm_blk_n                   |   9|          2|    1|          2|
    |e_b_strm_blk_n                 |   9|          2|    1|          2|
    |e_f_strm_blk_n                 |   9|          2|    1|          2|
    |e_p_strm_blk_n                 |   9|          2|    1|          2|
    |f_strm_blk_n                   |   9|          2|    1|          2|
    |p_strm_blk_n                   |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  90|         20|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_reg_140                         |   1|   0|    1|          0|
    |eb_1_reg_105                      |   1|   0|    1|          0|
    |ep_1_reg_95                       |   1|   0|    1|          0|
    |or_ln372_reg_121                  |   1|   0|    1|          0|
    |p_strm_read_reg_135               |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  41|   0|   41|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  pred_pass<32>_Pipeline_FILTER_PRED_PASS|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  pred_pass<32>_Pipeline_FILTER_PRED_PASS|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  pred_pass<32>_Pipeline_FILTER_PRED_PASS|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  pred_pass<32>_Pipeline_FILTER_PRED_PASS|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  pred_pass<32>_Pipeline_FILTER_PRED_PASS|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  pred_pass<32>_Pipeline_FILTER_PRED_PASS|  return value|
|e_p_strm_dout            |   in|    1|     ap_fifo|                                 e_p_strm|       pointer|
|e_p_strm_num_data_valid  |   in|    6|     ap_fifo|                                 e_p_strm|       pointer|
|e_p_strm_fifo_cap        |   in|    6|     ap_fifo|                                 e_p_strm|       pointer|
|e_p_strm_empty_n         |   in|    1|     ap_fifo|                                 e_p_strm|       pointer|
|e_p_strm_read            |  out|    1|     ap_fifo|                                 e_p_strm|       pointer|
|e_b_strm_dout            |   in|    1|     ap_fifo|                                 e_b_strm|       pointer|
|e_b_strm_num_data_valid  |   in|    4|     ap_fifo|                                 e_b_strm|       pointer|
|e_b_strm_fifo_cap        |   in|    4|     ap_fifo|                                 e_b_strm|       pointer|
|e_b_strm_empty_n         |   in|    1|     ap_fifo|                                 e_b_strm|       pointer|
|e_b_strm_read            |  out|    1|     ap_fifo|                                 e_b_strm|       pointer|
|p_strm_dout              |   in|   32|     ap_fifo|                                   p_strm|       pointer|
|p_strm_empty_n           |   in|    1|     ap_fifo|                                   p_strm|       pointer|
|p_strm_read              |  out|    1|     ap_fifo|                                   p_strm|       pointer|
|b_strm_dout              |   in|    1|     ap_fifo|                                   b_strm|       pointer|
|b_strm_num_data_valid    |   in|    4|     ap_fifo|                                   b_strm|       pointer|
|b_strm_fifo_cap          |   in|    4|     ap_fifo|                                   b_strm|       pointer|
|b_strm_empty_n           |   in|    1|     ap_fifo|                                   b_strm|       pointer|
|b_strm_read              |  out|    1|     ap_fifo|                                   b_strm|       pointer|
|f_strm_din               |  out|   32|     ap_fifo|                                   f_strm|       pointer|
|f_strm_full_n            |   in|    1|     ap_fifo|                                   f_strm|       pointer|
|f_strm_write             |  out|    1|     ap_fifo|                                   f_strm|       pointer|
|e_f_strm_din             |  out|    1|     ap_fifo|                                 e_f_strm|       pointer|
|e_f_strm_full_n          |   in|    1|     ap_fifo|                                 e_f_strm|       pointer|
|e_f_strm_write           |  out|    1|     ap_fifo|                                 e_f_strm|       pointer|
|ep                       |   in|    1|     ap_none|                                       ep|        scalar|
|eb                       |   in|    1|     ap_none|                                       eb|        scalar|
+-------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_f_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_p_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_b_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%eb_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %eb" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:356]   --->   Operation 12 'read' 'eb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ep_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ep" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:356]   --->   Operation 13 'read' 'ep_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln372 = br void %while.cond" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372]   --->   Operation 14 'br' 'br_ln372' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ep_1 = phi i1 %ep_read, void %newFuncRoot, i1 %ep_2, void %if.end"   --->   Operation 15 'phi' 'ep_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%eb_1 = phi i1 %eb_read, void %newFuncRoot, i1 %eb_2, void %if.end"   --->   Operation 16 'phi' 'eb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%or_ln372 = or i1 %ep_1, i1 %eb_1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372]   --->   Operation 17 'or' 'or_ln372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %or_ln372, void %while.body, void %while.end.exitStub" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372]   --->   Operation 18 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.38ns)   --->   "%ep_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %e_p_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:373]   --->   Operation 19 'read' 'ep_2' <Predicate = (!or_ln372)> <Delay = 1.38> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 20 [1/1] (1.31ns)   --->   "%eb_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %e_b_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:374]   --->   Operation 20 'read' 'eb_2' <Predicate = (!or_ln372)> <Delay = 1.31> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln372 = br void %while.cond" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372]   --->   Operation 21 'br' 'br_ln372' <Predicate = (!or_ln372)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln373 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:373]   --->   Operation 22 'specpipeline' 'specpipeline_ln373' <Predicate = (!or_ln372)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372]   --->   Operation 23 'specloopname' 'specloopname_ln372' <Predicate = (!or_ln372)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.42ns)   --->   "%p_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %p_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:376]   --->   Operation 24 'read' 'p_strm_read' <Predicate = (!or_ln372)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (1.31ns)   --->   "%b = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %b_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:377]   --->   Operation 25 'read' 'b' <Predicate = (!or_ln372)> <Delay = 1.31> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %b, void %if.end, void %if.then" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:378]   --->   Operation 26 'br' 'br_ln378' <Predicate = (!or_ln372)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (or_ln372)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 27 [1/1] (1.42ns)   --->   "%write_ln379 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %f_strm, i32 %p_strm_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:379]   --->   Operation 27 'write' 'write_ln379' <Predicate = (b)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 28 [1/1] (1.42ns)   --->   "%write_ln380 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %e_f_strm, i1 0" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:380]   --->   Operation 28 'write' 'write_ln380' <Predicate = (b)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln384 = br void %if.end" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:384]   --->   Operation 29 'br' 'br_ln384' <Predicate = (b)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ep]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e_p_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_b_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ f_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_f_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
eb_read            (read         ) [ 0000]
ep_read            (read         ) [ 0000]
br_ln372           (br           ) [ 0000]
ep_1               (phi          ) [ 0100]
eb_1               (phi          ) [ 0100]
or_ln372           (or           ) [ 0111]
br_ln372           (br           ) [ 0000]
ep_2               (read         ) [ 0100]
eb_2               (read         ) [ 0100]
br_ln372           (br           ) [ 0100]
specpipeline_ln373 (specpipeline ) [ 0000]
specloopname_ln372 (specloopname ) [ 0000]
p_strm_read        (read         ) [ 0101]
b                  (read         ) [ 0101]
br_ln378           (br           ) [ 0000]
write_ln379        (write        ) [ 0000]
write_ln380        (write        ) [ 0000]
br_ln384           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ep"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eb"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_p_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_p_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_b_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_b_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_strm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_strm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_strm">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_strm"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="e_f_strm">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_f_strm"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="eb_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eb_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="ep_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ep_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="ep_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ep_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="eb_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eb_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_strm_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_strm_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln379_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln379/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln380_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln380/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="ep_1_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="97" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ep_1 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="ep_1_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ep_1/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="eb_1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eb_1 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="eb_1_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eb_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="or_ln372_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln372/1 "/>
</bind>
</comp>

<comp id="121" class="1005" name="or_ln372_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln372 "/>
</bind>
</comp>

<comp id="125" class="1005" name="ep_2_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="ep_2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="eb_2_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="eb_2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_strm_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_strm_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="b_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="104"><net_src comp="50" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="114"><net_src comp="44" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="98" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="108" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="56" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="138"><net_src comp="68" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="143"><net_src comp="74" pin="2"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: e_p_strm | {}
	Port: e_b_strm | {}
	Port: p_strm | {}
	Port: b_strm | {}
	Port: f_strm | {3 }
	Port: e_f_strm | {3 }
 - Input state : 
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : ep | {1 }
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : eb | {1 }
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : e_p_strm | {1 }
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : e_b_strm | {1 }
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : p_strm | {2 }
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : b_strm | {2 }
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : f_strm | {}
	Port: pred_pass<32>_Pipeline_FILTER_PRED_PASS : e_f_strm | {}
  - Chain level:
	State 1
		ep_1 : 1
		eb_1 : 1
		or_ln372 : 2
		br_ln372 : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln372_fu_115     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    eb_read_read_fu_44   |    0    |    0    |
|          |    ep_read_read_fu_50   |    0    |    0    |
|   read   |     ep_2_read_fu_56     |    0    |    0    |
|          |     eb_2_read_fu_62     |    0    |    0    |
|          |  p_strm_read_read_fu_68 |    0    |    0    |
|          |       b_read_fu_74      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln379_write_fu_80 |    0    |    0    |
|          | write_ln380_write_fu_87 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    2    |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     b_reg_140     |    1   |
|    eb_1_reg_105   |    1   |
|    eb_2_reg_130   |    1   |
|    ep_1_reg_95    |    1   |
|    ep_2_reg_125   |    1   |
|  or_ln372_reg_121 |    1   |
|p_strm_read_reg_135|   32   |
+-------------------+--------+
|       Total       |   38   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    2   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   38   |    -   |
+-----------+--------+--------+
|   Total   |   38   |    2   |
+-----------+--------+--------+
