#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 14:35:34 2020
# Process ID: 11136
# Current directory: C:/eFPGA/6_PS_LED_AND_BUTTON
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10144 C:\eFPGA\6_PS_LED_AND_BUTTON\6_PS_LED_AND_BUTTON.xpr
# Log file: C:/eFPGA/6_PS_LED_AND_BUTTON/vivado.log
# Journal file: C:/eFPGA/6_PS_LED_AND_BUTTON\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_bd_design "design_1"
Wrote  : <C:\eFPGA\6_PS_LED_AND_BUTTON\6_PS_LED_AND_BUTTON.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 984.793 ; gain = 50.734
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_led_g [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g
INFO: [board_interface 100-100] connect_bd_intf_net /pl_led_g /axi_gpio_0/GPIO
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE pl_led_r [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_r
INFO: [board_interface 100-100] connect_bd_intf_net /pl_led_r /axi_gpio_0/GPIO2
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "pl_sw_1bit" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_sw_1bit [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_sw_1bit
INFO: [board_interface 100-100] connect_bd_intf_net /pl_sw_1bit /axi_gpio_1/GPIO
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "pl_sw_1bit" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" '
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" '
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" '
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
set_property name GPIO [get_bd_intf_ports GPIO_0_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
make_wrapper -files [get_files C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\eFPGA\6_PS_LED_AND_BUTTON\6_PS_LED_AND_BUTTON.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\eFPGA\6_PS_LED_AND_BUTTON\6_PS_LED_AND_BUTTON.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 14:44:22 2020] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/design_1_processing_system7_0_0_synth_1/runme.log
[Mon Jun  1 14:44:22 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.957 ; gain = 49.449
launch_runs impl_1 -jobs 24
[Mon Jun  1 14:44:28 2020] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/synth_1/runme.log
[Mon Jun  1 14:44:28 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 14:46:28 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1409.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2004.512 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2004.512 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2169.211 ; gain = 868.125
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[2]} {GPIO_tri_io[1]} {GPIO_tri_io[0]}]]
place_ports {GPIO_tri_io[0]} E12
place_ports {GPIO_tri_io[1]} E13
place_ports {GPIO_tri_io[2]} E11
file mkdir C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/constrs_1/new
close [ open C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2235.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 2235.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 2235.328 ; gain = 0.000
place_ports {GPIO_tri_io[0]} E12
place_ports {GPIO_tri_io[0]} E11
place_ports {GPIO_tri_io[0]} L15
place_ports {GPIO_tri_io[1]} E12
place_ports {GPIO_tri_io[2]} E13
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[2]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {GPIO_tri_io[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[0]}]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 14:49:35 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/synth_1/runme.log
[Mon Jun  1 14:49:35 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/6_PS_LED_AND_BUTTON/6_PS_LED_AND_BUTTON.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/6_PS_LED_AND_BUTTON/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/eFPGA/6_PS_LED_AND_BUTTON/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/eFPGA/6_PS_LED_AND_BUTTON/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.961 ; gain = 38.750
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 14:52:50 2020...
