[VIC]
current_shift_inst.PI_CTRL.N_72_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_0_a3_0_3_cascade_=ltout:in2
current_shift_inst.PI_CTRL.control_out_2_i_o3_1_0_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_0_9_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_14_9_cascade_=ltout:in1
current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_17_9_cascade_=ltout:in3
current_shift_inst.PI_CTRL.control_out_2_iv_i_o2_1_4_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_14_9_cascade_=ltout:in1
current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_9_9_cascade_=ltout:in0
current_shift_inst.PI_CTRL.integrator_i_0_cascade_=ltout:in0
current_shift_inst.PI_CTRL.un3_enable_0_a3_0_11_cascade_=ltout:in1
current_shift_inst.PI_CTRL.un3_enable_0_a3_0_15_cascade_=ltout:in2
current_shift_inst.PI_CTRL.un3_enable_0_a3_7_cascade_=ltout:in2
current_shift_inst.PI_CTRL.un3_enable_0_o2_0_3_cascade_=ltout:in3
current_shift_inst.PI_CTRL.un3_enable_0_o2_0_cascade_=ltout:in3
current_shift_inst.control_input_axb_0_cascade_=ltout:in1
current_shift_inst.elapsed_time_ns_s1_i_1_cascade_=ltout:in0
current_shift_inst.elapsed_time_ns_s1_i_31_cascade_=ltout:in0
current_shift_inst.un4_control_input1_1_cascade_=ltout:in2
delay_measurement_inst.delay_hc_timer.delay_hc3_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.delay_hc3lto30_i_a2_15_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.delay_hc3lto30_i_a2_19_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.delay_hc3lto30_i_a2_3_cascade_=ltout:in0
delay_measurement_inst.delay_tr_timer.delay_tr3_cascade_=ltout:in0
delay_measurement_inst.delay_tr_timer.delay_tr3lto30_i_a2_15_cascade_=ltout:in0
delay_measurement_inst.delay_tr_timer.delay_tr3lto30_i_a2_21_cascade_=ltout:in3
delay_measurement_inst.delay_tr_timer.delay_tr3lto30_i_a2_23_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr3lto30_i_a2_3_cascade_=ltout:in0
elapsed_time_ns_1_RNI03DN9_0_22_cascade_=ltout:in1
elapsed_time_ns_1_RNI0AOBB_0_13_cascade_=ltout:in1
elapsed_time_ns_1_RNI0CQBB_0_31_cascade_=ltout:in1
elapsed_time_ns_1_RNI13CN9_0_14_cascade_=ltout:in1
elapsed_time_ns_1_RNI14DN9_0_23_cascade_=ltout:in1
elapsed_time_ns_1_RNI1BOBB_0_14_cascade_=ltout:in1
elapsed_time_ns_1_RNI1CPBB_0_23_cascade_=ltout:in1
elapsed_time_ns_1_RNI25DN9_0_24_cascade_=ltout:in1
elapsed_time_ns_1_RNI2DPBB_0_24_cascade_=ltout:in1
elapsed_time_ns_1_RNI3EPBB_0_25_cascade_=ltout:in1
elapsed_time_ns_1_RNI46CN9_0_17_cascade_=ltout:in1
elapsed_time_ns_1_RNI4FPBB_0_26_cascade_=ltout:in1
elapsed_time_ns_1_RNI57CN9_0_18_cascade_=ltout:in1
elapsed_time_ns_1_RNI5FOBB_0_18_cascade_=ltout:in1
elapsed_time_ns_1_RNI5GPBB_0_27_cascade_=ltout:in1
elapsed_time_ns_1_RNI6GOBB_0_19_cascade_=ltout:in1
elapsed_time_ns_1_RNI6HPBB_0_28_cascade_=ltout:in1
elapsed_time_ns_1_RNI7ADN9_0_29_cascade_=ltout:in1
elapsed_time_ns_1_RNILK91B_0_9_cascade_=ltout:in1
elapsed_time_ns_1_RNIU7OBB_0_11_cascade_=ltout:in1
elapsed_time_ns_1_RNIU8PBB_0_20_cascade_=ltout:in1
elapsed_time_ns_1_RNIV8OBB_0_12_cascade_=ltout:in1
elapsed_time_ns_1_RNIVAQBB_0_30_cascade_=ltout:in1
phase_controller_inst1.N_55_cascade_=ltout:in0
phase_controller_inst1.stoper_hc.un2_start_0_cascade_=ltout:in0
phase_controller_inst1.stoper_hc.un4_running_df30_cascade_=ltout:in2
phase_controller_inst1.stoper_tr.running_0_sqmuxa_i_cascade_=ltout:in1
phase_controller_inst1.stoper_tr.un2_start_0_cascade_=ltout:in0
phase_controller_inst2.start_timer_tr_RNO_0_0_cascade_=ltout:in0
phase_controller_inst2.state_RNI9M3OZ0Z_0_cascade_=ltout:in0
phase_controller_inst2.state_RNIG7JFZ0Z_2_cascade_=ltout:in0
phase_controller_inst2.stoper_hc.running_0_sqmuxa_i_cascade_=ltout:in1
phase_controller_inst2.stoper_tr.running_0_sqmuxa_i_cascade_=ltout:in1
phase_controller_inst2.stoper_tr.start_latched_RNI7GMNZ0_cascade_=ltout:in3
pwm_generator_inst.un15_threshold_1_axb_10_cascade_=ltout:in0
pwm_generator_inst.un1_counterlto2_0_cascade_=ltout:in3
pwm_generator_inst.un1_counterlto9_2_cascade_=ltout:in3
pwm_generator_inst.un2_duty_input_0_o3Z0Z_0_cascade_=ltout:in3
pwm_generator_inst.un2_duty_input_0_o3Z0Z_3_cascade_=ltout:in3
