###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:43 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.031
= Slack Time                   16.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   16.398 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   17.156 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   17.762 | 
     | FE_OFC2_SYNC_RST11   | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   18.508 | 
     | FE_OFC5_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   19.409 | 
     | ALU/\ALU_OUT_reg[14] | RN ^       | SDFFRQX2M | 1.195 | 0.020 |   3.031 |   19.429 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -16.398 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.398 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -16.398 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.030
= Slack Time                   16.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   16.399 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   17.157 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   17.763 | 
     | FE_OFC2_SYNC_RST11   | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   18.509 | 
     | FE_OFC5_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   19.409 | 
     | ALU/\ALU_OUT_reg[13] | RN ^       | SDFFRQX2M | 1.195 | 0.019 |   3.030 |   19.429 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -16.399 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.399 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -16.399 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.027
= Slack Time                   16.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   16.402 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   17.160 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   17.766 | 
     | FE_OFC2_SYNC_RST11   | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   18.512 | 
     | FE_OFC5_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   19.413 | 
     | ALU/\ALU_OUT_reg[12] | RN ^       | SDFFRQX2M | 1.195 | 0.016 |   3.027 |   19.429 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -16.402 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.402 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -16.402 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.027
= Slack Time                   16.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   16.402 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   17.160 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   17.766 | 
     | FE_OFC2_SYNC_RST11   | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   18.512 | 
     | FE_OFC5_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   19.413 | 
     | ALU/\ALU_OUT_reg[15] | RN ^       | SDFFRQX2M | 1.195 | 0.016 |   3.027 |   19.429 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -16.402 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.402 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -16.402 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.438
- Arrival Time                  2.138
= Slack Time                   17.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.300 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   18.058 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   18.664 | 
     | FE_OFC2_SYNC_RST11   | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   19.410 | 
     | ALU/\ALU_OUT_reg[10] | RN ^       | SDFFRQX2M | 1.048 | 0.028 |   2.138 |   19.438 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -17.300 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.300 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -17.300 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.438
- Arrival Time                  2.138
= Slack Time                   17.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.300 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   18.058 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   18.664 | 
     | FE_OFC2_SYNC_RST11   | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   19.410 | 
     | ALU/\ALU_OUT_reg[11] | RN ^       | SDFFRQX2M | 1.048 | 0.028 |   2.138 |   19.438 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -17.300 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.300 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -17.300 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.438
- Arrival Time                  2.138
= Slack Time                   17.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.300 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   18.058 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   18.664 | 
     | FE_OFC2_SYNC_RST11  | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   19.410 | 
     | ALU/\ALU_OUT_reg[9] | RN ^       | SDFFRQX2M | 1.048 | 0.028 |   2.138 |   19.438 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -17.300 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.300 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -17.300 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.438
- Arrival Time                  2.138
= Slack Time                   17.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.300 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   18.058 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   18.664 | 
     | FE_OFC2_SYNC_RST11  | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   19.410 | 
     | ALU/\ALU_OUT_reg[4] | RN ^       | SDFFRQX2M | 1.048 | 0.028 |   2.138 |   19.438 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -17.300 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.300 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -17.300 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.784
= Slack Time                   18.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.650 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.408 | 
     | ALU/\ALU_OUT_reg[2] | RN ^       | SDFFRQX2M | 1.109 | 0.026 |   0.784 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.650 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.650 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.650 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.784
= Slack Time                   18.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.408 | 
     | ALU/\ALU_OUT_reg[3] | RN ^       | SDFFRQX2M | 1.109 | 0.026 |   0.784 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.650 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.650 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.650 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.784
= Slack Time                   18.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.408 | 
     | ALU/\ALU_OUT_reg[5] | RN ^       | SDFFRQX2M | 1.109 | 0.026 |   0.784 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.650 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.650 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.650 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.783
= Slack Time                   18.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.409 | 
     | ALU/\ALU_OUT_reg[8] | RN ^       | SDFFRQX2M | 1.109 | 0.025 |   0.783 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.651 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.651 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.651 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.783
= Slack Time                   18.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.409 | 
     | ALU/\ALU_OUT_reg[1] | RN ^       | SDFFRQX2M | 1.109 | 0.025 |   0.783 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.651 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.651 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.651 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.783
= Slack Time                   18.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.409 | 
     | ALU/\ALU_OUT_reg[6] | RN ^       | SDFFRQX2M | 1.109 | 0.025 |   0.783 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.651 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.651 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.651 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.783
= Slack Time                   18.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.409 | 
     | ALU/\ALU_OUT_reg[0] | RN ^       | SDFFRQX2M | 1.109 | 0.025 |   0.783 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.651 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.651 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.651 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.783
= Slack Time                   18.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.651 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.409 | 
     | ALU/\ALU_OUT_reg[7] | RN ^       | SDFFRQX2M | 1.109 | 0.025 |   0.783 |   19.434 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.651 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.651 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.651 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.434
- Arrival Time                  0.782
= Slack Time                   18.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_rst ^ |           | 0.000 |       |   0.000 |   18.652 | 
     | U6_mux2X1/U1      | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   19.410 | 
     | ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.109 | 0.024 |   0.782 |   19.434 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -18.652 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.652 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -18.652 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.322
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.478
- Arrival Time                  0.279
= Slack Time                   19.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^    |           | 0.000 |       |   0.000 |   19.198 | 
     | U2_mux2X1/U1              | A ^ -> Y ^ | MX2X2M    | 0.335 | 0.278 |   0.278 |   19.477 | 
     | RSTSYNC1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.335 | 0.001 |   0.279 |   19.478 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.100 |       |   0.000 |  -19.198 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -19.198 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.100 | 0.000 |   0.000 |  -19.198 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RSTSYNC1/\sync_reg_reg[0] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.315
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.485
- Arrival Time                  0.279
= Slack Time                   19.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^    |           | 0.000 |       |   0.000 |   19.206 | 
     | U2_mux2X1/U1              | A ^ -> Y ^ | MX2X2M    | 0.335 | 0.278 |   0.279 |   19.484 | 
     | RSTSYNC1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.335 | 0.001 |   0.279 |   19.485 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.100 |       |   0.000 |  -19.206 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -19.206 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -19.206 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RX/DUT2/\bit_cnt_reg[0] /CK 
Endpoint:   RX/DUT2/\bit_cnt_reg[0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[0]                       (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.519
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.281
- Arrival Time                 20.106
= Slack Time                   79.175
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.102
     = Beginpoint Arrival Time           20.102
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance         |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |         |           |       |       |  Time   |   Time   | 
     |-------------------------+---------+-----------+-------+-------+---------+----------| 
     |                         | SI[0] v |           | 0.171 |       |  20.102 |   99.277 | 
     | RX/DUT2/\bit_cnt_reg[0] | SI v    | SDFFRQX2M | 0.171 | 0.004 |  20.106 |   99.281 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.100 |       |   0.000 |  -79.175 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |  -79.175 | 
     | RX/DUT2/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -79.175 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][6] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.509
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.291
- Arrival Time                 20.069
= Slack Time                   79.222
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time           20.067
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] v |           | 0.118 |       |  20.067 |   99.289 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | SI v    | SDFFRQX2M | 0.118 | 0.002 |  20.069 |   99.291 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -79.222 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -79.222 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -79.222 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER/\Reg_File_reg[5][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[5][5] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.499
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.301
- Arrival Time                 20.031
= Slack Time                   79.270
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time           20.030
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.069 |       |  20.030 |   99.300 | 
     | REGISTER/\Reg_File_reg[5][5] | SI v    | SDFFRQX2M | 0.069 | 0.000 |  20.031 |   99.301 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -79.270 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -79.270 | 
     | REGISTER/\Reg_File_reg[5][5] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -79.270 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin FIFO/WR/\w_binary_reg[2] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1             | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11       | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.741 | 
     | FE_OFC2_SYNC_RST11       | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.388 | 
     | FIFO/WR/\w_binary_reg[2] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/WR/\w_binary_reg[2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.741 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.388 | 
     | FIFO/MEM/\Reg_File_reg[7][1] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[7][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[5][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[5][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[5][1] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[5][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[4][7] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[4][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[6][2] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[6][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[6][2] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[6][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[7][0] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[7][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[7][7] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[7][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[5][2] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[5][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[5][2] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[5][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[5][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[5][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.051
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[5][0] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.051 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[5][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][2] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[7][2] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[7][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][2] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.378 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.488 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[4][2] | RN ^       | SDFFRQX2M | 1.196 | 0.040 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.378 | 
     | FIFO/MEM/\Reg_File_reg[4][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.378 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][3] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.136 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.742 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[4][3] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[4][3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[6][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[6][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.389 | 
     | FIFO/MEM/\Reg_File_reg[6][6] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[6][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.390 | 
     | FIFO/MEM/\Reg_File_reg[4][1] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[4][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[6][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[6][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.390 | 
     | FIFO/MEM/\Reg_File_reg[6][1] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[6][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[6][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[6][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.390 | 
     | FIFO/MEM/\Reg_File_reg[6][0] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[6][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[6][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[6][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.050
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.390 | 
     | FIFO/MEM/\Reg_File_reg[6][7] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.050 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[6][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][4] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.049
= Slack Time                   96.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.379 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.489 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.390 | 
     | FIFO/MEM/\Reg_File_reg[4][4] | RN ^       | SDFFRQX2M | 1.196 | 0.039 |   3.049 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.379 | 
     | FIFO/MEM/\Reg_File_reg[4][4] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.379 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[5][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[5][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.049
= Slack Time                   96.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.380 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.137 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.743 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.490 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.390 | 
     | FIFO/MEM/\Reg_File_reg[5][6] | RN ^       | SDFFRQX2M | 1.196 | 0.038 |   3.049 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.380 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.380 | 
     | FIFO/MEM/\Reg_File_reg[5][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[1][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[1][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.049
= Slack Time                   96.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.380 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.138 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.744 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.490 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.391 | 
     | FIFO/MEM/\Reg_File_reg[1][6] | RN ^       | SDFFRQX2M | 1.196 | 0.038 |   3.049 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.380 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.380 | 
     | FIFO/MEM/\Reg_File_reg[1][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[3][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[3][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.049
= Slack Time                   96.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.380 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.138 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.744 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.490 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.391 | 
     | FIFO/MEM/\Reg_File_reg[3][6] | RN ^       | SDFFRQX2M | 1.196 | 0.038 |   3.049 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.380 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.380 | 
     | FIFO/MEM/\Reg_File_reg[3][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[5][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[5][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.049
= Slack Time                   96.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.380 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.138 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.744 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.490 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.391 | 
     | FIFO/MEM/\Reg_File_reg[5][7] | RN ^       | SDFFRQX2M | 1.196 | 0.038 |   3.049 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.380 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.380 | 
     | FIFO/MEM/\Reg_File_reg[5][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.380 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][5] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.048
= Slack Time                   96.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.381 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.138 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.744 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.491 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.391 | 
     | FIFO/MEM/\Reg_File_reg[4][5] | RN ^       | SDFFRQX2M | 1.196 | 0.037 |   3.048 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.381 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.381 | 
     | FIFO/MEM/\Reg_File_reg[4][5] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[0][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[0][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.048
= Slack Time                   96.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.381 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.139 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.745 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.491 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.392 | 
     | FIFO/MEM/\Reg_File_reg[0][6] | RN ^       | SDFFRQX2M | 1.196 | 0.037 |   3.048 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.381 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.381 | 
     | FIFO/MEM/\Reg_File_reg[0][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.047
= Slack Time                   96.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.381 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.139 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.745 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.492 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.392 | 
     | FIFO/MEM/\Reg_File_reg[4][6] | RN ^       | SDFFRQX2M | 1.196 | 0.036 |   3.047 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.381 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.381 | 
     | FIFO/MEM/\Reg_File_reg[4][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.381 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.047
= Slack Time                   96.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.382 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.140 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.745 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.492 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.392 | 
     | FIFO/MEM/\Reg_File_reg[4][0] | RN ^       | SDFFRQX2M | 1.196 | 0.036 |   3.047 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.382 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.382 | 
     | FIFO/MEM/\Reg_File_reg[4][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.382 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[2][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[2][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.429
- Arrival Time                  3.047
= Slack Time                   96.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.382 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X4M | 1.109 | 0.758 |   0.758 |   97.140 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y v | CLKINVX1M | 0.648 | 0.606 |   1.364 |   97.746 | 
     | FE_OFC2_SYNC_RST11           | A v -> Y ^ | CLKINVX4M | 1.048 | 0.746 |   2.110 |   98.492 | 
     | FE_OFC5_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX6M | 1.194 | 0.900 |   3.011 |   99.393 | 
     | FIFO/MEM/\Reg_File_reg[2][6] | RN ^       | SDFFRQX2M | 1.196 | 0.036 |   3.047 |   99.429 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |  -96.382 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -96.382 | 
     | FIFO/MEM/\Reg_File_reg[2][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -96.382 | 
     +--------------------------------------------------------------------------------------------+ 

