# Verilog_Basic
Basic Verilog modules for digital logic practice (AND, OR, NOT, XOR, NAND, NOR, Half Adder etc.) with testbenches and simulation results.

## Goal : Practice Logic gates

## Environment
Language : Verilog (Vivado 2024.2)
Board : BASYS3 FPGA BOARD FOR VIVADO

##Included Modules 

This repository contains the following modules in the 'gates/' folder:

- `and_gate.v` : 1-bit AND gate
- `and_gate_tb.v` : Testbench
- `gates/sim/waveform_and.png`: Simulation waveform

## License
This project is licensed under the **MIT License**.
