From 3026b8522f05b8bb845a4c8fef9ca6efa1f236ea Mon Sep 17 00:00:00 2001
From: Brian Zhu <brian.zhu@amlogic.com>
Date: Thu, 11 Aug 2016 22:13:02 +0800
Subject: [PATCH 5945/5965] PD#128511: osd: fix the mem pd error for osd SR and
 PPS

Change-Id: Idbd7313943a51fcc6a80e96e35bc581fa07699bc
---
 drivers/amlogic/display/osd/osd_hw.c | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/drivers/amlogic/display/osd/osd_hw.c b/drivers/amlogic/display/osd/osd_hw.c
index 411ead23fbd6..f7a0a9c0e572 100644
--- a/drivers/amlogic/display/osd/osd_hw.c
+++ b/drivers/amlogic/display/osd/osd_hw.c
@@ -52,11 +52,11 @@
 #include <mach/vpu.h>
 #define OSD_SUPER_SCALER_MEM_POWER_ON() \
 	do { \
-		switch_vpu_mem_pd_vmod(VPU_VIU_OSD_SCALE, VPU_MEM_POWER_ON); \
+		switch_vpu_mem_pd_vmod(VPU_VIU_OSDSR, VPU_MEM_POWER_ON); \
 	} while (0)
 #define OSD_SUPER_SCALER_MEM_POWER_OFF() \
 	do { \
-		switch_vpu_mem_pd_vmod(VPU_VIU_OSD_SCALE, VPU_MEM_POWER_DOWN); \
+		switch_vpu_mem_pd_vmod(VPU_VIU_OSDSR, VPU_MEM_POWER_DOWN); \
 	} while (0)
 #endif
 
@@ -3033,6 +3033,11 @@ void osd_init_hw(u32  logo_loaded)
 			osd_hw.reg[group][idx].update_func = hw_func_array[group][idx];
 	osd_hw.updated[OSD1] = 0;
 	osd_hw.updated[OSD2] = 0;
+	switch_vpu_mem_pd_vmod(VPU_VIU_OSD1, VPU_MEM_POWER_ON);
+	switch_vpu_mem_pd_vmod(VPU_VIU_OSD2, VPU_MEM_POWER_ON);
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+	switch_vpu_mem_pd_vmod(VPU_VIU_OSD_SCALE, VPU_MEM_POWER_ON);
+#endif
 	//here we will init default value ,these value only set once .
 #if defined(CONFIG_ARCH_MESON6TVD)||(defined(CONFIG_ARCH_MESON6TV))
 	aml_set_reg32_mask(P_VPU_OSD1_MMC_CTRL, 1 << 12); // set OSD to vdisp2
-- 
2.19.0

