IMPLEMENTATION
    TestSet_CLAUSE_triple_else_case_while_i

REFINES
    TestSet_CLAUSE_triple_else_case_while

IMPORTS
    triple_else_case_while

OPERATIONS
    verdict <-- TEST_0_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 0, 0);
            IF aux1 = 0 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_1_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 0, 0);
            IF aux1 = 5 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_2_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 0, 0);
            IF aux1 = 0 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_3_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 1, 0);
            IF aux1 = 0 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_4_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 0, 1);
            IF aux1 = 0 & aux2 = 0 & aux3 = 1 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_5_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 0, 0);
            IF aux1 = 0 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_6_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 2, 0);
            IF aux1 = 0 & aux2 = 2 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_7_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 1, 1);
            IF aux1 = 0 & aux2 = 1 & aux3 = 1 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_8_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 1, 0);
            IF aux1 = 0 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_9_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 2, 1);
            IF aux1 = 0 & aux2 = 2 & aux3 = 1 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_10_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(0, 2, 0);
            IF aux1 = 0 & aux2 = 2 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_11_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 0, 0);
            IF aux1 = 5 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_12_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 1, 0);
            IF aux1 = 5 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_13_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 0, 1);
            IF aux1 = 5 & aux2 = 0 & aux3 = 1 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_14_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 0, 0);
            IF aux1 = 5 & aux2 = 0 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_15_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 2, 0);
            IF aux1 = 5 & aux2 = 2 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_16_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 1, 1);
            IF aux1 = 5 & aux2 = 1 & aux3 = 1 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_17_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 1, 0);
            IF aux1 = 5 & aux2 = 1 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_18_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 2, 1);
            IF aux1 = 5 & aux2 = 2 & aux3 = 1 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END;

    verdict <-- TEST_19_optriple_else_case_while =
    BEGIN
        VAR aux1, aux2, aux3 IN
            aux1, aux2, aux3 <-- optriple_else_case_while(5, 2, 0);
            IF aux1 = 5 & aux2 = 2 & aux3 = 0 THEN
                verdict := TRUE
            ELSE
                verdict := FALSE
            END
        END
    END
END