Running in Lattice mode


Starting:    C:\ispLEVER_Classic2_0\synpbase\win64\mbin\synbatch.exe
Install:     C:\ispLEVER_Classic2_0\synpbase
Date:        Thu Nov 03 20:12:05 2016
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch u:/ttk4155/byggern/vhdl\address_decoder.prj
ProductType: synplify_pro





log file: "U:\ttk4155\byggern\vhdl\address_decoder.srr"

Running address_decoder|vhdl

Running: Compile on address_decoder|vhdl

Running: Compile Process on address_decoder|vhdl

Running: Compile Input on address_decoder|vhdl
Copied U:\ttk4155\byggern\vhdl\synwork\address_decoder_comp.srs to U:\ttk4155\byggern\vhdl\address_decoder.srs
compiler Completed
Return Code: 0
Run Time:0h:00m:02s

Running: Multi-srs Generator on address_decoder|vhdl
Copied U:\ttk4155\byggern\vhdl\synwork\address_decoder_comp.srs to U:\ttk4155\byggern\vhdl\synwork\address_decoder_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied U:\ttk4155\byggern\vhdl\synwork\address_decoder_mult.srs to U:\ttk4155\byggern\vhdl\address_decoder.srs
Copied U:\ttk4155\byggern\vhdl\address_decoder.srr to U:\ttk4155\byggern\vhdl\address_decoder.srf
Complete: Compile Process on address_decoder|vhdl
Complete: Compile on address_decoder|vhdl

Running: Map on address_decoder|vhdl

Running: Map & Optimize on address_decoder|vhdl
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:00s
Complete: Map on address_decoder|vhdl
Complete: Logic Synthesis on address_decoder|vhdl

exit status=0

exit status=0

