#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 25 17:30:27 2020
# Process ID: 21944
# Current directory: C:/Users/admin/Desktop/FPGA_PUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20492 C:\Users\admin\Desktop\FPGA_PUF\Glitch_PUF.xpr
# Log file: C:/Users/admin/Desktop/FPGA_PUF/vivado.log
# Journal file: C:/Users/admin/Desktop/FPGA_PUF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/admin/Desktop/FPGA_PUF - ¸±±¾' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 747.965 ; gain = 154.582
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xci' is already up-to-date
[Fri Dec 25 17:31:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/synth_1/runme.log
[Fri Dec 25 17:31:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s50fgga484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.551 ; gain = 15.566
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.551 ; gain = 15.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1694.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 910 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 904 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1798.652 ; gain = 1020.797
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1974.336 ; gain = 157.531
startgroup
create_pblock pblock_m_PUF
resize_pblock pblock_m_PUF -add CLOCKREGION_X0Y2:CLOCKREGION_X0Y2
add_cells_to_pblock pblock_m_PUF [get_cells [list m_PUF]] -clear_locs
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
WARNING: [Constraints 18-286] Removing inconsistent LOC on instance m_PUF
INFO: [Common 17-14] Message 'Constraints 18-286' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
endgroup
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2053.551 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xci' is already up-to-date
[Fri Dec 25 17:41:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/runme.log
show_objects -name u_ila [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
reset_run impl_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xci' is already up-to-date
[Fri Dec 25 17:51:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/runme.log
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_1/clk'; it is inside a Vivado debug core.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_1/clk'; it is inside a Vivado debug core.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xci' is already up-to-date
[Sat Dec 26 09:45:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/synth_1/runme.log
[Sat Dec 26 09:45:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xci' is already up-to-date
[Sat Dec 26 09:58:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/synth_1/runme.log
[Sat Dec 26 09:58:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xci' is already up-to-date
[Sat Dec 26 10:07:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/synth_1/runme.log
[Sat Dec 26 10:07:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7s50_0 and the probes file(s) C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 1 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
refresh_hw_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.613 ; gain = 38.688
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s50_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s50_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s50_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3031.594 ; gain = 0.000
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 10:52:30 2020...
