{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686643965630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686643965631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 16:12:45 2023 " "Processing started: Tue Jun 13 16:12:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686643965631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686643965631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686643965631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686643966185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcReg " "Found entity 1: PcReg" {  } { { "rtl/pc_reg.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/pc_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "rtl/riscv.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/diffset.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/diffset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DiffSet " "Found entity 1: DiffSet" {  } { { "rtl/DiffSet.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/DiffSet.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "rtl/ctrl.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/regs.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "rtl/Regs.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/Regs.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "rtl/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/Rom.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ifetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ifetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "rtl/ifetch.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/ifetch.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/if2id.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/if2id.v" { { "Info" "ISGN_ENTITY_NAME" "1 If2Id " "Found entity 1: If2Id" {  } { { "rtl/If2Id.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/If2Id.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686643966313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686643966313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataIn riscv.v(90) " "Verilog HDL Implicit Net warning at riscv.v(90): created implicit net for \"dataIn\"" {  } { { "rtl/riscv.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686643966313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataAddrOut riscv.v(92) " "Verilog HDL Implicit Net warning at riscv.v(92): created implicit net for \"dataAddrOut\"" {  } { { "rtl/riscv.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686643966313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686643966349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:ctrl " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:ctrl\"" {  } { { "rtl/riscv.v" "ctrl" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686643966355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcReg PcReg:pcreg " "Elaborating entity \"PcReg\" for hierarchy \"PcReg:pcreg\"" {  } { { "rtl/riscv.v" "pcreg" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686643966358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch Ifetch:ifetch " "Elaborating entity \"Ifetch\" for hierarchy \"Ifetch:ifetch\"" {  } { { "rtl/riscv.v" "ifetch" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686643966363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "If2Id If2Id:if2id " "Elaborating entity \"If2Id\" for hierarchy \"If2Id:if2id\"" {  } { { "rtl/riscv.v" "if2id" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686643966365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet If2Id:if2id\|DiffSet:diff1 " "Elaborating entity \"DiffSet\" for hierarchy \"If2Id:if2id\|DiffSet:diff1\"" {  } { { "rtl/If2Id.v" "diff1" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/If2Id.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686643966377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs Regs:regs " "Elaborating entity \"Regs\" for hierarchy \"Regs:regs\"" {  } { { "rtl/riscv.v" "regs" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686643966386 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1686643966771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686643966886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686643966886 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "rtl/riscv.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686643966917 "|riscv|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "rtl/riscv.v" "" { Text "D:/Ray/projects/ray_riscv/quartus/rtl/riscv.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686643966917 "|riscv|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686643966917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686643966917 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686643966917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686643966917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686643966936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 16:12:46 2023 " "Processing ended: Tue Jun 13 16:12:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686643966936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686643966936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686643966936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686643966936 ""}
