<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h' l='72' type='void llvm::RISCVDAGToDAGISel::doPeepholeLoadStoreADDI()'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='28' u='c' c='_ZN4llvm17RISCVDAGToDAGISel18PostprocessISelDAGEv'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='940' ll='1047' type='void llvm::RISCVDAGToDAGISel::doPeepholeLoadStoreADDI()'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='936'>// Merge an ADDI into the offset of a load/store instruction where possible.
// (load (addi base, off1), off2) -&gt; (load base, off1+off2)
// (store val, (addi base, off1), off2) -&gt; (store val, base, off1+off2)
// This is possible when off1+off2 fits a 12-bit immediate.</doc>
