
gpgpu-sim/l2cache.h,3319
#define MC_PARTITION_INCLUDEDMC_PARTITION_INCLUDED29,1633
class partition_mf_allocator : public mem_fetch_allocator {partition_mf_allocator39,1775
    partition_mf_allocator( const memory_config *config )partition_mf_allocator41,1843
    virtual mem_fetch * alloc(const class warp_inst_t &inst, const mem_access_t &access) const alloc45,1947
    const memory_config *m_memory_config;m_memory_config52,2205
class memory_partition_unitmemory_partition_unit58,2477
   void print_stat( FILE *fp ) { m_dram->print_stat(fp); }print_stat72,2842
   void visualize() const { m_dram->visualize(); }visualize73,2901
   class memory_sub_partition * get_sub_partition(int sub_partition_id) get_sub_partition76,2986
   unsigned get_mpid() const { return m_id; }get_mpid93,3597
   unsigned m_id;m_id97,3655
   const struct memory_config *m_config;m_config98,3673
   class memory_stats_t *m_stats;m_stats99,3714
   class memory_sub_partition **m_sub_partition; m_sub_partition100,3748
   class dram_t *m_dram;m_dram101,3798
   class arbitration_metadataarbitration_metadata103,3824
      int last_borrower() const { return m_last_borrower; } last_borrower116,4309
      int m_last_borrower; m_last_borrower121,4480
      int m_shared_credit_limit; m_shared_credit_limit123,4509
      int m_private_credit_limit; m_private_credit_limit124,4543
      std::vector<int> m_private_credit; m_private_credit127,4626
      int m_shared_credit; m_shared_credit128,4668
   arbitration_metadata m_arbitration_metadata; m_arbitration_metadata130,4703
   struct dram_delay_tdram_delay_t136,4953
      unsigned long long ready_cycle;ready_cycle138,4981
      class mem_fetch* req;req139,5019
   std::list<dram_delay_t> m_dram_latency_queue;m_dram_latency_queue141,5053
class memory_sub_partitionmemory_sub_partition144,5106
   unsigned get_id() const { return m_id; } get_id150,5292
   unsigned m_id;  //< the global sub partition IDm_id182,6189
   const struct memory_config *m_config;m_config183,6240
   class l2_cache *m_L2cache;m_L2cache184,6281
   class L2interface *m_L2interface;m_L2interface185,6311
   partition_mf_allocator *m_mf_allocator;m_mf_allocator186,6348
   struct rop_delay_trop_delay_t189,6444
    	unsigned long long ready_cycle;ready_cycle191,6471
    	class mem_fetch* req;req192,6508
   std::queue<rop_delay_t> m_rop;m_rop194,6541
   fifo_pipeline<mem_fetch> *m_icnt_L2_queue;m_icnt_L2_queue197,6646
   fifo_pipeline<mem_fetch> *m_L2_dram_queue;m_L2_dram_queue198,6692
   fifo_pipeline<mem_fetch> *m_dram_L2_queue;m_dram_L2_queue199,6738
   fifo_pipeline<mem_fetch> *m_L2_icnt_queue; // L2 cache hit response queuem_L2_icnt_queue200,6784
   class mem_fetch *L2dramout; L2dramout202,6862
   unsigned long long int wb_addr;wb_addr203,6894
   class memory_stats_t *m_stats;m_stats205,6930
   std::set<mem_fetch*> m_request_tracker;m_request_tracker207,6965
class L2interface : public mem_fetch_interface {L2interface212,7042
    L2interface( memory_sub_partition *unit ) { m_unit=unit; }L2interface214,7099
    virtual ~L2interface() {}~L2interface215,7162
    virtual bool full( unsigned size, bool write) const full216,7192
    virtual void push(mem_fetch *mf) push221,7364
    memory_sub_partition *m_unit;m_unit227,7532

gpgpu-sim/mem_fetch.cc,861
unsigned mem_fetch::sm_next_mf_request_uid=1;sm_next_mf_request_uid34,1722
mem_fetch::mem_fetch( const mem_access_t &access, mem_fetch36,1769
mem_fetch::~mem_fetch()~mem_fetch66,2804
#define MF_TUP_BEGIN(MF_TUP_BEGIN71,2867
#define MF_TUP(MF_TUP72,2927
#define MF_TUP_END(MF_TUP_END73,2948
#undef MF_TUP_BEGINMF_TUP_BEGIN75,3005
#undef MF_TUPMF_TUP76,3025
#undef MF_TUP_ENDMF_TUP_END77,3039
void mem_fetch::print( FILE *fp, bool print_inst ) constprint79,3058
void mem_fetch::set_status( enum mem_fetch_status status, unsigned long long cycle ) set_status95,3650
bool mem_fetch::isatomic() constisatomic101,3793
void mem_fetch::do_atomic()do_atomic107,3898
bool mem_fetch::istexture() constistexture112,3981
bool mem_fetch::isconst() constisconst118,4108
unsigned mem_fetch::get_num_flits(bool simt_to_mem){get_num_flits125,4378

gpgpu-sim/gpu-sim.h,10013
#define GPU_SIM_HGPU_SIM_H29,1639
#define GPU_RSTAT_SHD_INFO GPU_RSTAT_SHD_INFO44,1906
#define GPU_RSTAT_BW_STAT GPU_RSTAT_BW_STAT45,1937
#define GPU_RSTAT_WARP_DIS GPU_RSTAT_WARP_DIS46,1968
#define GPU_RSTAT_DWF_MAP GPU_RSTAT_DWF_MAP47,1999
#define GPU_RSTAT_L1MISS GPU_RSTAT_L1MISS48,2030
#define GPU_RSTAT_PDOM GPU_RSTAT_PDOM49,2060
#define GPU_RSTAT_SCHED GPU_RSTAT_SCHED50,2088
#define GPU_MEMLATSTAT_MC GPU_MEMLATSTAT_MC51,2117
#define TEX_MSHR_MERGE TEX_MSHR_MERGE54,2222
#define CONST_MSHR_MERGE CONST_MSHR_MERGE55,2249
#define GLOBAL_MSHR_MERGE GLOBAL_MSHR_MERGE56,2278
#define MhZ MhZ59,2328
#define CREATELOG CREATELOG61,2350
#define SAMPLELOG SAMPLELOG62,2372
#define DUMPLOG DUMPLOG63,2394
enum dram_ctrl_t {dram_ctrl_t69,2419
   DRAM_FIFO=0,DRAM_FIFO70,2438
   DRAM_FRFCFS=1DRAM_FRFCFS71,2454
struct power_config {power_config76,2477
	power_config()power_config77,2499
	void init()init81,2539
	char *g_power_config_name;g_power_config_name119,3966
	bool m_valid;m_valid121,3995
    bool g_power_simulation_enabled;g_power_simulation_enabled122,4010
    bool g_power_trace_enabled;g_power_trace_enabled123,4047
    bool g_steady_power_levels_enabled;g_steady_power_levels_enabled124,4079
    bool g_power_per_cycle_dump;g_power_per_cycle_dump125,4119
    bool g_power_simulator_debug;g_power_simulator_debug126,4152
    char *g_power_filename;g_power_filename127,4186
    char *g_power_trace_filename;g_power_trace_filename128,4214
    char *g_metric_trace_filename;g_metric_trace_filename129,4248
    char * g_steady_state_tracking_filename;g_steady_state_tracking_filename130,4283
    int g_power_trace_zlevel;g_power_trace_zlevel131,4328
    char * gpu_steady_state_definition;gpu_steady_state_definition132,4358
    double gpu_steady_power_deviation;gpu_steady_power_deviation133,4398
    double gpu_steady_min_period;gpu_steady_min_period134,4437
    bool g_use_nonlinear_model;g_use_nonlinear_model137,4500
    char * gpu_nonlinear_model_config;gpu_nonlinear_model_config138,4532
    double gpu_idle_core_power;gpu_idle_core_power139,4571
    double gpu_min_inc_per_active_sm;gpu_min_inc_per_active_sm140,4603
struct memory_config {memory_config147,4649
   memory_config()memory_config148,4672
   void init()init154,4795
   bool m_valid;m_valid220,8409
   mutable l2_cache_config m_L2_config;m_L2_config221,8426
   bool m_L2_texure_only;m_L2_texure_only222,8466
   char *gpgpu_dram_timing_opt;gpgpu_dram_timing_opt224,8493
   char *gpgpu_L2_queue_config;gpgpu_L2_queue_config225,8525
   bool l2_ideal;l2_ideal226,8557
   unsigned gpgpu_frfcfs_dram_sched_queue_size;gpgpu_frfcfs_dram_sched_queue_size227,8575
   unsigned gpgpu_dram_return_queue_size;gpgpu_dram_return_queue_size228,8623
   enum dram_ctrl_t scheduler_type;scheduler_type229,8665
   bool gpgpu_memlatency_stat;gpgpu_memlatency_stat230,8701
   unsigned m_n_mem;m_n_mem231,8732
   unsigned m_n_sub_partition_per_memory_channel;m_n_sub_partition_per_memory_channel232,8753
   unsigned m_n_mem_sub_partition;m_n_mem_sub_partition233,8803
   unsigned gpu_n_mem_per_ctrlr;gpu_n_mem_per_ctrlr234,8838
   unsigned rop_latency;rop_latency236,8872
   unsigned dram_latency;dram_latency237,8897
   unsigned tCCDL;  //column to column delay when bank groups are enabledtCCDL241,8947
   unsigned tRTPL;  //read to precharge delay when bank groups are enabled for GDDR5 this is identical to RTPS, if for other DRAM this is different, you will need to split them in twotRTPL242,9021
   unsigned tCCD;   //column to column delaytCCD244,9206
   unsigned tRRD;   //minimal time required between activation of rows in different bankstRRD245,9251
   unsigned tRCD;   //row to column delay - time required to activate a row before a readtRCD246,9341
   unsigned tRCDWR; //row to column delay for a write commandtRCDWR247,9431
   unsigned tRAS;   //time needed to activate rowtRAS248,9493
   unsigned tRP;    //row precharge ie. deactivate rowtRP249,9543
   unsigned tRC;    //row cycle time ie. precharge current, then activate different rowtRC250,9598
   unsigned tCDLR;  //Last data-in to Read command (switching from write to read)tCDLR251,9686
   unsigned tWR;    //Last data-in to Row precharge tWR252,9768
   unsigned CL;     //CAS latencyCL254,9822
   unsigned WL;     //WRITE latencyWL255,9856
   unsigned BL;     //Burst Length in bytes (4 in GDDR3, 8 in GDDR5)BL256,9892
   unsigned tRTW;   //time to switch from read to writetRTW257,9961
   unsigned tWTR;   //time to switch from write to read tWTR258,10017
   unsigned tWTP;   //time to switch from write to precharge in the same banktWTP259,10074
   unsigned busW;busW260,10152
   unsigned nbkgrp; // number of bank groups (has to be power of 2)nbkgrp262,10171
   unsigned bk_tag_length; //number of bits that define a bank inside a bank groupbk_tag_length263,10239
   unsigned nbk;nbk265,10323
   unsigned data_command_freq_ratio; // frequency ratio between DRAM data bus and command bus (2 for GDDR3, 4 for GDDR5)data_command_freq_ratio267,10341
   unsigned dram_atom_size; // number of bytes transferred per read or write command dram_atom_size268,10462
   linear_to_raw_address_translation m_address_mapping;m_address_mapping270,10549
   unsigned icnt_flit_size;icnt_flit_size272,10606
class gpgpu_sim_config : public power_config, public gpgpu_functional_sim_config {gpgpu_sim_config280,10840
    gpgpu_sim_config() { m_valid = false; }gpgpu_sim_config282,10931
    void init() init284,11023
    unsigned num_shader() const { return m_shader_config.num_shader(); }num_shader314,11935
    unsigned num_cluster() const { return m_shader_config.n_simt_clusters; }num_cluster315,12008
    unsigned get_max_concurrent_kernel() const { return max_concurrent_kernel; }get_max_concurrent_kernel316,12085
    bool m_valid;m_valid322,12215
    shader_core_config m_shader_config;m_shader_config323,12233
    memory_config m_memory_config;m_memory_config324,12273
    double core_freq;core_freq326,12341
    double icnt_freq;icnt_freq327,12363
    double dram_freq;dram_freq328,12385
    double l2_freq;l2_freq329,12407
    double core_period;core_period330,12427
    double icnt_period;icnt_period331,12451
    double dram_period;dram_period332,12475
    double l2_period;l2_period333,12499
    unsigned gpu_max_cycle_opt;gpu_max_cycle_opt336,12560
    unsigned gpu_max_insn_opt;gpu_max_insn_opt337,12592
    unsigned gpu_max_cta_opt;gpu_max_cta_opt338,12623
    char *gpgpu_runtime_stat;gpgpu_runtime_stat339,12653
    bool  gpgpu_flush_l1_cache;gpgpu_flush_l1_cache340,12683
    bool  gpgpu_flush_l2_cache;gpgpu_flush_l2_cache341,12715
    bool  gpu_deadlock_detect;gpu_deadlock_detect342,12747
    int   gpgpu_frfcfs_dram_sched_queue_size; gpgpu_frfcfs_dram_sched_queue_size343,12778
    int   gpgpu_cflog_interval;gpgpu_cflog_interval344,12825
    char * gpgpu_clock_domains;gpgpu_clock_domains345,12857
    unsigned max_concurrent_kernel;max_concurrent_kernel346,12889
    bool  g_visualizer_enabled;g_visualizer_enabled349,12944
    char *g_visualizer_filename;g_visualizer_filename350,12976
    int   g_visualizer_zlevel;g_visualizer_zlevel351,13009
    int gpu_stat_sample_freq;gpu_stat_sample_freq355,13071
    int gpu_runtime_stat_flag;gpu_runtime_stat_flag356,13101
    unsigned long long liveness_message_freq; liveness_message_freq360,13135
class gpgpu_sim : public gpgpu_t {gpgpu_sim365,13215
   const gpgpu_sim_config &get_config() const { return m_config; }get_config396,14061
   class simt_core_cluster **m_cluster;m_cluster440,15462
   class memory_partition_unit **m_memory_partition_unit;m_memory_partition_unit441,15502
   class memory_sub_partition **m_memory_sub_partition;m_memory_sub_partition442,15560
   std::vector<kernel_info_t*> m_running_kernels;m_running_kernels444,15617
   unsigned m_last_issued_kernel;m_last_issued_kernel445,15667
   std::list<unsigned> m_finished_kernel;m_finished_kernel447,15702
   unsigned m_total_cta_launched;m_total_cta_launched448,15744
   unsigned m_last_cluster_issue;m_last_cluster_issue449,15778
   float * average_pipeline_duty_cycle;average_pipeline_duty_cycle450,15812
   float * active_sms;active_sms451,15852
   double core_time;core_time453,15907
   double icnt_time;icnt_time454,15928
   double dram_time;dram_time455,15949
   double l2_time;l2_time456,15970
   bool gpu_deadlock;gpu_deadlock459,16002
   const gpgpu_sim_config &m_config;m_config462,16063
   const struct cudaDeviceProp     *m_cuda_properties;m_cuda_properties464,16103
   const struct shader_core_config *m_shader_config;m_shader_config465,16158
   const struct memory_config      *m_memory_config;m_memory_config466,16211
   class shader_core_stats  *m_shader_stats;m_shader_stats469,16277
   class memory_stats_t     *m_memory_stats;m_memory_stats470,16322
   class power_stat_t *m_power_stats;m_power_stats471,16367
   class gpgpu_sim_wrapper *m_gpgpusim_wrapper;m_gpgpusim_wrapper472,16405
   unsigned long long  gpu_tot_issued_cta;gpu_tot_issued_cta473,16453
   unsigned long long  last_gpu_sim_insn;last_gpu_sim_insn474,16496
   unsigned long long  last_liveness_message_time; last_liveness_message_time476,16539
   std::map<std::string, FuncCache> m_special_cache_config;m_special_cache_config478,16592
   std::vector<std::string> m_executed_kernel_names; //< names of kernel for stat printout m_executed_kernel_names480,16653
   std::vector<unsigned> m_executed_kernel_uids; //< uids of kernel launches for stat printoutm_executed_kernel_uids481,16745
   unsigned long long  gpu_sim_insn;gpu_sim_insn486,17052
   unsigned long long  gpu_tot_sim_insn;gpu_tot_sim_insn487,17089
   unsigned long long  gpu_sim_insn_last_update;gpu_sim_insn_last_update488,17130
   unsigned gpu_sim_insn_last_update_sid;gpu_sim_insn_last_update_sid489,17179

gpgpu-sim/gpu-sim.cc,4105
class  gpgpu_sim_wrapper {};gpgpu_sim_wrapper68,2436
#define MAX(MAX77,2570
bool g_interactive_debugger_enabled=false;g_interactive_debugger_enabled80,2609
unsigned long long  gpu_sim_cycle = 0;gpu_sim_cycle82,2653
unsigned long long  gpu_tot_sim_cycle = 0;gpu_tot_sim_cycle83,2692
unsigned int gpu_stall_dramfull = 0; gpu_stall_dramfull87,2790
unsigned int gpu_stall_icnt2sh = 0;gpu_stall_icnt2sh88,2828
#define  CORE CORE92,2886
#define  L2 L293,2906
#define  DRAM DRAM94,2926
#define  ICNT ICNT95,2946
#define MEM_LATENCY_STAT_IMPLMEM_LATENCY_STAT_IMPL98,2970
void power_config::reg_options(class OptionParser * opp)reg_options105,3035
void memory_config::reg_options(class OptionParser * opp)reg_options140,4516
void shader_core_config::reg_options(class OptionParser * opp)reg_options198,7957
void gpgpu_sim_config::reg_options(option_parser_t opp)reg_options371,20005
void increment_x_then_y_then_z( dim3 &i, const dim3 &bound)increment_x_then_y_then_z445,24399
void gpgpu_sim::launch( kernel_info_t *kinfo )launch459,24639
bool gpgpu_sim::can_start_kernel()can_start_kernel480,25517
bool gpgpu_sim::get_more_cta_left() constget_more_cta_left489,25737
kernel_info_t *gpgpu_sim::select_kernel()select_kernel502,26103
unsigned gpgpu_sim::finished_kernel()finished_kernel521,26973
void gpgpu_sim::set_kernel_done( kernel_info_t *kernel ) set_kernel_done530,27174
gpgpu_sim::gpgpu_sim( const gpgpu_sim_config &config ) gpgpu_sim546,27628
int gpgpu_sim::shared_mem_size() constshared_mem_size599,29972
int gpgpu_sim::num_registers_per_core() constnum_registers_per_core604,30061
int gpgpu_sim::wrp_size() constwrp_size609,30163
int gpgpu_sim::shader_clock() constshader_clock614,30238
void gpgpu_sim::set_prop( cudaDeviceProp *prop )set_prop619,30314
const struct cudaDeviceProp *gpgpu_sim::get_prop() constget_prop624,30397
enum divergence_support_t gpgpu_sim::simd_model() constsimd_model629,30488
void gpgpu_sim_config::init_clock_domains(void ) init_clock_domains634,30583
void gpgpu_sim::reinit_clock_domains(void)reinit_clock_domains650,31207
bool gpgpu_sim::active()active658,31325
void gpgpu_sim::init()init681,32169
void gpgpu_sim::update_stats() {update_stats719,33821
void gpgpu_sim::print_stats()print_stats725,33976
void gpgpu_sim::deadlock_check()deadlock_check738,34378
std::string gpgpu_sim::executed_kernel_info_string() executed_kernel_info_string779,36237
void gpgpu_sim::set_cache_config(std::string kernel_name,  FuncCache cacheConfig )set_cache_config796,36733
FuncCache gpgpu_sim::get_cache_config(std::string kernel_name)get_cache_config801,36872
bool gpgpu_sim::has_special_cache_config(std::string kernel_name)has_special_cache_config812,37212
void gpgpu_sim::set_cache_config(std::string kernel_name)set_cache_config824,37541
void gpgpu_sim::change_cache_config(FuncCache cache_config)change_cache_config834,37758
void gpgpu_sim::clear_executed_kernel_info()clear_executed_kernel_info877,39590
void gpgpu_sim::gpu_print_stat() gpu_print_stat882,39710
unsigned gpgpu_sim::threads_per_core() const threads_per_core1003,44537
void shader_core_ctx::mem_instruction_stats(const warp_inst_t &inst)mem_instruction_stats1008,44638
void shader_core_ctx::issue_block2core( kernel_info_t &kernel ) issue_block2core1051,45845
void dram_t::dram_log( int task ) dram_log1108,48343
int gpgpu_sim::next_clock_domain(void) next_clock_domain1118,48610
void gpgpu_sim::issue_block2core()issue_block2core1142,49168
unsigned long long g_single_step=0; // set this in gdb to single step the pipelineg_single_step1155,49577
void gpgpu_sim::cycle()cycle1157,49661
void shader_core_ctx::dump_warp_state( FILE *fout ) constdump_warp_state1340,58172
void gpgpu_sim::dump_pipeline( int mask, int s, int m ) constdump_pipeline1348,58416
const struct shader_core_config * gpgpu_sim::getShaderCoreConfig()getShaderCoreConfig1389,59629
const struct memory_config * gpgpu_sim::getMemoryConfig()getMemoryConfig1394,59728
simt_core_cluster * gpgpu_sim::getSIMTCluster()getSIMTCluster1399,59818

gpgpu-sim/scoreboard.cc,762
Scoreboard::Scoreboard( unsigned sid, unsigned n_warps )Scoreboard35,1740
void Scoreboard::printContents() constprintContents45,1945
void Scoreboard::reserveRegister(unsigned wid, unsigned regnum) reserveRegister58,2308
void Scoreboard::releaseRegister(unsigned wid, unsigned regnum) releaseRegister70,2754
const bool Scoreboard::islongop (unsigned warp_id,unsigned regnum) {islongop79,3042
void Scoreboard::reserveRegisters(const class warp_inst_t* inst) reserveRegisters83,3185
void Scoreboard::releaseRegisters(const class warp_inst_t *inst) releaseRegisters116,4421
bool Scoreboard::checkCollision( unsigned wid, const class inst_t *inst ) constcheckCollision136,5067
bool Scoreboard::pendingWrites(unsigned wid) constpendingWrites162,6083

gpgpu-sim/traffic_breakdown.cc,252
void traffic_breakdown::print(FILE* fout)print4,57
void traffic_breakdown::record_traffic(class mem_fetch * mf, unsigned int size) record_traffic19,825
std::string traffic_breakdown::classify_memfetch(class mem_fetch * mf)classify_memfetch24,958

gpgpu-sim/dram_sched.h,864
#define dram_sched_h_INCLUDEDdram_sched_h_INCLUDED29,1662
class frfcfs_scheduler {frfcfs_scheduler38,1806
   unsigned num_pending() const { return m_num_pending;}num_pending45,2090
   const memory_config *m_config;m_config48,2157
   dram_t *m_dram;m_dram49,2191
   unsigned m_num_pending;m_num_pending50,2210
   std::list<dram_req_t*>                                    *m_queue;m_queue51,2237
   std::map<unsigned,std::list<std::list<dram_req_t*>::iterator> >    *m_bins;m_bins52,2308
   std::list<std::list<dram_req_t*>::iterator>                 **m_last_row;m_last_row53,2387
   unsigned *curr_row_service_time; //one set of variables for each bank.curr_row_service_time54,2464
   unsigned *row_service_timestamp; //tracks when scheduler began servicing current rowrow_service_timestamp55,2538
   memory_stats_t *m_stats;m_stats57,2627

gpgpu-sim/stat-tool.h,3706
#define STAT_TOOL_HSTAT_TOOL_H29,1655
class snap_shot_trigger {snap_shot_trigger44,2139
   snap_shot_trigger(unsigned long long  interval) : m_snap_shot_interval(interval) {}snap_shot_trigger46,2173
   virtual ~snap_shot_trigger() {}~snap_shot_trigger47,2260
   void try_snap_shot(unsigned long long  current_cycle) {try_snap_shot49,2299
   const unsigned long long & get_interval() const { return m_snap_shot_interval;}get_interval57,2556
   unsigned long long  m_snap_shot_interval;m_snap_shot_interval60,2651
class spill_log_interface {spill_log_interface69,2986
   spill_log_interface() {}spill_log_interface71,3022
   virtual ~spill_log_interface() {}~spill_log_interface72,3050
class thread_insn_span {thread_insn_span81,3358
   typedef tr1_hash_map<address_type, int> span_count_map;span_count_map98,3910
   unsigned long long  m_cycle;m_cycle99,3969
   span_count_map m_insn_span_count;m_insn_span_count100,4001
class thread_CFlocality : public snap_shot_trigger, public spill_log_interface {thread_CFlocality103,4042
   std::string m_name;m_name118,4656
   int m_nthreads;m_nthreads120,4680
   std::vector<address_type> m_thread_pc;m_thread_pc121,4699
   unsigned long long  m_cycle;m_cycle123,4745
   thread_insn_span m_thd_span;m_thd_span124,4777
   std::list<thread_insn_span> m_thd_span_archive;m_thd_span_archive125,4809
class insn_warp_occ_logger {insn_warp_occ_logger132,5094
   insn_warp_occ_logger(int simd_width)insn_warp_occ_logger134,5131
   insn_warp_occ_logger(const insn_warp_occ_logger& other)insn_warp_occ_logger139,5301
   ~insn_warp_occ_logger() {}~insn_warp_occ_logger144,5526
   insn_warp_occ_logger& operator=(const insn_warp_occ_logger& p) {operator =146,5557
   void set_id(int id) { m_id = id; }set_id152,5744
   void log(address_type pc, int warp_occ) {log154,5786
   void print(FILE *fout) const print160,6013
   int m_simd_width;m_simd_width171,6264
   std::vector<linear_histogram> m_insn_warp_occ;m_insn_warp_occ172,6285
   int m_id;m_id173,6335
   static int s_ids;s_ids174,6348
class linear_histogram_snapshot {linear_histogram_snapshot182,6582
   linear_histogram_snapshot(int n_bins, unsigned long long  cycle) linear_histogram_snapshot184,6624
   linear_histogram_snapshot(const linear_histogram_snapshot& other) linear_histogram_snapshot189,6767
   ~linear_histogram_snapshot() { }~linear_histogram_snapshot194,6934
   void addsample(int pos) {addsample196,6974
   void subsample(int pos) {subsample201,7103
   void reset(unsigned long long  cycle) {reset206,7232
   void set_cycle(unsigned long long  cycle) { m_cycle = cycle; }set_cycle211,7370
   void print(FILE *fout) const {print213,7440
   void print_visualizer(FILE *fout) const {print_visualizer220,7655
   void print_visualizer(gzFile fout) const {print_visualizer226,7837
   unsigned long long  m_cycle;m_cycle233,8030
   std::vector<int> m_linear_histogram;m_linear_histogram234,8062
class linear_histogram_logger : public snap_shot_trigger, public spill_log_interface {linear_histogram_logger237,8106
   void set_id(int id) { m_id = id; }set_id248,8585
   void log(int pos) { m_curr_lin_hist.addsample(pos); }log249,8623
   void unlog(int pos) { m_curr_lin_hist.subsample(pos); }unlog250,8680
   int m_n_bins;m_n_bins259,8954
   linear_histogram_snapshot m_curr_lin_hist;m_curr_lin_hist260,8971
   std::list<linear_histogram_snapshot> m_lin_hist_archive;m_lin_hist_archive261,9017
   unsigned long long  m_cycle;m_cycle262,9077
   bool m_reset_at_snap_shot;m_reset_at_snap_shot263,9109
   std::string m_name;m_name264,9139
   int m_id;m_id265,9162
   static int s_ids;s_ids266,9175

gpgpu-sim/histogram.h,691
#define HISTOGRAM_HHISTOGRAM_H29,1654
class binned_histogram {binned_histogram36,1733
   std::string m_name;m_name51,2083
   int m_nbins;m_nbins52,2106
   int *m_bins;        // bin boundariesm_bins53,2122
   int *m_bin_cnts;    // countersm_bin_cnts54,2163
   int m_maximum;      // the maximum samplem_maximum55,2198
   signed long long int m_sum; // for calculating the averagem_sum56,2243
class pow2_histogram : public binned_histogram {pow2_histogram59,2309
   ~pow2_histogram() {}~pow2_histogram62,2444
class linear_histogram : public binned_histogram {linear_histogram67,2503
   ~linear_histogram() {}~linear_histogram70,2659
   int m_stride;m_stride74,2725

gpgpu-sim/power_interface.h,54
#define POWER_INTERFACE_H_POWER_INTERFACE_H_29,1669

gpgpu-sim/traffic_breakdown.h,585
class traffic_breakdowntraffic_breakdown8,132
   traffic_breakdown(const std::string &network_name) traffic_breakdown11,167
   std::string m_network_name; m_network_name23,477
   typedef std::string mf_packet_type;  // use string so that it remains extensible mf_packet_type31,745
   typedef unsigned int mf_packet_size; mf_packet_size32,830
   typedef std::map < mf_packet_size, unsigned int > traffic_class_t; traffic_class_t33,871
   typedef std::map < mf_packet_type, traffic_class_t > traffic_stat_t; traffic_stat_t34,942
   traffic_stat_t m_stats; m_stats36,1016

gpgpu-sim/visualizer.h,60
#define VISUALIZER_H_INCLUDEDVISUALIZER_H_INCLUDED29,1652

gpgpu-sim/gpu-misc.cc,53
unsigned int LOGB2( unsigned int v ) {LOGB230,1642

gpgpu-sim/icnt_wrapper.cc,1835
icnt_create_p                icnt_create;icnt_create33,1768
icnt_init_p                  icnt_init;icnt_init34,1810
icnt_has_buffer_p            icnt_has_buffer;icnt_has_buffer35,1850
icnt_push_p                  icnt_push;icnt_push36,1896
icnt_pop_p                   icnt_pop;icnt_pop37,1936
icnt_transfer_p              icnt_transfer;icnt_transfer38,1975
icnt_busy_p                  icnt_busy;icnt_busy39,2019
icnt_display_stats_p         icnt_display_stats;icnt_display_stats40,2059
icnt_display_overall_stats_p icnt_display_overall_stats;icnt_display_overall_stats41,2108
icnt_display_state_p         icnt_display_state;icnt_display_state42,2165
icnt_get_flit_size_p         icnt_get_flit_size;icnt_get_flit_size43,2214
int   g_network_mode;g_network_mode45,2264
char* g_network_config_filename;g_network_config_filename46,2286
static void intersim2_create(unsigned int n_shader, unsigned int n_mem)intersim2_create53,2457
static void intersim2_init()intersim2_init58,2592
static bool intersim2_has_buffer(unsigned input, unsigned int size)intersim2_has_buffer63,2655
static void intersim2_push(unsigned input, unsigned output, void* data, unsigned int size)intersim2_push68,2780
static void* intersim2_pop(unsigned output)intersim2_pop73,2930
static void intersim2_transfer()intersim2_transfer78,3020
static bool intersim2_busy()intersim2_busy83,3090
static void intersim2_display_stats()intersim2_display_stats88,3160
static void intersim2_display_overall_stats()intersim2_display_overall_stats93,3240
static void intersim2_display_state(FILE *fp)intersim2_display_state98,3335
static unsigned intersim2_get_flit_size()intersim2_get_flit_size103,3425
void icnt_reg_options( class OptionParser * opp )icnt_reg_options108,3515
void icnt_wrapper_init()icnt_wrapper_init114,3823

gpgpu-sim/visualizer.cc,2263
void gpgpu_sim::visualizer_printstat()visualizer_printstat46,2002
class my_time_vector {my_time_vector116,5075
   std::map< unsigned int, std::vector<long int> > ld_time_map;ld_time_map118,5107
   std::map< unsigned int, std::vector<long int> > st_time_map;st_time_map119,5171
   unsigned ld_vector_size;ld_vector_size120,5235
   unsigned st_vector_size;st_vector_size121,5263
   std::vector<double>  ld_time_dist;ld_time_dist122,5291
   std::vector<double>  st_time_dist;st_time_dist123,5329
   std::vector<double>  overal_ld_time_dist;overal_ld_time_dist125,5368
   std::vector<double>  overal_st_time_dist;overal_st_time_dist126,5413
   int overal_ld_count;overal_ld_count127,5458
   int overal_st_count;overal_st_count128,5482
   my_time_vector(int ld_size,int st_size){my_time_vector131,5515
   void update_ld(unsigned int uid,unsigned int slot, long int time) { update_ld141,5839
   void update_st(unsigned int uid,unsigned int slot, long int time) { update_st153,6276
   void check_ld_update(unsigned int uid,unsigned int slot, long int latency) { check_ld_update163,6628
   void check_st_update(unsigned int uid,unsigned int slot, long int latency) { check_st_update171,6971
   void calculate_ld_dist(void) {calculate_ld_dist180,7294
   void calculate_st_dist(void) {calculate_st_dist225,8759
   void clear_time_map_vectors(void) {   clear_time_map_vectors271,10240
   void print_all_ld(void) {print_all_ld275,10341
   void print_all_st(void) {print_all_st287,10725
   void calculate_dist() {calculate_dist300,11109
   void print_dist(void) {print_dist304,11195
   void print_to_file(FILE *outfile) {print_to_file318,11619
   void print_to_gzfile(gzFile outfile) {print_to_gzfile332,12067
my_time_vector* g_my_time_vector; g_my_time_vector348,12528
void time_vector_create(int size) {time_vector_create350,12564
void time_vector_print(void) {time_vector_print355,12689
void time_vector_print_interval2gzfile(gzFile outfile) {time_vector_print_interval2gzfile359,12758
void time_vector_update(unsigned int uid,int slot ,long int cycle,int type) {time_vector_update365,12902
void check_time_vector_update(unsigned int uid,int slot ,long int latency,int type) check_time_vector_update375,13247

gpgpu-sim/gpu-misc.h,139
#define GPU_MISC_HGPU_MISC_H30,1669
#define DEBUGL1MISS DEBUGL1MISS34,1811
#define gs_min2(gs_min238,1873
#define min3(min339,1914

gpgpu-sim/mem_latency_stat.cc,689
memory_stats_t::memory_stats_t( unsigned n_shader, const struct shader_core_config *shader_config, const struct memory_config *mem_config )memory_stats_t45,1993
unsigned memory_stats_t::memlatstat_done(mem_fetch *mf )memlatstat_done137,7062
void memory_stats_t::memlatstat_read_done(mem_fetch *mf)memlatstat_read_done153,7581
void memory_stats_t::memlatstat_dram_access(mem_fetch *mf)memlatstat_dram_access167,8192
void memory_stats_t::memlatstat_icnt2mem_pop(mem_fetch *mf)memlatstat_icnt2mem_pop189,9061
void memory_stats_t::memlatstat_lat_pw()memlatstat_lat_pw200,9449
void memory_stats_t::memlatstat_print( unsigned n_mem, unsigned gpu_mem_n_bk )memlatstat_print213,9776

gpgpu-sim/power_interface.cc,538
void init_mcpat(const gpgpu_sim_config &config, class gpgpu_sim_wrapper *wrapper, unsigned stat_sample_freq, unsigned tot_inst, unsigned inst){init_mcpat30,1672
void mcpat_cycle(const gpgpu_sim_config &config, const struct shader_core_config *shdr_config, class gpgpu_sim_wrapper *wrapper, class power_stat_t *power_stats, unsigned stat_sample_freq, unsigned tot_cycle, unsigned cycle, unsigned tot_inst, unsigned inst){mcpat_cycle41,2295
void mcpat_reset_perf_count(class gpgpu_sim_wrapper *wrapper){mcpat_reset_perf_count123,6019

gpgpu-sim/stats.h,963
#define STATS_INCLUDEDSTATS_INCLUDED29,1627
enum mem_stage_access_type {mem_stage_access_type31,1651
   C_MEM,C_MEM32,1680
   T_MEM,T_MEM33,1690
   S_MEM,S_MEM34,1700
   G_MEM_LD,G_MEM_LD35,1710
   L_MEM_LD,L_MEM_LD36,1723
   G_MEM_ST,G_MEM_ST37,1736
   L_MEM_ST,L_MEM_ST38,1749
   N_MEM_STAGE_ACCESS_TYPEN_MEM_STAGE_ACCESS_TYPE39,1762
enum tlb_request_status {tlb_request_status41,1792
	TLB_HIT = 0,TLB_HIT42,1818
	TLB_READY,TLB_READY43,1832
	TLB_PENDINGTLB_PENDING44,1844
enum mem_stage_stall_type {mem_stage_stall_type46,1860
   NO_RC_FAIL = 0, NO_RC_FAIL47,1888
   BK_CONF,BK_CONF48,1908
   MSHR_RC_FAIL,MSHR_RC_FAIL49,1920
   ICNT_RC_FAIL,ICNT_RC_FAIL50,1937
   COAL_STALL,COAL_STALL51,1954
   TLB_STALL,TLB_STALL52,1969
   DATA_PORT_STALL,DATA_PORT_STALL53,1983
   WB_ICNT_RC_FAIL,WB_ICNT_RC_FAIL54,2003
   WB_CACHE_RSRV_FAIL,WB_CACHE_RSRV_FAIL55,2023
   N_MEM_STAGE_STALL_TYPEN_MEM_STAGE_STALL_TYPE56,2046

gpgpu-sim/scoreboard.h,310
#define SCOREBOARD_H_SCOREBOARD_H_35,1736
class Scoreboard {Scoreboard39,1800
    int get_sid() const { return m_sid; }get_sid53,2307
    unsigned m_sid;m_sid55,2350
    std::vector< std::set<unsigned> > reg_table;reg_table59,2478
    std::vector< std::set<unsigned> > longopregs;longopregs61,2604

gpgpu-sim/gpu-cache.h,17291
#define GPU_CACHE_HGPU_CACHE_H29,1644
enum cache_block_state {cache_block_state40,1841
    INVALID,INVALID41,1866
    RESERVED,RESERVED42,1879
    VALID,VALID43,1893
    MODIFIEDMODIFIED44,1904
enum cache_request_status {cache_request_status47,1921
    HIT = 0,HIT48,1949
    HIT_RESERVED,HIT_RESERVED49,1962
    MISS,MISS50,1980
    RESERVATION_FAIL, RESERVATION_FAIL51,1990
    NUM_CACHE_REQUEST_STATUSNUM_CACHE_REQUEST_STATUS52,2013
enum cache_event {cache_event55,2046
    WRITE_BACK_REQUEST_SENT,WRITE_BACK_REQUEST_SENT56,2065
    READ_REQUEST_SENT,READ_REQUEST_SENT57,2094
    WRITE_REQUEST_SENTWRITE_REQUEST_SENT58,2117
struct cache_block_t {cache_block_t63,2219
    cache_block_t()cache_block_t64,2242
    void allocate( new_addr_type tag, new_addr_type block_addr, unsigned time )allocate73,2418
    void fill( unsigned time )fill82,2672
    new_addr_type    m_tag;m_tag89,2806
    new_addr_type    m_block_addr;m_block_addr90,2834
    unsigned         m_alloc_time;m_alloc_time91,2869
    unsigned         m_last_access_time;m_last_access_time92,2904
    unsigned         m_fill_time;m_fill_time93,2945
    cache_block_state    m_status;m_status94,2979
enum replacement_policy_t {replacement_policy_t97,3018
    LRU,LRU98,3046
    FIFOFIFO99,3055
enum write_policy_t {write_policy_t102,3068
    READ_ONLY,READ_ONLY103,3090
    WRITE_BACK,WRITE_BACK104,3105
    WRITE_THROUGH,WRITE_THROUGH105,3121
    WRITE_EVICT,WRITE_EVICT106,3140
    LOCAL_WB_GLOBAL_WTLOCAL_WB_GLOBAL_WT107,3157
enum allocation_policy_t {allocation_policy_t110,3184
    ON_MISS,ON_MISS111,3211
    ON_FILLON_FILL112,3224
enum write_allocate_policy_t {write_allocate_policy_t116,3241
	NO_WRITE_ALLOCATE,NO_WRITE_ALLOCATE117,3272
	WRITE_ALLOCATEWRITE_ALLOCATE118,3292
enum mshr_config_t {mshr_config_t121,3312
    TEX_FIFO,TEX_FIFO122,3333
    ASSOC // normal cache ASSOC123,3347
enum set_index_function{set_index_function126,3378
    FERMI_HASH_SET_FUNCTION = 0,FERMI_HASH_SET_FUNCTION127,3403
    LINEAR_SET_FUNCTION,LINEAR_SET_FUNCTION128,3436
    CUSTOM_SET_FUNCTIONCUSTOM_SET_FUNCTION129,3461
class cache_config {cache_config132,3489
    cache_config() cache_config134,3518
    void init(char * config, FuncCache status)init144,3824
    bool disabled() const { return m_disabled;}disabled224,7128
    unsigned get_line_sz() constget_line_sz225,7176
    unsigned get_num_lines() constget_num_lines230,7274
    void print( FILE *fp ) constprint236,7382
    virtual unsigned set_index( new_addr_type addr ) constset_index243,7594
    new_addr_type tag( new_addr_type addr ) consttag255,8067
    new_addr_type block_addr( new_addr_type addr ) constblock_addr264,8527
    FuncCache get_cache_status() {return cache_status;}get_cache_status268,8634
    char *m_config_string;m_config_string269,8690
    char *m_config_stringPrefL1;m_config_stringPrefL1270,8717
    char *m_config_stringPrefShared;m_config_stringPrefShared271,8750
    FuncCache cache_status;cache_status272,8787
    void exit_parse_error()exit_parse_error275,8827
    bool m_valid;m_valid281,8980
    bool m_disabled;m_disabled282,8998
    unsigned m_line_sz;m_line_sz283,9019
    unsigned m_line_sz_log2;m_line_sz_log2284,9043
    unsigned m_nset;m_nset285,9072
    unsigned m_nset_log2;m_nset_log2286,9093
    unsigned m_assoc;m_assoc287,9119
    enum replacement_policy_t m_replacement_policy; // 'L' = LRU, 'F' = FIFOm_replacement_policy289,9142
    enum write_policy_t m_write_policy;             // 'T' = write through, 'B' = write back, 'R' = read onlym_write_policy290,9219
    enum allocation_policy_t m_alloc_policy;        // 'm' = allocate on miss, 'f' = allocate on fillm_alloc_policy291,9329
    enum mshr_config_t m_mshr_type;m_mshr_type292,9431
    write_allocate_policy_t m_write_alloc_policy;	// 'W' = Write allocate, 'N' = No write allocatem_write_alloc_policy294,9468
        unsigned m_mshr_entries;m_mshr_entries297,9580
        unsigned m_fragment_fifo_entries;m_fragment_fifo_entries298,9613
        unsigned m_mshr_max_merge;m_mshr_max_merge301,9674
        unsigned m_request_fifo_entries;m_request_fifo_entries302,9709
        unsigned m_miss_queue_size;m_miss_queue_size305,9769
        unsigned m_rob_entries;m_rob_entries306,9805
    unsigned m_result_fifo_entries;m_result_fifo_entries308,9844
    unsigned m_data_port_width; //< number of byte the cache can access per cycle m_data_port_width309,9880
    enum set_index_function m_set_index_function; // Hash, linear, or custom set index functionm_set_index_function310,9963
class l1d_cache_config : public cache_config{l1d_cache_config321,10270
	l1d_cache_config() : cache_config(){}l1d_cache_config323,10324
class l2_cache_config : public cache_config {l2_cache_config327,10422
	l2_cache_config() : cache_config(){}l2_cache_config329,10476
	linear_to_raw_address_translation *m_address_mapping;m_address_mapping334,10643
class tag_array {tag_array337,10702
    unsigned size() const { return m_config.get_num_lines();}size350,11233
    cache_block_t &get_block(unsigned idx) { return m_lines[idx];}get_block351,11295
    cache_config &m_config;m_config373,12129
    cache_block_t *m_lines; /* nbanks x nset x assoc lines in total */m_lines375,12158
    unsigned m_access;m_access377,12230
    unsigned m_miss;m_miss378,12253
    unsigned m_pending_hit; // number of cache miss that hit a line that is allocated but not filledm_pending_hit379,12274
    unsigned m_res_fail;m_res_fail380,12375
    unsigned m_prev_snapshot_access;m_prev_snapshot_access383,12487
    unsigned m_prev_snapshot_miss;m_prev_snapshot_miss384,12524
    unsigned m_prev_snapshot_pending_hit;m_prev_snapshot_pending_hit385,12559
    int m_core_id; // which shader core is using thism_core_id387,12602
    int m_type_id; // what kind of cache is this (normal, texture, constant)m_type_id388,12656
class mshr_table {mshr_table391,12737
    mshr_table( unsigned num_entries, unsigned max_merged )mshr_table393,12764
    bool busy() const {return false;}busy409,13355
    bool access_ready() const {return !m_current_response.empty();}access_ready413,13579
    void check_mshr_parameters( unsigned num_entries, unsigned max_merged )check_mshr_parameters418,13748
    const unsigned m_num_entries;m_num_entries427,14145
    const unsigned m_max_merged;m_max_merged428,14179
    struct mshr_entry {mshr_entry430,14213
        std::list<mem_fetch*> m_list;m_list431,14237
        bool m_has_atomic; m_has_atomic432,14275
        mshr_entry() : m_has_atomic(false) { }mshr_entry433,14303
    typedef tr1_hash_map<new_addr_type,mshr_entry> table;table435,14358
    table m_data;m_data436,14416
    bool m_current_response_ready;m_current_response_ready439,14500
    std::list<new_addr_type> m_current_response;m_current_response440,14535
struct cache_sub_stats{cache_sub_stats448,14829
    unsigned accesses;accesses449,14853
    unsigned misses;misses450,14876
    unsigned pending_hits;pending_hits451,14897
    unsigned res_fails;res_fails452,14924
    unsigned long long port_available_cycles; port_available_cycles454,14949
    unsigned long long data_port_busy_cycles; data_port_busy_cycles455,14996
    unsigned long long fill_port_busy_cycles; fill_port_busy_cycles456,15043
    cache_sub_stats(){cache_sub_stats458,15091
    void clear(){clear461,15137
    cache_sub_stats &operator+=(const cache_sub_stats &css){operator +=470,15360
    cache_sub_stats operator+(const cache_sub_stats &cs){operator +484,15862
class cache_stats {cache_stats508,16801
    std::vector< std::vector<unsigned> > m_stats;m_stats527,17722
    unsigned long long m_cache_port_available_cycles; m_cache_port_available_cycles529,17773
    unsigned long long m_cache_data_port_busy_cycles; m_cache_data_port_busy_cycles530,17828
    unsigned long long m_cache_fill_port_busy_cycles; m_cache_fill_port_busy_cycles531,17883
class cache_t {cache_t534,17942
    virtual ~cache_t() {}~cache_t536,17966
class baseline_cache : public cache_t {baseline_cache550,18538
    baseline_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport,baseline_cache552,18586
    void init( const char *name,init561,18992
    virtual ~baseline_cache()~baseline_cache572,19305
	void update_cache_parameters(cache_config &config)update_cache_parameters577,19376
    bool access_ready() const {return m_mshrs.access_ready();}access_ready592,20154
    mem_fetch *next_access(){return m_mshrs.next_access();}next_access594,20286
    void flush(){m_tag_array->flush();}flush596,20391
    const cache_stats &get_stats() const {get_stats601,20567
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status)  const{get_stats604,20640
    void get_sub_stats(struct cache_sub_stats &css) const {get_sub_stats607,20906
    bool data_port_free() const { return m_bandwidth_management.data_port_free(); } data_port_free612,21060
    bool fill_port_free() const { return m_bandwidth_management.fill_port_free(); } fill_port_free613,21145
    baseline_cache( const char *name,baseline_cache617,21320
    std::string m_name;m_name633,21845
    cache_config &m_config;m_config634,21869
    tag_array*  m_tag_array;m_tag_array635,21897
    mshr_table m_mshrs;m_mshrs636,21926
    std::list<mem_fetch*> m_miss_queue;m_miss_queue637,21950
    enum mem_fetch_status m_miss_queue_status;m_miss_queue_status638,21990
    mem_fetch_interface *m_memport;m_memport639,22037
    struct extra_mf_fields {extra_mf_fields641,22074
        extra_mf_fields()  { m_valid = false;}extra_mf_fields642,22103
        extra_mf_fields( new_addr_type a, unsigned i, unsigned d ) extra_mf_fields643,22150
        bool m_valid;m_valid650,22356
        new_addr_type m_block_addr;m_block_addr651,22378
        unsigned m_cache_index;m_cache_index652,22414
        unsigned m_data_size;m_data_size653,22446
    typedef std::map<mem_fetch*,extra_mf_fields> extra_mf_fields_lookup;extra_mf_fields_lookup656,22484
    extra_mf_fields_lookup m_extra_mf_fields;m_extra_mf_fields658,22558
    cache_stats m_stats;m_stats660,22605
    bool miss_queue_full(unsigned num_miss){miss_queue_full663,22757
    class bandwidth_management bandwidth_management674,23508
        const cache_config &m_config; m_config693,24191
        int m_data_port_occupied_cycles; //< Number of cycle that the data port remains used m_data_port_occupied_cycles695,24231
        int m_fill_port_occupied_cycles; //< Number of cycle that the fill port remains used m_fill_port_occupied_cycles696,24325
    bandwidth_management m_bandwidth_management; m_bandwidth_management699,24428
class read_only_cache : public baseline_cache {read_only_cache703,24502
    read_only_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport, enum mem_fetch_status status )read_only_cache705,24558
    virtual ~read_only_cache(){}~read_only_cache711,25022
    read_only_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport, enum mem_fetch_status status, tag_array* new_tag_array )read_only_cache714,25067
class data_cache : public baseline_cache {data_cache719,25397
    data_cache( const char *name, cache_config &config,data_cache721,25448
    virtual ~data_cache() {}~data_cache732,25902
    virtual void init( mem_fetch_allocator *mfcreator )init734,25932
    data_cache( const char *name,data_cache776,27613
    mem_access_type m_wr_alloc_type; // Specifies type of write allocate request (e.g., L1 or L2)m_wr_alloc_type793,28213
    mem_access_type m_wrbk_type; // Specifies type of writeback request (e.g., L1 or L2)m_wrbk_type794,28311
    mem_fetch_allocator *m_memfetch_creator;m_memfetch_creator809,28979
        (data_cache::*m_wr_hit)( new_addr_type addr,m_wr_hit822,29513
        (data_cache::*m_wr_miss)( new_addr_type addr,m_wr_miss864,31382
        (data_cache::*m_rd_hit)( new_addr_type addr,m_rd_hit890,32610
        (data_cache::*m_rd_miss)( new_addr_type addr,m_rd_miss906,33315
class l1_cache : public data_cache {l1_cache926,34186
    l1_cache(const char *name, cache_config &config,l1_cache928,34231
    virtual ~l1_cache(){}~l1_cache933,34537
    l1_cache( const char *name,l1_cache942,34762
class l2_cache : public data_cache {l2_cache958,35312
    l2_cache(const char *name,  cache_config &config,l2_cache960,35357
    virtual ~l2_cache() {}~l2_cache965,35664
class tex_cache : public cache_t {tex_cache981,36230
    tex_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport,tex_cache983,36273
    bool access_ready() const{return !m_result_fifo.empty();}access_ready1013,37783
    mem_fetch *next_access(){return m_result_fifo.pop();}next_access1015,37933
    bool data_port_free() const { return true; }data_port_free1019,38101
    bool fill_port_free() const { return true; }fill_port_free1020,38150
    const cache_stats &get_stats() const {get_stats1023,38223
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status) const{get_stats1026,38296
    void get_sub_stats(struct cache_sub_stats &css) const{get_sub_stats1030,38562
    std::string m_name;m_name1034,38672
    const cache_config &m_config;m_config1035,38696
    struct fragment_entry {fragment_entry1037,38731
        fragment_entry() {}fragment_entry1038,38759
        fragment_entry( mem_fetch *mf, unsigned idx, bool m, unsigned d )fragment_entry1039,38787
        mem_fetch *m_request;     // request informationm_request1046,38987
        unsigned   m_cache_index; // where to look for datam_cache_index1047,39044
        bool       m_miss;        // true if sent memory requestm_miss1048,39104
        unsigned   m_data_size;m_data_size1049,39169
    struct rob_entry {rob_entry1052,39209
        rob_entry() { m_ready = false; m_time=0; m_request=NULL;}rob_entry1053,39232
        rob_entry( unsigned i, mem_fetch *mf, new_addr_type a ) rob_entry1054,39298
        bool m_ready;m_ready1062,39512
        unsigned m_time; // which cycle did this entry become ready?m_time1063,39534
        unsigned m_index; // where in cache should block be placed?m_index1064,39603
        mem_fetch *m_request;m_request1065,39671
        new_addr_type m_block_addr;m_block_addr1066,39701
    struct data_block {data_block1069,39745
        data_block() { m_valid = false;}data_block1070,39769
        bool m_valid;m_valid1071,39810
        new_addr_type m_block_addr;m_block_addr1072,39832
    template<class T> class fifo {fifo1076,39922
        fifo( unsigned size ) fifo1078,39969
        bool full() const { return m_num == m_size;}full1086,40149
        bool empty() const { return m_num == 0;}empty1087,40202
        unsigned size() const { return m_num;}size1088,40251
        unsigned capacity() const { return m_size;}capacity1089,40298
        unsigned push( const T &e ) push1090,40350
        T pop() pop1098,40561
        const T &peek( unsigned index ) const peek1105,40720
        T &peek( unsigned index ) peek1110,40861
        T &peek() constpeek1115,40990
        unsigned next_pop_index() const next_pop_index1119,41071
        void inc_head() { m_head = (m_head+1)%m_size; m_num++;}inc_head1124,41172
        void inc_tail() { assert(m_num>0); m_tail = (m_tail+1)%m_size; m_num--;}inc_tail1125,41236
        unsigned   m_head; // next entry goes herem_head1127,41318
        unsigned   m_tail; // oldest entry found herem_tail1128,41369
        unsigned   m_num;  // how many in fifo?m_num1129,41423
        unsigned   m_size; // maximum number of entries in fifom_size1130,41471
        T         *m_data;m_data1131,41535
    tag_array               m_tags;m_tags1134,41570
    fifo<fragment_entry>    m_fragment_fifo;m_fragment_fifo1135,41606
    fifo<mem_fetch*>        m_request_fifo;m_request_fifo1136,41651
    fifo<rob_entry>         m_rob;m_rob1137,41695
    data_block             *m_cache;m_cache1138,41730
    fifo<mem_fetch*>        m_result_fifo; // next completed texture fetchm_result_fifo1139,41767
    mem_fetch_interface    *m_memport;m_memport1141,41843
    enum mem_fetch_status   m_request_queue_status;m_request_queue_status1142,41882
    enum mem_fetch_status   m_rob_status;m_rob_status1143,41934
    struct extra_mf_fields {extra_mf_fields1145,41977
        extra_mf_fields()  { m_valid = false;}extra_mf_fields1146,42006
        extra_mf_fields( unsigned i ) extra_mf_fields1147,42053
        bool m_valid;m_valid1152,42169
        unsigned m_rob_index;m_rob_index1153,42191
    cache_stats m_stats;m_stats1156,42229
    typedef std::map<mem_fetch*,extra_mf_fields> extra_mf_fields_lookup;extra_mf_fields_lookup1158,42255
    extra_mf_fields_lookup m_extra_mf_fields;m_extra_mf_fields1160,42329

gpgpu-sim/mem_fetch.h,4442
#define MEM_FETCH_HMEM_FETCH_H29,1623
enum mf_type {mf_type35,1724
   READ_REQUEST = 0,READ_REQUEST36,1739
   WRITE_REQUEST,WRITE_REQUEST37,1760
   READ_REPLY, // send to shaderREAD_REPLY38,1778
   WRITE_ACKWRITE_ACK39,1811
#define MF_TUP_BEGIN(MF_TUP_BEGIN42,1828
#define MF_TUP(MF_TUP43,1861
#define MF_TUP_END(MF_TUP_END44,1881
#undef MF_TUP_BEGINMF_TUP_BEGIN46,1938
#undef MF_TUPMF_TUP47,1958
#undef MF_TUP_ENDMF_TUP_END48,1972
class mem_fetch {mem_fetch50,1991
   void set_reply() set_reply62,2374
   const addrdec_t &get_tlx_addr() const { return m_raw_addr; }get_tlx_addr77,2806
   unsigned get_data_size() const { return m_data_size; }get_data_size78,2870
   void     set_data_size( unsigned size ) { m_data_size=size; }set_data_size79,2928
   unsigned get_ctrl_size() const { return m_ctrl_size; }get_ctrl_size80,2993
   unsigned size() const { return m_data_size+m_ctrl_size; }size81,3051
   bool is_write() {return m_access.is_write();}is_write82,3112
   void set_addr(new_addr_type addr) { m_access.set_addr(addr); }set_addr83,3161
   new_addr_type get_addr() const { return m_access.get_addr(); }get_addr84,3227
   new_addr_type get_partition_addr() const { return m_partition_addr; }get_partition_addr85,3293
   unsigned get_sub_partition_id() const { return m_raw_addr.sub_partition; }get_sub_partition_id86,3366
   bool     get_is_write() const { return m_access.is_write(); }get_is_write87,3444
   unsigned get_request_uid() const { return m_request_uid; }get_request_uid88,3509
   unsigned get_sid() const { return m_sid; }get_sid89,3571
   unsigned get_tpc() const { return m_tpc; }get_tpc90,3617
   unsigned get_wid() const { return m_wid; }get_wid91,3663
   enum mf_type get_type() const { return m_type; }get_type94,3761
   void set_return_timestamp( unsigned t ) { m_timestamp2=t; }set_return_timestamp97,3840
   void set_icnt_receive_time( unsigned t ) { m_icnt_receive_time=t; }set_icnt_receive_time98,3903
   unsigned get_timestamp() const { return m_timestamp; }get_timestamp99,3974
   unsigned get_return_timestamp() const { return m_timestamp2; }get_return_timestamp100,4032
   unsigned get_icnt_receive_time() const { return m_icnt_receive_time; }get_icnt_receive_time101,4098
   enum mem_access_type get_access_type() const { return m_access.get_type(); }get_access_type103,4173
   const active_mask_t& get_access_warp_mask() const { return m_access.get_warp_mask(); }get_access_warp_mask104,4253
   mem_access_byte_mask_t get_access_byte_mask() const { return m_access.get_byte_mask(); }get_access_byte_mask105,4343
   address_type get_pc() const { return m_inst.empty()?-1:m_inst.pc; }get_pc107,4436
   const warp_inst_t &get_inst() { return m_inst; }get_inst108,4507
   enum mem_fetch_status get_status() const { return m_status; }get_status109,4559
   const memory_config *get_mem_config(){return m_mem_config;}get_mem_config111,4625
   unsigned m_request_uid;m_request_uid116,4776
   unsigned m_sid;m_sid117,4803
   unsigned m_tpc;m_tpc118,4822
   unsigned m_wid;m_wid119,4841
   enum mem_fetch_status m_status;m_status122,4894
   unsigned long long m_status_change;m_status_change123,4929
   mem_access_t m_access;m_access126,5009
   unsigned m_data_size; // how much data is being writtenm_data_size127,5035
   unsigned m_ctrl_size; // how big would all this meta data be in hardware (does not necessarily match actual size of mem_fetch)m_ctrl_size128,5094
   new_addr_type m_partition_addr; // linear physical address *within* dram partition (partition bank select bits squeezed out)m_partition_addr129,5224
   addrdec_t m_raw_addr; // raw physical address (i.e., decoded DRAM chip-row-bank-column address)m_raw_addr130,5352
   enum mf_type m_type;m_type131,5451
   unsigned m_timestamp;  // set to gpu_sim_cycle+gpu_tot_sim_cycle at struct creationm_timestamp134,5493
   unsigned m_timestamp2; // set to gpu_sim_cycle+gpu_tot_sim_cycle when pushed onto icnt to shader; only used for readsm_timestamp2135,5580
   unsigned m_icnt_receive_time; // set to gpu_sim_cycle + interconnect_latency when fixed icnt latency mode is enabledm_icnt_receive_time136,5701
   warp_inst_t m_inst;m_inst139,5895
   static unsigned sm_next_mf_request_uid;sm_next_mf_request_uid141,5919
   const class memory_config *m_mem_config;m_mem_config143,5963
   unsigned icnt_flit_size;icnt_flit_size144,6007

gpgpu-sim/Makefile,535
DEBUG?=0DEBUG31,1651
TRACE?=0TRACE32,1660
	CXXFLAGS = -Wall -DDEBUGCXXFLAGS35,1688
	CXXFLAGS = -WallCXXFLAGS37,1719
POWER_FLAGS=POWER_FLAGS56,1953
	POWER_FLAGS = -I$(GPGPUSIM_POWER_MODEL) -DGPGPUSIM_POWER_MODELPOWER_FLAGS58,1999
CPP = g++ $(SNOW)CPP63,2093
OEXT = oOEXT64,2111
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/gpgpu-simOUTPUT_DIR66,2121
SRCS = $(shell ls *.cc)SRCS68,2164
EXCLUDES = EXCLUDES70,2189
CSRCS = $(filter-out $(EXCLUDES), $(SRCS))CSRCS76,2273
OBJS = $(CSRCS:%.cc=$(OUTPUT_DIR)/%.$(OEXT))OBJS78,2317

gpgpu-sim/power_stat.cc,1274
power_mem_stat_t::power_mem_stat_t(const struct memory_config *mem_config, const struct shader_core_config *shdr_config, memory_stats_t *mem_stats, shader_core_stats *shdr_stats){power_mem_stat_t45,1955
void power_mem_stat_t::init(){init55,2306
void power_mem_stat_t::save_stats(){save_stats79,3522
void power_mem_stat_t::visualizer_print( gzFile power_visualizer_file ){visualizer_print105,4699
void power_mem_stat_t::print (FILE *fout) const {print109,4776
power_core_stat_t::power_core_stat_t( const struct shader_core_config *shader_config, shader_core_stats *core_stats )power_core_stat_t128,5538
void power_core_stat_t::visualizer_print( gzFile visualizer_file )visualizer_print140,5894
void power_core_stat_t::print (FILE *fout)print145,5967
void power_core_stat_t::init()init177,8439
void power_core_stat_t::save_stats(){save_stats237,13231
power_stat_t::power_stat_t( const struct shader_core_config *shader_config,float * average_pipeline_duty_cycle,float *active_sms,shader_core_stats * shader_stats, const struct memory_config *mem_config,memory_stats_t * memory_stats)power_stat_t269,15585
void power_stat_t::visualizer_print( gzFile visualizer_file )visualizer_print281,16189
void power_stat_t::print (FILE *fout) constprint287,16357

gpgpu-sim/dram_sched.cc,480
frfcfs_scheduler::frfcfs_scheduler( const memory_config *config, dram_t *dm, memory_stats_t *stats )frfcfs_scheduler34,1771
void frfcfs_scheduler::add_req( dram_req_t *req )add_req55,2513
void frfcfs_scheduler::data_collection(unsigned int bank)data_collection63,2768
dram_req_t *frfcfs_scheduler::schedule( unsigned bank, unsigned curr_row )schedule79,3568
void frfcfs_scheduler::print( FILE *fp )print121,4908
void dram_t::scheduler_frfcfs()scheduler_frfcfs128,5084

gpgpu-sim/dram.h,3880
#define DRAM_HDRAM_H30,1680
#define READ READ38,1793
#define WRITE WRITE39,1842
#define BANK_IDLE BANK_IDLE40,1860
#define BANK_ACTIVE BANK_ACTIVE41,1882
class dram_req_t {dram_req_t43,1907
   unsigned int row;row47,1975
   unsigned int col;col48,1996
   unsigned int bk;bk49,2017
   unsigned int nbytes;nbytes50,2037
   unsigned int txbytes;txbytes51,2061
   unsigned int dqbytes;dqbytes52,2086
   unsigned int age;age53,2111
   unsigned int timestamp;timestamp54,2132
   unsigned char rw;    //is the request a read or a write?rw55,2159
   unsigned long long int addr;addr56,2219
   unsigned int insertion_time;insertion_time57,2251
   class mem_fetch * data;data58,2283
struct bankgrp_tbankgrp_t61,2314
	unsigned int CCDLc;CCDLc63,2333
	unsigned int RTPLc;RTPLc64,2354
struct bank_tbank_t67,2379
   unsigned int RCDc;RCDc69,2395
   unsigned int RCDWRc;RCDWRc70,2417
   unsigned int RASc;RASc71,2441
   unsigned int RPc;RPc72,2463
   unsigned int RCc;RCc73,2484
   unsigned int WTPc; // write to prechargeWTPc74,2505
   unsigned int RTPc; // read to prechargeRTPc75,2549
   unsigned char rw;    //is the bank reading or writing?rw77,2593
   unsigned char state; //is the bank active or idle?state78,2651
   unsigned int curr_row;curr_row79,2705
   dram_req_t *mrq;mrq81,2732
   unsigned int n_access;n_access83,2753
   unsigned int n_writes;n_writes84,2779
   unsigned int n_idle;n_idle85,2805
   unsigned int bkgrpindex;bkgrpindex87,2830
class dram_t dram_t92,2881
   class memory_partition_unit *m_memory_partition_unit;m_memory_partition_unit113,3498
   unsigned int id;id114,3555
   const struct memory_config *m_config;m_config130,3874
   bankgrp_t **bkgrp;bkgrp132,3916
   bank_t **bk;bk134,3939
   unsigned int prio;prio135,3955
   unsigned int RRDc;RRDc137,3978
   unsigned int CCDc;CCDc138,4000
   unsigned int RTWc;   //read to write penalty applies across banksRTWc139,4022
   unsigned int WTRc;   //write to read penalty applies across banksWTRc140,4091
   unsigned char rw; //was last request a read or write? (important for RTW, WTR)rw142,4161
   unsigned int pending_writes;pending_writes144,4244
   fifo_pipeline<dram_req_t> *rwq;rwq146,4277
   fifo_pipeline<dram_req_t> *mrqq;mrqq147,4312
   fifo_pipeline<mem_fetch> *returnq;returnq150,4476
   unsigned int dram_util_bins[10];dram_util_bins152,4515
   unsigned int dram_eff_bins[10];dram_eff_bins153,4551
   unsigned int last_n_cmd, last_n_activity, last_bwutil;last_n_cmd154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;last_n_activity154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;last_bwutil154,4586
   unsigned int n_cmd;n_cmd156,4645
   unsigned int n_activity;n_activity157,4668
   unsigned int n_nop;n_nop158,4696
   unsigned int n_act;n_act159,4719
   unsigned int n_pre;n_pre160,4742
   unsigned int n_rd;n_rd161,4765
   unsigned int n_wr;n_wr162,4787
   unsigned int n_req;n_req163,4809
   unsigned int max_mrqs_temp;max_mrqs_temp164,4832
   unsigned int bwutil;bwutil166,4864
   unsigned int max_mrqs;max_mrqs167,4888
   unsigned int ave_mrqs;ave_mrqs168,4914
   class frfcfs_scheduler* m_frfcfs_scheduler;m_frfcfs_scheduler170,4941
   unsigned int n_cmd_partial;n_cmd_partial172,4989
   unsigned int n_activity_partial;n_activity_partial173,5020
   unsigned int n_nop_partial; n_nop_partial174,5056
   unsigned int n_act_partial; n_act_partial175,5088
   unsigned int n_pre_partial; n_pre_partial176,5120
   unsigned int n_req_partial;n_req_partial177,5152
   unsigned int ave_mrqs_partial;ave_mrqs_partial178,5183
   unsigned int bwutil_partial;bwutil_partial179,5217
   struct memory_stats_t *m_stats;m_stats181,5250
   class Stats* mrqq_Dist; //memory request queue inside DRAM  mrqq_Dist182,5285

gpgpu-sim/power_stat.h,8669
#define POWER_STAT_HPOWER_STAT_H29,1663
typedef enum _stat_idx{_stat_idx36,1774
    CURRENT_STAT_IDX = 0,    // Current activity countCURRENT_STAT_IDX37,1798
    PREV_STAT_IDX,           // Previous sample activity countPREV_STAT_IDX38,1853
    NUM_STAT_IDX     // Total number of samplesNUM_STAT_IDX39,1916
}stat_idx;stat_idx40,1964
struct shader_core_power_stats_pod {shader_core_power_stats_pod43,1977
    float *m_pipeline_duty_cycle[NUM_STAT_IDX];m_pipeline_duty_cycle45,2096
    unsigned *m_num_decoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader corem_num_decoded_insn46,2144
    unsigned *m_num_FPdecoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader corem_num_FPdecoded_insn47,2248
    unsigned *m_num_INTdecoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader corem_num_INTdecoded_insn48,2354
    unsigned *m_num_storequeued_insn[NUM_STAT_IDX];m_num_storequeued_insn49,2461
    unsigned *m_num_loadqueued_insn[NUM_STAT_IDX];m_num_loadqueued_insn50,2513
    unsigned *m_num_ialu_acesses[NUM_STAT_IDX];m_num_ialu_acesses51,2564
    unsigned *m_num_fp_acesses[NUM_STAT_IDX];m_num_fp_acesses52,2612
    unsigned *m_num_tex_inst[NUM_STAT_IDX];m_num_tex_inst53,2658
    unsigned *m_num_imul_acesses[NUM_STAT_IDX];m_num_imul_acesses54,2702
    unsigned *m_num_imul32_acesses[NUM_STAT_IDX];m_num_imul32_acesses55,2750
    unsigned *m_num_imul24_acesses[NUM_STAT_IDX];m_num_imul24_acesses56,2800
    unsigned *m_num_fpmul_acesses[NUM_STAT_IDX];m_num_fpmul_acesses57,2850
    unsigned *m_num_idiv_acesses[NUM_STAT_IDX];m_num_idiv_acesses58,2899
    unsigned *m_num_fpdiv_acesses[NUM_STAT_IDX];m_num_fpdiv_acesses59,2947
    unsigned *m_num_sp_acesses[NUM_STAT_IDX];m_num_sp_acesses60,2996
    unsigned *m_num_sfu_acesses[NUM_STAT_IDX];m_num_sfu_acesses61,3042
    unsigned *m_num_trans_acesses[NUM_STAT_IDX];m_num_trans_acesses62,3089
    unsigned *m_num_mem_acesses[NUM_STAT_IDX];m_num_mem_acesses63,3138
    unsigned *m_num_sp_committed[NUM_STAT_IDX];m_num_sp_committed64,3185
    unsigned *m_num_sfu_committed[NUM_STAT_IDX];m_num_sfu_committed65,3233
    unsigned *m_num_mem_committed[NUM_STAT_IDX];m_num_mem_committed66,3282
    unsigned *m_active_sp_lanes[NUM_STAT_IDX];m_active_sp_lanes67,3331
    unsigned *m_active_sfu_lanes[NUM_STAT_IDX];m_active_sfu_lanes68,3378
    unsigned *m_read_regfile_acesses[NUM_STAT_IDX];m_read_regfile_acesses69,3426
    unsigned *m_write_regfile_acesses[NUM_STAT_IDX];m_write_regfile_acesses70,3478
    unsigned *m_non_rf_operands[NUM_STAT_IDX];m_non_rf_operands71,3531
class power_core_stat_t : public shader_core_power_stats_pod {power_core_stat_t74,3582
   shader_core_stats * m_core_stats;m_core_stats83,3882
   const shader_core_config *m_config;m_config84,3919
   float average_duty_cycle;average_duty_cycle85,3958
struct mem_power_stats_pod{mem_power_stats_pod90,3993
    class cache_stats core_cache_stats[NUM_STAT_IDX]; // Total core statscore_cache_stats92,4103
    class cache_stats l2_cache_stats[NUM_STAT_IDX]; // Total L2 partition statsl2_cache_stats93,4177
    unsigned *shmem_read_access[NUM_STAT_IDX];   // Shared memory accessshmem_read_access95,4258
    unsigned *n_cmd[NUM_STAT_IDX];n_cmd98,4360
    unsigned *n_activity[NUM_STAT_IDX];n_activity99,4395
    unsigned *n_nop[NUM_STAT_IDX];n_nop100,4435
    unsigned *n_act[NUM_STAT_IDX];n_act101,4470
    unsigned *n_pre[NUM_STAT_IDX];n_pre102,4505
    unsigned *n_rd[NUM_STAT_IDX];n_rd103,4540
    unsigned *n_wr[NUM_STAT_IDX];n_wr104,4574
    unsigned *n_req[NUM_STAT_IDX];n_req105,4608
    long *n_simt_to_mem[NUM_STAT_IDX];n_simt_to_mem108,4670
    long *n_mem_to_simt[NUM_STAT_IDX];n_mem_to_simt109,4709
class power_mem_stat_t : public mem_power_stats_pod{power_mem_stat_t114,4754
   memory_stats_t *m_mem_stats;m_mem_stats122,5113
   shader_core_stats * m_core_stats;m_core_stats123,5145
   const memory_config *m_config;m_config124,5182
   const shader_core_config *m_core_config;m_core_config125,5216
class power_stat_t {power_stat_t129,5265
   void save_stats(){save_stats134,5604
    unsigned get_total_inst(){get_total_inst141,5756
    unsigned get_total_int_inst(){get_total_int_inst148,6056
    unsigned get_total_fp_inst(){get_total_fp_inst155,6366
    unsigned get_total_load_inst(){get_total_load_inst162,6673
    unsigned get_total_store_inst(){get_total_store_inst169,6984
    unsigned get_sp_committed_inst(){get_sp_committed_inst176,7298
    unsigned get_sfu_committed_inst(){get_sfu_committed_inst183,7605
    unsigned get_mem_committed_inst(){get_mem_committed_inst190,7915
    unsigned get_committed_inst(){get_committed_inst197,8225
    unsigned get_regfile_reads(){get_regfile_reads206,8801
    unsigned get_regfile_writes(){get_regfile_writes213,9112
    float get_pipeline_duty(){get_pipeline_duty221,9427
    unsigned get_non_regfile_operands(){get_non_regfile_operands229,9731
    unsigned get_sp_accessess(){get_sp_accessess237,10040
    unsigned get_sfu_accessess(){get_sfu_accessess245,10339
    unsigned get_trans_accessess(){get_trans_accessess252,10640
    unsigned get_mem_accessess(){get_mem_accessess260,10948
    unsigned get_intdiv_accessess(){get_intdiv_accessess268,11250
    unsigned get_fpdiv_accessess(){get_fpdiv_accessess276,11557
    unsigned get_intmul32_accessess(){get_intmul32_accessess284,11865
    unsigned get_intmul24_accessess(){get_intmul24_accessess292,12178
    unsigned get_intmul_accessess(){get_intmul_accessess300,12491
    unsigned get_fpmul_accessess(){get_fpmul_accessess310,13074
    float get_sp_active_lanes(){get_sp_active_lanes318,13376
    float get_sfu_active_lanes(){get_sfu_active_lanes326,13731
    unsigned get_tot_fpu_accessess(){get_tot_fpu_accessess335,14091
    unsigned get_tot_sfu_accessess(){get_tot_sfu_accessess348,15022
    unsigned get_ialu_accessess(){get_ialu_accessess358,15625
    unsigned get_tex_inst(){get_tex_inst366,15930
    unsigned get_constant_c_accesses(){get_constant_c_accesses374,16221
    unsigned get_constant_c_misses(){get_constant_c_misses383,16874
    unsigned get_constant_c_hits(){get_constant_c_hits392,17506
    unsigned get_texture_c_accesses(){get_texture_c_accesses395,17616
    unsigned get_texture_c_misses(){get_texture_c_misses404,18270
    unsigned get_texture_c_hits(){get_texture_c_hits413,18903
    unsigned get_inst_c_accesses(){get_inst_c_accesses416,19012
    unsigned get_inst_c_misses(){get_inst_c_misses425,19660
    unsigned get_inst_c_hits(){get_inst_c_hits434,20287
    unsigned get_l1d_read_accesses(){get_l1d_read_accesses438,20386
    unsigned get_l1d_read_misses(){get_l1d_read_misses447,21051
    unsigned get_l1d_read_hits(){get_l1d_read_hits456,21695
    unsigned get_l1d_write_accesses(){get_l1d_write_accesses459,21799
    unsigned get_l1d_write_misses(){get_l1d_write_misses468,22465
    unsigned get_l1d_write_hits(){get_l1d_write_hits477,23110
    unsigned get_cache_misses(){get_cache_misses480,23217
    unsigned get_cache_read_misses(){get_cache_read_misses484,23366
    unsigned get_cache_write_misses(){get_cache_write_misses488,23496
    unsigned get_shmem_read_access(){get_shmem_read_access492,23581
    unsigned get_l2_read_accesses(){get_l2_read_accesses500,23880
    unsigned get_l2_read_misses(){get_l2_read_misses510,24581
    unsigned get_l2_read_hits(){get_l2_read_hits520,25261
    unsigned get_l2_write_accesses(){get_l2_write_accesses524,25363
    unsigned get_l2_write_misses(){get_l2_write_misses534,26038
    unsigned get_l2_write_hits(){get_l2_write_hits543,26691
    unsigned get_dram_cmd(){get_dram_cmd546,26795
    unsigned get_dram_activity(){get_dram_activity553,27050
    unsigned get_dram_nop(){get_dram_nop560,27320
    unsigned get_dram_act(){get_dram_act567,27575
    unsigned get_dram_pre(){get_dram_pre574,27830
    unsigned get_dram_rd(){get_dram_rd581,28085
    unsigned get_dram_wr(){get_dram_wr588,28337
    unsigned get_dram_req(){get_dram_req595,28589
    long get_icnt_simt_to_mem(){get_icnt_simt_to_mem603,28845
    long get_icnt_mem_to_simt(){get_icnt_mem_to_simt611,29121
   power_core_stat_t * pwr_core_stat;pwr_core_stat619,29397
   power_mem_stat_t * pwr_mem_stat;pwr_mem_stat620,29435
   float * m_average_pipeline_duty_cycle;m_average_pipeline_duty_cycle621,29471
   float * m_active_sms;m_active_sms622,29513
   const shader_core_config *m_config;m_config623,29538
   const struct memory_config *m_mem_config;m_mem_config624,29577

gpgpu-sim/addrdec.cc,1521
linear_to_raw_address_translation::linear_to_raw_address_translation()linear_to_raw_address_translation41,2043
void linear_to_raw_address_translation::addrdec_setoption(option_parser_t opp)addrdec_setoption54,2449
new_addr_type linear_to_raw_address_translation::partition_address( new_addr_type addr ) const partition_address67,3115
void linear_to_raw_address_translation::addrdec_tlx(new_addr_type addr, addrdec_t *tlx) constaddrdec_tlx82,3764
void linear_to_raw_address_translation::addrdec_parseoption(const char *option)addrdec_parseoption112,5647
void linear_to_raw_address_translation::init(unsigned int n_channel, unsigned int n_sub_partition_in_channel) init162,7268
bool operator==(const addrdec_t &x, const addrdec_t &y) operator ==332,13914
bool operator<(const addrdec_t &x, const addrdec_t &y) operator <337,14031
class hash_addrdec_thash_addrdec_t347,14324
   size_t operator()(const addrdec_t &x) const {operator ()350,14356
void linear_to_raw_address_translation::sweep_test() constsweep_test356,14570
void addrdec_t::print( FILE *fp ) constprint390,15825
static long int powli( long int x, long int y ) // compute x to the ypowli401,16094
static unsigned int LOGB2_32( unsigned int v ) LOGB2_32411,16261
static new_addr_type addrdec_packbits( new_addr_type mask, new_addr_type val, unsigned char high, unsigned char low) addrdec_packbits427,16722
static void addrdec_getmasklimit(new_addr_type mask, unsigned char *high, unsigned char *low) addrdec_getmasklimit440,17108

gpgpu-sim/l2cache_trace.h,245
#define MEMPART_PRINT_STR MEMPART_PRINT_STR34,1689
#define MEMPART_DTRACE(MEMPART_DTRACE35,1738
#define MEMPART_DPRINTF(MEMPART_DPRINTF39,1985
#define MEMPART_DTRACE(MEMPART_DTRACE51,2319
#define MEMPART_DPRINTF(MEMPART_DPRINTF52,2354

gpgpu-sim/shader_trace.h,428
#define __SHADER_TRACE_H____SHADER_TRACE_H__30,1694
#define SHADER_PRINT_STR SHADER_PRINT_STR37,1762
#define SCHED_PRINT_STR SCHED_PRINT_STR38,1814
#define SHADER_DTRACE(SHADER_DTRACE39,1873
#define SHADER_DPRINTF(SHADER_DPRINTF44,2124
#define SCHED_DPRINTF(SCHED_DPRINTF56,2493
#define SHADER_DTRACE(SHADER_DTRACE69,2830
#define SHADER_DPRINTF(SHADER_DPRINTF70,2864
#define SCHED_DPRINTF(SCHED_DPRINTF71,2911

gpgpu-sim/mem_latency_stat.h,3435
#define MEM_LATENCY_STAT_HMEM_LATENCY_STAT_H29,1630
class memory_stats_t {memory_stats_t35,1711
   unsigned m_n_shader;m_n_shader50,2274
   const struct shader_core_config *m_shader_config;m_shader_config52,2299
   const struct memory_config *m_memory_config;m_memory_config53,2352
   unsigned max_mrq_latency;max_mrq_latency55,2401
   unsigned max_dq_latency;max_dq_latency56,2430
   unsigned max_mf_latency;max_mf_latency57,2458
   unsigned max_icnt2mem_latency;max_icnt2mem_latency58,2486
   unsigned max_icnt2sh_latency;max_icnt2sh_latency59,2520
   unsigned mrq_lat_table[32];mrq_lat_table60,2553
   unsigned dq_lat_table[32];dq_lat_table61,2584
   unsigned mf_lat_table[32];mf_lat_table62,2614
   unsigned icnt2mem_lat_table[24];icnt2mem_lat_table63,2644
   unsigned icnt2sh_lat_table[24];icnt2sh_lat_table64,2680
   unsigned mf_lat_pw_table[32]; //table storing values of mf latency Per Windowmf_lat_pw_table65,2715
   unsigned mf_num_lat_pw;mf_num_lat_pw66,2796
   unsigned max_warps;max_warps67,2823
   unsigned mf_tot_lat_pw; //total latency summed up per window. divide by mf_num_lat_pw to obtain average latency Per Windowmf_tot_lat_pw68,2846
   unsigned long long int mf_total_lat;mf_total_lat69,2972
   unsigned long long int ** mf_total_lat_table; //mf latency sums[dram chip id][bank id]mf_total_lat_table70,3012
   unsigned ** mf_max_lat_table; //mf latency sums[dram chip id][bank id]mf_max_lat_table71,3102
   unsigned num_mfs;num_mfs72,3176
   unsigned int ***bankwrites; //bankwrites[shader id][dram chip id][bank id]bankwrites73,3197
   unsigned int ***bankreads; //bankreads[shader id][dram chip id][bank id]bankreads74,3275
   unsigned int **totalbankwrites; //bankwrites[dram chip id][bank id]totalbankwrites75,3351
   unsigned int **totalbankreads; //bankreads[dram chip id][bank id]totalbankreads76,3422
   unsigned int **totalbankaccesses; //bankaccesses[dram chip id][bank id]totalbankaccesses77,3491
   unsigned int *num_MCBs_accessed; //tracks how many memory controllers are accessed whenever any thread in a warp misses in cachenum_MCBs_accessed78,3566
   unsigned int *position_of_mrq_chosen; //position of mrq in m_queue chosen position_of_mrq_chosen79,3698
   unsigned ***mem_access_type_stats; // dram access type classificationmem_access_type_stats81,3780
   unsigned int *L2_cbtoL2length;L2_cbtoL2length85,3876
   unsigned int *L2_cbtoL2writelength;L2_cbtoL2writelength86,3910
   unsigned int *L2_L2tocblength;L2_L2tocblength87,3949
   unsigned int *L2_dramtoL2length;L2_dramtoL2length88,3983
   unsigned int *L2_dramtoL2writelength;L2_dramtoL2writelength89,4019
   unsigned int *L2_L2todramlength;L2_L2todramlength90,4060
   unsigned int **concurrent_row_access; //concurrent_row_access[dram chip id][bank id]concurrent_row_access93,4135
   unsigned int **num_activates; //num_activates[dram chip id][bank id]num_activates94,4223
   unsigned int **row_access; //row_access[dram chip id][bank id]row_access95,4295
   unsigned int **max_conc_access2samerow; //max_conc_access2samerow[dram chip id][bank id]max_conc_access2samerow96,4361
   unsigned int **max_servicetime2samerow; //max_servicetime2samerow[dram chip id][bank id]max_servicetime2samerow97,4453
   unsigned total_n_access;total_n_access100,4564
   unsigned total_n_reads;total_n_reads101,4592
   unsigned total_n_writes;total_n_writes102,4619

gpgpu-sim/histogram.cc,779
binned_histogram::binned_histogram (std::string name, int nbins, int* bins) binned_histogram32,1679
binned_histogram::binned_histogram (const binned_histogram& other)binned_histogram45,2013
void binned_histogram::reset_bins () {reset_bins54,2296
void binned_histogram::add2bin (int sample) {add2bin60,2407
void binned_histogram::fprint (FILE *fout) constfprint65,2527
binned_histogram::~binned_histogram () {~binned_histogram81,2972
pow2_histogram::pow2_histogram (std::string name, int nbins, int* bins) pow2_histogram86,3072
void pow2_histogram::add2bin (int sample) {add2bin89,3191
linear_histogram::linear_histogram (int stride, const char *name, int nbins, int* bins) linear_histogram109,3741
void linear_histogram::add2bin (int sample) {add2bin114,3895

gpgpu-sim/stack.h,149
#define _MY_STACK__MY_STACK_29,1646
   address_type *v;v34,1724
   int max_size;max_size35,1744
   int top;top36,1761
} Stack;Stack37,1773

gpgpu-sim/l2cache.cc,3492
mem_fetch * partition_mf_allocator::alloc(new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const alloc49,2001
memory_partition_unit::memory_partition_unit( unsigned partition_id, memory_partition_unit63,2517
memory_partition_unit::~memory_partition_unit() ~memory_partition_unit77,3267
memory_partition_unit::arbitration_metadata::arbitration_metadata(const struct memory_config *config) arbitration_metadata86,3499
bool memory_partition_unit::arbitration_metadata::has_credits(int inner_sub_partition_id) const has_credits105,4407
void memory_partition_unit::arbitration_metadata::borrow_credit(int inner_sub_partition_id) borrow_credit117,4782
void memory_partition_unit::arbitration_metadata::return_credit(int inner_sub_partition_id) return_credit130,5265
void memory_partition_unit::arbitration_metadata::print( FILE *fp ) const print141,5635
bool memory_partition_unit::busy() const busy151,6026
void memory_partition_unit::cache_cycle(unsigned cycle) cache_cycle162,6283
void memory_partition_unit::visualizer_print( gzFile visualizer_file ) const visualizer_print169,6484
bool memory_partition_unit::can_issue_to_dram(int inner_sub_partition_id) can_issue_to_dram178,6829
int memory_partition_unit::global_sub_partition_id_to_local_id(int global_sub_partition_id) constglobal_sub_partition_id_to_local_id190,7354
void memory_partition_unit::dram_cycle() dram_cycle195,7552
void memory_partition_unit::set_done( mem_fetch *mf )set_done252,10324
void memory_partition_unit::set_dram_power_stats(unsigned &n_cmd,set_dram_power_stats264,10854
void memory_partition_unit::print( FILE *fp ) constprint276,11489
memory_sub_partition::memory_sub_partition( unsigned sub_partition_id, memory_sub_partition295,12204
memory_sub_partition::~memory_sub_partition()~memory_sub_partition325,13425
void memory_sub_partition::cache_cycle( unsigned cycle )cache_cycle335,13636
bool memory_sub_partition::full() constfull430,17660
bool memory_sub_partition::L2_dram_queue_empty() constL2_dram_queue_empty435,17741
class mem_fetch* memory_sub_partition::L2_dram_queue_top() constL2_dram_queue_top440,17838
void memory_sub_partition::L2_dram_queue_pop() L2_dram_queue_pop445,17943
bool memory_sub_partition::dram_L2_queue_full() constdram_L2_queue_full450,18024
void memory_sub_partition::dram_L2_queue_push( class mem_fetch* mf )dram_L2_queue_push455,18119
void memory_sub_partition::print_cache_stat(unsigned &accesses, unsigned &misses) constprint_cache_stat460,18224
void memory_sub_partition::print( FILE *fp ) constprint467,18429
void memory_stats_t::visualizer_print( gzFile visualizer_file )visualizer_print483,18974
void gpgpu_sim::print_dram_stats(FILE *fout) constprint_dram_stats493,19452
unsigned memory_sub_partition::flushL2() flushL2530,20448
bool memory_sub_partition::busy() const busy538,20625
void memory_sub_partition::push( mem_fetch* req, unsigned long long cycle ) push543,20710
mem_fetch* memory_sub_partition::pop() pop561,21314
mem_fetch* memory_sub_partition::top() top574,21650
void memory_sub_partition::set_done( mem_fetch *mf )set_done586,21965
void memory_sub_partition::accumulate_L2cache_stats(class cache_stats &l2_stats) const {accumulate_L2cache_stats591,22056
void memory_sub_partition::get_L2cache_sub_stats(struct cache_sub_stats &css) const{get_L2cache_sub_stats597,22243
void memory_sub_partition::visualizer_print( gzFile visualizer_file )visualizer_print603,22421

gpgpu-sim/stat-tool.cc,8384
static unsigned long long  min_snap_shot_interval = 0;min_snap_shot_interval43,1924
static unsigned long long  next_snap_shot_cycle = 0;next_snap_shot_cycle44,1979
static std::list<snap_shot_trigger*> list_ss_trigger;list_ss_trigger45,2032
void add_snap_shot_trigger (snap_shot_trigger* ss_trigger)add_snap_shot_trigger47,2087
void remove_snap_shot_trigger (snap_shot_trigger* ss_trigger)remove_snap_shot_trigger57,2548
void try_snap_shot (unsigned long long  current_cycle)try_snap_shot62,2654
static unsigned long long  spill_interval = 0;spill_interval76,3246
static unsigned long long  next_spill_cycle = 0;next_spill_cycle77,3293
static std::list<spill_log_interface*> list_spill_log;list_spill_log78,3342
void add_spill_log (spill_log_interface* spill_log)add_spill_log80,3398
void remove_spill_log (spill_log_interface* spill_log)remove_spill_log85,3495
void set_spill_interval (unsigned long long  interval)set_spill_interval90,3592
void spill_log_to_file (FILE *fout, int final, unsigned long long  current_cycle)spill_log_to_file96,3720
static int n_thread_CFloggers = 0;n_thread_CFloggers115,4417
static thread_CFlocality** thread_CFlogger = NULL;thread_CFlogger116,4452
void create_thread_CFlogger( int n_loggers, int n_threads, address_type start_pc, unsigned long long  logging_interval) create_thread_CFlogger118,4504
void destroy_thread_CFlogger( ) destroy_thread_CFlogger137,5152
void cflog_update_thread_pc( int logger_id, int thread_id, address_type pc ) cflog_update_thread_pc150,5491
void cflog_snapshot( int logger_id, unsigned long long  cycle ) cflog_snapshot158,5760
void cflog_print(FILE *fout) cflog_print163,5879
void cflog_visualizer_print(FILE *fout) cflog_visualizer_print171,6091
void cflog_visualizer_gzprint(gzFile fout) cflog_visualizer_gzprint179,6319
int insn_warp_occ_logger::s_ids = 0;s_ids189,6632
static std::vector<insn_warp_occ_logger> iwo_logger;iwo_logger191,6670
void insn_warp_occ_create( int n_loggers, int simd_width )insn_warp_occ_create193,6724
void insn_warp_occ_log( int logger_id, address_type pc, int warp_occ)insn_warp_occ_log202,6968
void insn_warp_occ_print( FILE *fout )insn_warp_occ_print208,7117
int linear_histogram_logger::s_ids = 0;s_ids217,7335
static std::vector<linear_histogram_logger> s_warp_occ_logger;s_warp_occ_logger223,7612
void shader_warp_occ_create( int n_loggers, int simd_width, unsigned long long  logging_interval)shader_warp_occ_create225,7676
void shader_warp_occ_log( int logger_id, int warp_occ)shader_warp_occ_log237,8182
void shader_warp_occ_snapshot( int logger_id, unsigned long long  current_cycle)shader_warp_occ_snapshot242,8289
void shader_warp_occ_print( FILE *fout )shader_warp_occ_print247,8433
static int s_mem_acc_logger_n_dram = 0;s_mem_acc_logger_n_dram259,8798
static int s_mem_acc_logger_n_bank = 0;s_mem_acc_logger_n_bank260,8838
static std::vector<linear_histogram_logger> s_mem_acc_logger;s_mem_acc_logger261,8878
void shader_mem_acc_create( int n_loggers, int n_dram, int n_bank, unsigned long long  logging_interval)shader_mem_acc_create263,8941
void shader_mem_acc_log( int logger_id, int dram_id, int bank, char rw)shader_mem_acc_log278,9545
void shader_mem_acc_snapshot( int logger_id, unsigned long long  current_cycle)shader_mem_acc_snapshot290,9966
void shader_mem_acc_print( FILE *fout )shader_mem_acc_print295,10108
static bool s_mem_lat_logger_used = false;s_mem_lat_logger_used307,10471
static int s_mem_lat_logger_nbins = 48;     // up to 2^24 = 16Ms_mem_lat_logger_nbins308,10514
static std::vector<linear_histogram_logger> s_mem_lat_logger;s_mem_lat_logger309,10578
void shader_mem_lat_create( int n_loggers, unsigned long long  logging_interval)shader_mem_lat_create311,10641
void shader_mem_lat_log( int logger_id, int latency)shader_mem_lat_log325,11113
void shader_mem_lat_snapshot( int logger_id, unsigned long long  current_cycle)shader_mem_lat_snapshot350,11914
void shader_mem_lat_print( FILE *fout )shader_mem_lat_print355,12056
static int s_cache_access_logger_n_types = 0;s_cache_access_logger_n_types367,12415
static std::vector<linear_histogram_logger> s_cache_access_logger;s_cache_access_logger368,12461
enum cache_access_logger_types {cache_access_logger_types370,12529
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONNORMAL371,12562
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONTEXTURE371,12562
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONCONSTANT371,12562
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONINSTRUCTION371,12562
int get_shader_normal_cache_id() { return NORMAL; }get_shader_normal_cache_id374,12608
int get_shader_texture_cache_id() { return TEXTURE; }get_shader_texture_cache_id375,12660
int get_shader_constant_cache_id() { return CONSTANT; }get_shader_constant_cache_id376,12714
int get_shader_instruction_cache_id() { return INSTRUCTION; }get_shader_instruction_cache_id377,12770
void shader_cache_access_create( int n_loggers, int n_types, unsigned long long  logging_interval)shader_cache_access_create379,12833
void shader_cache_access_log( int logger_id, int type, int miss)shader_cache_access_log393,13431
void shader_cache_access_unlog( int logger_id, int type, int miss)shader_cache_access_unlog403,13768
void shader_cache_access_print( FILE *fout )shader_cache_access_print413,14109
static linear_histogram_logger *s_CTA_count_logger = NULL;s_CTA_count_logger425,14538
void shader_CTA_count_create( int n_shaders, unsigned long long  logging_interval)shader_CTA_count_create427,14598
void shader_CTA_count_log( int shader_id, int nCTAadded )shader_CTA_count_log440,15068
void shader_CTA_count_unlog( int shader_id, int nCTAdone )shader_CTA_count_unlog449,15266
void shader_CTA_count_print( FILE *fout )shader_CTA_count_print458,15466
void shader_CTA_count_visualizer_print( FILE *fout )shader_CTA_count_visualizer_print464,15592
void shader_CTA_count_visualizer_gzprint( gzFile fout )shader_CTA_count_visualizer_gzprint470,15740
thread_insn_span::thread_insn_span(unsigned long long  cycle)thread_insn_span480,16055
thread_insn_span::~thread_insn_span() { }~thread_insn_span490,16246
thread_insn_span::thread_insn_span(const thread_insn_span& other)thread_insn_span492,16292
thread_insn_span& thread_insn_span::operator=(const thread_insn_span& other)operator =498,16454
thread_insn_span& thread_insn_span::operator+=(const thread_insn_span& other)operator +=508,16712
void thread_insn_span::set_span( address_type pc ) set_span517,17007
void thread_insn_span::reset(unsigned long long  cycle) reset523,17125
void thread_insn_span::print_span(FILE *fout) constprint_span529,17241
void thread_insn_span::print_histo(FILE *fout) constprint_histo539,17529
void thread_insn_span::print_sparse_histo(FILE *fout) constprint_sparse_histo549,17818
void thread_insn_span::print_sparse_histo(gzFile fout) constprint_sparse_histo564,18282
thread_CFlocality::thread_CFlocality(std::string name, thread_CFlocality581,18832
thread_CFlocality::~thread_CFlocality() ~thread_CFlocality593,19461
void thread_CFlocality::update_thread_pc( int thread_id, address_type pc ) update_thread_pc597,19511
void thread_CFlocality::snap_shot(unsigned long long  current_cycle) snap_shot603,19655
void thread_CFlocality::spill(FILE *fout, bool final) spill612,19917
void thread_CFlocality::print_visualizer(FILE *fout)  print_visualizer627,20366
void thread_CFlocality::print_visualizer(gzFile fout)print_visualizer644,20876
void thread_CFlocality::print_span(FILE *fout) constprint_span662,21395
void thread_CFlocality::print_histo(FILE *fout) constprint_histo673,21737
linear_histogram_logger::linear_histogram_logger(int n_bins, linear_histogram_logger686,22164
linear_histogram_logger::linear_histogram_logger(const linear_histogram_logger& other) linear_histogram_logger702,22738
linear_histogram_logger::~linear_histogram_logger() ~linear_histogram_logger714,23140
void linear_histogram_logger::snap_shot(unsigned long long  current_cycle) {snap_shot720,23269
void linear_histogram_logger::spill(FILE *fout, bool final) spill729,23542
void linear_histogram_logger::print(FILE *fout) constprint745,24105
void linear_histogram_logger::print_visualizer(FILE *fout)print_visualizer758,24527
void linear_histogram_logger::print_visualizer(gzFile fout)print_visualizer774,24941

gpgpu-sim/delayqueue.h,1219
#define DELAYQUEUE_HDELAYQUEUE_H33,1702
struct fifo_data {fifo_data39,1794
   T *m_data;m_data40,1813
   fifo_data *m_next;m_next41,1827
class fifo_pipeline {fifo_pipeline45,1873
   fifo_pipeline(const char* nm, unsigned int minlen, unsigned int maxlen ) fifo_pipeline47,1903
   ~fifo_pipeline() ~fifo_pipeline61,2232
   void push(T* data ) push70,2379
   T* pop() pop89,2846
   T* top() consttop118,3524
   void set_min_length(unsigned int new_min_len) set_min_length127,3650
   bool full() const { return (m_max_len && m_length >= m_max_len); }full163,4824
   bool empty() const { return m_head == NULL; }empty164,4894
   unsigned get_n_element() const { return m_n_element; }get_n_element165,4943
   unsigned get_length() const { return m_length; }get_length166,5001
   unsigned get_max_len() const { return m_max_len; }get_max_len167,5053
   void print() constprint169,5108
   const char* m_name;m_name181,5341
   unsigned int m_min_len;m_min_len183,5365
   unsigned int m_max_len;m_max_len184,5392
   unsigned int m_length;m_length185,5419
   unsigned int m_n_element;m_n_element186,5445
   fifo_data<T> *m_head;m_head188,5475
   fifo_data<T> *m_tail;m_tail189,5500

gpgpu-sim/shader.h,42254
#define SHADER_HSHADER_H30,1670
#define NO_OP_FLAG NO_OP_FLAG59,2165
#define READ_PACKET_SIZE READ_PACKET_SIZE66,2451
#define WRITE_PACKET_SIZE WRITE_PACKET_SIZE69,2535
#define WRITE_MASK_SIZE WRITE_MASK_SIZE71,2564
class thread_ctx_t {thread_ctx_t74,2592
   unsigned m_cta_id; // hardware CTA this thread belongsm_cta_id76,2621
   unsigned n_insn;n_insn79,2733
   unsigned n_insn_ac;n_insn_ac80,2753
   unsigned n_l1_mis_ac;n_l1_mis_ac81,2776
   unsigned n_l1_mrghit_ac;n_l1_mrghit_ac82,2801
   unsigned n_l1_access_ac; n_l1_access_ac83,2829
   bool m_active; m_active85,2859
class shd_warp_t {shd_warp_t88,2882
    shd_warp_t( class shader_core_ctx *shader, unsigned warp_size) shd_warp_t90,2909
    void reset()reset97,3120
    void init( address_type start_pc,init112,3518
    bool done_exit() const { return m_done_exit; }done_exit133,4199
    void set_done_exit() { m_done_exit=true; }set_done_exit134,4250
    unsigned get_n_completed() const { return n_completed; }get_n_completed139,4379
    void set_completed( unsigned lane ) set_completed140,4440
    void set_last_fetch( unsigned long long sim_cycle ) { m_last_fetch=sim_cycle; }set_last_fetch147,4604
    unsigned get_n_atomic() const { return m_n_atomic; }get_n_atomic149,4689
    void inc_n_atomic() { m_n_atomic++; }inc_n_atomic150,4746
    void dec_n_atomic(unsigned n) { m_n_atomic-=n; }dec_n_atomic151,4788
    void set_membar() { m_membar=true; }set_membar153,4842
    void clear_membar() { m_membar=false; }clear_membar154,4883
    bool get_membar() const { return m_membar; }get_membar155,4927
    address_type get_pc() const { return m_next_pc; }get_pc156,4976
    void set_next_pc( address_type pc ) { m_next_pc = pc; }set_next_pc157,5030
    void store_info_of_last_inst_at_barrier(const warp_inst_t *pI){ m_inst_at_barrier = pI;}store_info_of_last_inst_at_barrier159,5091
    const warp_inst_t * restore_info_of_last_inst_at_barrier(){ return m_inst_at_barrier;}restore_info_of_last_inst_at_barrier160,5184
    void ibuffer_fill( unsigned slot, const warp_inst_t *pI )ibuffer_fill162,5276
    bool ibuffer_empty() constibuffer_empty169,5476
    void ibuffer_flush()ibuffer_flush176,5659
    const warp_inst_t *ibuffer_next_inst() { return m_ibuffer[m_next].m_inst; }ibuffer_next_inst185,5912
    bool ibuffer_next_valid() { return m_ibuffer[m_next].m_valid; }ibuffer_next_valid186,5992
    void ibuffer_free()ibuffer_free187,6060
    void ibuffer_step() { m_next = (m_next+1)%IBUFFER_SIZE; }ibuffer_step192,6180
    bool imiss_pending() const { return m_imiss_pending; }imiss_pending194,6243
    void set_imiss_pending() { m_imiss_pending=true; }set_imiss_pending195,6302
    void clear_imiss_pending() { m_imiss_pending=false; }clear_imiss_pending196,6357
    bool stores_done() const { return m_stores_outstanding == 0; }stores_done198,6416
    void inc_store_req() { m_stores_outstanding++; }inc_store_req199,6483
    void dec_store_req() dec_store_req200,6536
    unsigned num_inst_in_buffer() constnum_inst_in_buffer206,6651
    unsigned num_inst_in_pipeline() const { return m_inst_in_pipeline;}num_inst_in_pipeline215,6863
    unsigned num_issued_inst_in_pipeline() const {return (num_inst_in_pipeline()-num_inst_in_buffer());}num_issued_inst_in_pipeline216,6935
    bool inst_in_pipeline() const { return m_inst_in_pipeline > 0; }inst_in_pipeline217,7040
    void inc_inst_in_pipeline() { m_inst_in_pipeline++; }inc_inst_in_pipeline218,7109
    void dec_inst_in_pipeline() dec_inst_in_pipeline219,7167
    unsigned get_cta_id() const { return m_cta_id; }get_cta_id225,7285
    unsigned get_dynamic_warp_id() const { return m_dynamic_warp_id; }get_dynamic_warp_id227,7339
    unsigned get_warp_id() const { return m_warp_id; }get_warp_id228,7410
    static const unsigned IBUFFER_SIZE=2;IBUFFER_SIZE231,7475
    class shader_core_ctx *m_shader;m_shader232,7517
    unsigned m_cta_id;m_cta_id233,7554
    unsigned m_warp_id;m_warp_id234,7577
    unsigned m_warp_size;m_warp_size235,7601
    unsigned m_dynamic_warp_id;m_dynamic_warp_id236,7627
    address_type m_next_pc;m_next_pc238,7660
    unsigned n_completed;          // number of threads in warp completedn_completed239,7688
    std::bitset<MAX_WARP_SIZE> m_active_threads;m_active_threads240,7762
    bool m_imiss_pending;m_imiss_pending242,7812
    struct ibuffer_entry {ibuffer_entry244,7843
       ibuffer_entry() { m_valid = false; m_inst = NULL; }ibuffer_entry245,7870
       const warp_inst_t *m_inst;m_inst246,7929
       bool m_valid;m_valid247,7963
    const warp_inst_t *m_inst_at_barrier;m_inst_at_barrier250,7992
    ibuffer_entry m_ibuffer[IBUFFER_SIZE]; m_ibuffer251,8034
    unsigned m_next;m_next252,8078
    unsigned m_n_atomic;           // number of outstanding atomic operations m_n_atomic254,8135
    bool     m_membar;             // if true, warp is waiting at memory barrierm_membar255,8214
    bool m_done_exit; // true once thread exit has been registered for threads in this warpm_done_exit257,8296
    unsigned long long m_last_fetch;m_last_fetch259,8389
    unsigned m_stores_outstanding; // number of store requests sent but not yet acknowledgedm_stores_outstanding261,8427
    unsigned m_inst_in_pipeline;m_inst_in_pipeline262,8520
inline unsigned hw_tid_from_wid(unsigned wid, unsigned warp_size, unsigned i){return wid * warp_size + i;};hw_tid_from_wid267,8559
inline unsigned wid_from_hw_tid(unsigned tid, unsigned warp_size){return tid/warp_size;};wid_from_hw_tid268,8667
const unsigned WARP_PER_CTA_MAX = 48;WARP_PER_CTA_MAX270,8758
typedef std::bitset<WARP_PER_CTA_MAX> warp_set_t;warp_set_t271,8796
enum scheduler_prioritization_typescheduler_prioritization_type279,9009
    SCHEDULER_PRIORITIZATION_LRR = 0, // Loose Round RobinSCHEDULER_PRIORITIZATION_LRR281,9046
    SCHEDULER_PRIORITIZATION_SRR, // Strict Round RobinSCHEDULER_PRIORITIZATION_SRR282,9105
    SCHEDULER_PRIORITIZATION_GTO, // Greedy Then OldestSCHEDULER_PRIORITIZATION_GTO283,9161
    SCHEDULER_PRIORITIZATION_GTLRR, // Greedy Then Loose Round RobinSCHEDULER_PRIORITIZATION_GTLRR284,9217
    SCHEDULER_PRIORITIZATION_GTY, // Greedy Then YoungestSCHEDULER_PRIORITIZATION_GTY285,9286
    SCHEDULER_PRIORITIZATION_OLDEST, // Oldest FirstSCHEDULER_PRIORITIZATION_OLDEST286,9344
    SCHEDULER_PRIORITIZATION_YOUNGEST, // Youngest FirstSCHEDULER_PRIORITIZATION_YOUNGEST287,9397
enum concrete_schedulerconcrete_scheduler292,9606
    CONCRETE_SCHEDULER_LRR = 0,CONCRETE_SCHEDULER_LRR294,9632
    CONCRETE_SCHEDULER_GTO,CONCRETE_SCHEDULER_GTO295,9664
    CONCRETE_SCHEDULER_TWO_LEVEL_ACTIVE,CONCRETE_SCHEDULER_TWO_LEVEL_ACTIVE296,9692
    CONCRETE_SCHEDULER_WARP_LIMITING,CONCRETE_SCHEDULER_WARP_LIMITING297,9733
    NUM_CONCRETE_SCHEDULERSNUM_CONCRETE_SCHEDULERS298,9771
class scheduler_unit { //this can be copied freely, so can be used in std containers.scheduler_unit301,9803
    scheduler_unit(shader_core_stats* stats, shader_core_ctx* shader, scheduler_unit303,9897
    virtual ~scheduler_unit(){}~scheduler_unit313,10475
    virtual void add_supervised_warp_id(int i) {add_supervised_warp_id314,10507
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps317,10610
    enum OrderingType OrderingType335,11381
        ORDERING_GREEDY_THEN_PRIORITY_FUNC = 0,ORDERING_GREEDY_THEN_PRIORITY_FUNC339,11527
        ORDERED_PRIORITY_FUNC_ONLY,ORDERED_PRIORITY_FUNC_ONLY342,11689
        NUM_ORDERING,NUM_ORDERING343,11725
    std::vector< shd_warp_t* > m_next_cycle_prioritized_warps;m_next_cycle_prioritized_warps368,12851
    std::vector< shd_warp_t* > m_supervised_warps;m_supervised_warps373,13190
    std::vector< shd_warp_t* >::const_iterator m_last_supervised_issued;m_last_supervised_issued375,13316
    shader_core_stats *m_stats;m_stats376,13389
    shader_core_ctx* m_shader;m_shader377,13421
    Scoreboard* m_scoreboard; m_scoreboard379,13582
    simt_stack** m_simt_stack;m_simt_stack380,13613
    std::vector<shd_warp_t>* m_warp;m_warp382,13680
    register_set* m_sp_out;m_sp_out383,13717
    register_set* m_sfu_out;m_sfu_out384,13745
    register_set* m_mem_out;m_mem_out385,13774
    int m_id;m_id387,13804
class lrr_scheduler : public scheduler_unit {lrr_scheduler390,13822
	lrr_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,lrr_scheduler392,13876
	virtual ~lrr_scheduler () {}~lrr_scheduler400,14307
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps402,14367
class gto_scheduler : public scheduler_unit {gto_scheduler407,14488
	gto_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,gto_scheduler409,14542
	virtual ~gto_scheduler () {}~gto_scheduler417,14973
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps419,15033
class two_level_active_scheduler : public scheduler_unit {two_level_active_scheduler426,15158
	two_level_active_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,two_level_active_scheduler428,15225
	virtual ~two_level_active_scheduler () {}~two_level_active_scheduler450,16296
	void add_supervised_warp_id(int i) {add_supervised_warp_id452,16371
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps459,16624
	std::deque< shd_warp_t* > m_pending_warps;m_pending_warps469,16982
    scheduler_prioritization_type m_inner_level_prioritization;m_inner_level_prioritization470,17026
    scheduler_prioritization_type m_outer_level_prioritization;m_outer_level_prioritization471,17090
	unsigned m_max_active_warps;m_max_active_warps472,17154
class swl_scheduler : public scheduler_unit {swl_scheduler476,17222
	virtual ~swl_scheduler () {}~swl_scheduler486,17657
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps488,17717
    scheduler_prioritization_type m_prioritization;m_prioritization493,17848
    unsigned m_num_warps_to_limit;m_num_warps_to_limit494,17900
class opndcoll_rfu_t { // operand collector based register file unitopndcoll_rfu_t499,17941
   opndcoll_rfu_t()opndcoll_rfu_t502,18037
   typedef std::vector<register_set*> port_vector_t;port_vector_t509,18213
   typedef std::vector<unsigned int> uint_vector_t;uint_vector_t510,18266
   void step()step517,18553
   void dump( FILE *fp ) constdump526,18752
   shader_core_ctx *shader_core() { return m_shader; }shader_core537,19026
   void process_banks()process_banks541,19092
   class op_t {op_t554,19297
      op_t() { m_valid = false; }op_t557,19325
      op_t( collector_unit_t *cu, unsigned op, unsigned reg, unsigned num_banks, unsigned bank_warp_shift )op_t558,19359
      op_t( const warp_inst_t *warp, unsigned reg, unsigned num_banks, unsigned bank_warp_shift )op_t567,19684
      bool valid() const { return m_valid; }valid578,20013
      unsigned get_reg() constget_reg579,20058
      unsigned get_wid() constget_wid584,20161
      unsigned get_active_count() constget_active_count590,20335
      const active_mask_t & get_active_mask()get_active_mask596,20528
      unsigned get_sp_op() constget_sp_op602,20729
      unsigned get_oc_id() const { return m_cu->get_id(); }get_oc_id608,20899
      unsigned get_bank() const { return m_bank; }get_bank609,20959
      unsigned get_operand() const { return m_operand; }get_operand610,21010
      void dump(FILE *fp) const dump611,21067
      std::string get_reg_string() constget_reg_string618,21345
      void reset() { m_valid = false; }reset626,21533
      bool m_valid;m_valid628,21585
      collector_unit_t  *m_cu; m_cu629,21605
      const warp_inst_t *m_warp;m_warp630,21637
      unsigned  m_operand; // operand offset in instruction. e.g., add r1,r2,r3; r2 is oprd 0, r3 is 1 (r1 is dst)m_operand631,21670
      unsigned  m_register;m_register632,21785
      unsigned  m_bank;m_bank633,21813
   enum alloc_t {alloc_t636,21844
      NO_ALLOC,NO_ALLOC637,21862
      READ_ALLOC,READ_ALLOC638,21878
      WRITE_ALLOC,WRITE_ALLOC639,21896
   class allocation_t {allocation_t642,21922
      allocation_t() { m_allocation = NO_ALLOC; }allocation_t644,21957
      bool is_read() const { return m_allocation==READ_ALLOC; }is_read645,22007
      bool is_write() const {return m_allocation==WRITE_ALLOC; }is_write646,22071
      bool is_free() const {return m_allocation==NO_ALLOC; }is_free647,22136
      void dump(FILE *fp) const {dump648,22197
      void alloc_read( const op_t &op )  { assert(is_free()); m_allocation=READ_ALLOC; m_op=op; }alloc_read654,22505
      void alloc_write( const op_t &op ) { assert(is_free()); m_allocation=WRITE_ALLOC; m_op=op; }alloc_write655,22603
      void reset() { m_allocation = NO_ALLOC; }reset656,22702
      enum alloc_t m_allocation;m_allocation658,22762
      op_t m_op;m_op659,22795
   class arbiter_t {arbiter_t662,22819
      arbiter_t()arbiter_t665,22873
      void init( unsigned num_cu, unsigned num_banks ) init675,23092
      void dump(FILE *fp) constdump695,23839
      void add_read_requests( collector_unit_t *cu ) add_read_requests719,24563
      bool bank_idle( unsigned bank ) constbank_idle730,24920
      void allocate_bank_for_write( unsigned bank, const op_t &op )allocate_bank_for_write734,25031
      void allocate_for_read( unsigned bank, const op_t &op )allocate_for_read739,25203
      void reset_alloction()reset_alloction744,25368
      unsigned m_num_banks;m_num_banks751,25519
      unsigned m_num_collectors;m_num_collectors752,25547
      allocation_t *m_allocated_bank; // bank # -> register that winsm_allocated_bank754,25581
      std::list<op_t> *m_queue;m_queue755,25651
      unsigned *m_allocator_rr_head; // cu # -> next bank to check for request (rr-arb)m_allocator_rr_head757,25684
      unsigned  m_last_cu; // first cu to check while arb-ing banks (rr)m_last_cu758,25772
      int *_inmatch;_inmatch760,25846
      int *_outmatch;_outmatch761,25867
      int **_request;_request762,25889
   class input_port_t {input_port_t765,25918
       input_port_t(port_vector_t & input, port_vector_t & output, uint_vector_t cu_sets)input_port_t767,25953
       port_vector_t m_in,m_out;m_in774,26222
       port_vector_t m_in,m_out;m_out774,26222
       uint_vector_t m_cu_sets;m_cu_sets775,26255
   class collector_unit_t {collector_unit_t778,26294
      collector_unit_t()collector_unit_t781,26355
      const op_t *get_operands() const { return m_src_op; }get_operands794,26688
      unsigned get_warp_id() const { return m_warp_id; }get_warp_id797,26814
      unsigned get_active_count() const { return m_warp->active_count(); }get_active_count798,26871
      const active_mask_t & get_active_mask() const { return m_warp->get_active_mask(); }get_active_mask799,26946
      unsigned get_sp_op() const { return m_warp->sp_op; }get_sp_op800,27036
      unsigned get_id() const { return m_cuid; } // returns CU hw idget_id801,27095
      void collect_operand( unsigned op )collect_operand811,27452
      unsigned get_num_operands() const{get_num_operands815,27542
      unsigned get_num_regs() const{get_num_regs818,27633
      bool is_free(){return m_free;}is_free822,27739
      bool m_free;m_free825,27789
      unsigned m_cuid; // collector unit hw idm_cuid826,27808
      unsigned m_warp_id;m_warp_id827,27855
      warp_inst_t  *m_warp;m_warp828,27881
      register_set* m_output_register; // pipeline register to issue to when readym_output_register829,27909
      op_t *m_src_op;m_src_op830,27992
      std::bitset<MAX_REG_OPERANDS*2> m_not_ready;m_not_ready831,28014
      unsigned m_num_banks;m_num_banks832,28065
      unsigned m_bank_warp_shift;m_bank_warp_shift833,28093
      opndcoll_rfu_t *m_rfu;m_rfu834,28127
   class dispatch_unit_t {dispatch_unit_t838,28164
      dispatch_unit_t(std::vector<collector_unit_t>* cus) dispatch_unit_t840,28202
      collector_unit_t *find_ready()find_ready848,28398
      unsigned m_num_collectors;m_num_collectors861,28756
      std::vector<collector_unit_t>* m_collector_units;m_collector_units862,28789
      unsigned m_last_cu; // dispatch ready cu's rrm_last_cu863,28845
      unsigned m_next_cu;  // for initializationm_next_cu864,28897
   bool m_initialized;m_initialized868,28987
   unsigned m_num_collector_sets;m_num_collector_sets870,29011
   unsigned m_num_banks;m_num_banks872,29077
   unsigned m_bank_warp_shift;m_bank_warp_shift873,29102
   unsigned m_warp_size;m_warp_size874,29133
   std::vector<collector_unit_t *> m_cu;m_cu875,29158
   arbiter_t m_arbiter;m_arbiter876,29199
   std::vector<input_port_t> m_in_ports;m_in_ports884,29416
   typedef std::map<unsigned /* collector set */, std::vector<collector_unit_t> /*collector sets*/ > cu_sets_t;cu_sets_t885,29457
   cu_sets_t m_cus;m_cus886,29569
   std::vector<dispatch_unit_t> m_dispatch_units;m_dispatch_units887,29589
   shader_core_ctx                 *m_shader;m_shader892,29841
class barrier_set_t {barrier_set_t895,29891
   typedef std::map<unsigned, warp_set_t >  cta_to_warp_t;cta_to_warp_t905,30243
   typedef std::map<unsigned, warp_set_t >  bar_id_to_warp_t; /*set of warps reached a specific barrier id*/bar_id_to_warp_t906,30302
   unsigned m_max_cta_per_core;m_max_cta_per_core923,30715
   unsigned m_max_warps_per_core;m_max_warps_per_core924,30747
   unsigned m_max_barriers_per_cta;m_max_barriers_per_cta925,30781
   unsigned m_warp_size;m_warp_size926,30817
   cta_to_warp_t m_cta_to_warps;m_cta_to_warps927,30842
   bar_id_to_warp_t m_bar_id_to_warps;m_bar_id_to_warps928,30875
   warp_set_t m_warp_active;m_warp_active929,30914
   warp_set_t m_warp_at_barrier;m_warp_at_barrier930,30943
   shader_core_ctx *m_shader;m_shader931,30976
struct insn_latency_info {insn_latency_info935,31011
   unsigned pc;pc936,31038
   unsigned long latency;latency937,31054
struct ifetch_buffer_t {ifetch_buffer_t940,31084
    ifetch_buffer_t() { m_valid=false; }ifetch_buffer_t941,31109
    ifetch_buffer_t( address_type pc, unsigned nbytes, unsigned warp_id ) ifetch_buffer_t943,31151
    bool m_valid;m_valid951,31334
    address_type m_pc;m_pc952,31352
    unsigned m_nbytes;m_nbytes953,31375
    unsigned m_warp_id;m_warp_id954,31398
class simd_function_unit {simd_function_unit959,31453
    ~simd_function_unit() { delete m_dispatch_reg; }~simd_function_unit962,31548
    virtual void issue( register_set& source_reg ) { source_reg.move_out_to(m_dispatch_reg); occupied.set(m_dispatch_reg->latency);}issue965,31619
    virtual unsigned clock_multiplier() const { return 1; }clock_multiplier970,31849
    virtual bool can_issue( const warp_inst_t &inst ) const { return m_dispatch_reg->empty() && !occupied.test(inst.latency); }can_issue971,31909
    virtual void print( FILE *fp ) constprint973,32077
    std::string m_name;m_name979,32230
    const shader_core_config *m_config;m_config980,32254
    warp_inst_t *m_dispatch_reg;m_dispatch_reg981,32294
    static const unsigned MAX_ALU_LATENCY = 512;MAX_ALU_LATENCY982,32327
    std::bitset<MAX_ALU_LATENCY> occupied;occupied983,32376
class pipelined_simd_unit : public simd_function_unit {pipelined_simd_unit986,32423
    virtual unsigned get_active_lanes_in_pipeline()get_active_lanes_in_pipeline993,32715
    virtual bool stallable() const { return false; }stallable1013,33349
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1014,33402
    virtual void print(FILE *fp) constprint1018,33526
    unsigned m_pipeline_depth;m_pipeline_depth1029,33865
    warp_inst_t **m_pipeline_reg;m_pipeline_reg1030,33896
    register_set *m_result_port;m_result_port1031,33930
    class shader_core_ctx *m_core;m_core1032,33963
class sfu : public pipelined_simd_unitsfu1035,34002
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1039,34146
class sp_unit : public pipelined_simd_unitsp_unit1052,34500
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1056,34652
class ldst_unit: public pipelined_simd_unit {ldst_unit1076,35204
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1099,35917
    virtual bool stallable() const { return true; }stallable1111,36240
   const memory_config *m_memory_config;m_memory_config1159,38745
   class mem_fetch_interface *m_icnt;m_icnt1160,38786
   shader_core_mem_fetch_allocator *m_mf_allocator;m_mf_allocator1161,38824
   class shader_core_ctx *m_core;m_core1162,38876
   unsigned m_sid;m_sid1163,38910
   unsigned m_tpc;m_tpc1164,38929
   tex_cache *m_L1T; // texture cachem_L1T1166,38949
   read_only_cache *m_L1C; // constant cachem_L1C1167,38987
   l1_cache *m_L1D; // data cachem_L1D1168,39032
   std::map<unsigned/*warp_id*/, std::map<unsigned/*regnum*/,unsigned/*count*/> > m_pending_writes;m_pending_writes1169,39066
   std::list<mem_fetch*> m_response_fifo;m_response_fifo1170,39166
   opndcoll_rfu_t *m_operand_collector;m_operand_collector1171,39208
   Scoreboard *m_scoreboard;m_scoreboard1172,39248
   mem_fetch *m_next_global;m_next_global1174,39278
   warp_inst_t m_next_wb;m_next_wb1175,39307
   unsigned m_writeback_arb; // round-robin arbiter for writeback contention between L1T, L1C, sharedm_writeback_arb1176,39333
   unsigned m_num_writeback_clients;m_num_writeback_clients1177,39435
   enum mem_stage_stall_type m_mem_rc;m_mem_rc1179,39473
   shader_core_stats *m_stats; m_stats1181,39513
   unsigned long long m_last_inst_gpu_sim_cycle;m_last_inst_gpu_sim_cycle1184,39566
   unsigned long long m_last_inst_gpu_tot_sim_cycle;m_last_inst_gpu_tot_sim_cycle1185,39615
enum pipeline_stage_name_t {pipeline_stage_name_t1188,39672
    ID_OC_SP=0,ID_OC_SP1189,39701
    ID_OC_SFU,  ID_OC_SFU1190,39717
    ID_OC_MEM,  ID_OC_MEM1191,39734
    OC_EX_SP,OC_EX_SP1192,39751
    OC_EX_SFU,OC_EX_SFU1193,39765
    OC_EX_MEM,OC_EX_MEM1194,39780
    EX_WB,EX_WB1195,39795
    N_PIPELINE_STAGES N_PIPELINE_STAGES1196,39806
const char* const pipeline_stage_name_decode[] = {pipeline_stage_name_decode1199,39833
struct shader_core_config : public core_configshader_core_config1210,40030
    shader_core_config(){shader_core_config1212,40079
    void init()init1216,40144
    unsigned num_shader() const { return n_simt_clusters*n_simt_cores_per_cluster; }num_shader1258,41804
    unsigned sid_to_cluster( unsigned sid ) const { return sid / n_simt_cores_per_cluster; }sid_to_cluster1259,41889
    unsigned sid_to_cid( unsigned sid )     const { return sid % n_simt_cores_per_cluster; }sid_to_cid1260,41982
    unsigned cid_to_sid( unsigned cid, unsigned cluster_id ) const { return cluster_id*n_simt_cores_per_cluster + cid; }cid_to_sid1261,42075
    char *gpgpu_shader_core_pipeline_opt;gpgpu_shader_core_pipeline_opt1264,42205
    bool gpgpu_perfect_mem;gpgpu_perfect_mem1265,42247
    bool gpgpu_clock_gated_reg_file;gpgpu_clock_gated_reg_file1266,42275
    bool gpgpu_clock_gated_lanes;gpgpu_clock_gated_lanes1267,42312
    enum divergence_support_t model;model1268,42346
    unsigned n_thread_per_shader;n_thread_per_shader1269,42383
    unsigned n_regfile_gating_group;n_regfile_gating_group1270,42417
    unsigned max_warps_per_shader; max_warps_per_shader1271,42454
    unsigned max_cta_per_core; //Limit on number of concurrent CTAs in shader coremax_cta_per_core1272,42490
    unsigned max_barriers_per_cta;max_barriers_per_cta1273,42573
    char * gpgpu_scheduler_string;gpgpu_scheduler_string1274,42608
    char* pipeline_widths_string;pipeline_widths_string1276,42644
    int pipe_widths[N_PIPELINE_STAGES];pipe_widths1277,42678
    mutable cache_config m_L1I_config;m_L1I_config1279,42719
    mutable cache_config m_L1T_config;m_L1T_config1280,42758
    mutable cache_config m_L1C_config;m_L1C_config1281,42797
    mutable l1d_cache_config m_L1D_config;m_L1D_config1282,42836
    bool gmem_skip_L1D; // on = global memory access always skip the L1 cache gmem_skip_L1D1284,42880
    bool gpgpu_dwf_reg_bankconflict;gpgpu_dwf_reg_bankconflict1286,42964
    int gpgpu_num_sched_per_core;gpgpu_num_sched_per_core1288,43002
    int gpgpu_max_insn_issue_per_warp;gpgpu_max_insn_issue_per_warp1289,43036
    int gpgpu_operand_collector_num_units_sp;gpgpu_operand_collector_num_units_sp1292,43095
    int gpgpu_operand_collector_num_units_sfu;gpgpu_operand_collector_num_units_sfu1293,43141
    int gpgpu_operand_collector_num_units_mem;gpgpu_operand_collector_num_units_mem1294,43188
    int gpgpu_operand_collector_num_units_gen;gpgpu_operand_collector_num_units_gen1295,43235
    unsigned int gpgpu_operand_collector_num_in_ports_sp;gpgpu_operand_collector_num_in_ports_sp1297,43283
    unsigned int gpgpu_operand_collector_num_in_ports_sfu;gpgpu_operand_collector_num_in_ports_sfu1298,43341
    unsigned int gpgpu_operand_collector_num_in_ports_mem;gpgpu_operand_collector_num_in_ports_mem1299,43400
    unsigned int gpgpu_operand_collector_num_in_ports_gen;gpgpu_operand_collector_num_in_ports_gen1300,43459
    unsigned int gpgpu_operand_collector_num_out_ports_sp;gpgpu_operand_collector_num_out_ports_sp1302,43519
    unsigned int gpgpu_operand_collector_num_out_ports_sfu;gpgpu_operand_collector_num_out_ports_sfu1303,43578
    unsigned int gpgpu_operand_collector_num_out_ports_mem;gpgpu_operand_collector_num_out_ports_mem1304,43638
    unsigned int gpgpu_operand_collector_num_out_ports_gen;gpgpu_operand_collector_num_out_ports_gen1305,43698
    int gpgpu_num_sp_units;gpgpu_num_sp_units1307,43759
    int gpgpu_num_sfu_units;gpgpu_num_sfu_units1308,43787
    int gpgpu_num_mem_units;gpgpu_num_mem_units1309,43816
    unsigned gpgpu_shader_registers;gpgpu_shader_registers1312,43874
    int gpgpu_warpdistro_shader;gpgpu_warpdistro_shader1313,43911
    int gpgpu_warp_issue_shader;gpgpu_warp_issue_shader1314,43944
    unsigned gpgpu_num_reg_banks;gpgpu_num_reg_banks1315,43977
    bool gpgpu_reg_bank_use_warp_id;gpgpu_reg_bank_use_warp_id1316,44011
    bool gpgpu_local_mem_map;gpgpu_local_mem_map1317,44048
    unsigned max_sp_latency;max_sp_latency1319,44083
    unsigned max_sfu_latency;max_sfu_latency1320,44112
    unsigned n_simt_cores_per_cluster;n_simt_cores_per_cluster1322,44147
    unsigned n_simt_clusters;n_simt_clusters1323,44186
    unsigned n_simt_ejection_buffer_size;n_simt_ejection_buffer_size1324,44216
    unsigned ldst_unit_response_queue_size;ldst_unit_response_queue_size1325,44258
    int simt_core_sim_order; simt_core_sim_order1327,44303
    unsigned mem2device(unsigned memid) const { return memid + n_simt_clusters; }mem2device1329,44338
struct shader_core_stats_pod {shader_core_stats_pod1332,44424
	void* shader_core_stats_pod_start[0]; // DO NOT MOVE FROM THE TOP - spaceless pointer to the start of this structureshader_core_stats_pod_start1334,44456
	unsigned long long *shader_cycles;shader_cycles1335,44574
    unsigned *m_num_sim_insn; // number of scalar thread instructions committed by this shader corem_num_sim_insn1336,44610
    unsigned *m_num_sim_winsn; // number of warp instructions committed by this shader corem_num_sim_winsn1337,44710
	unsigned *m_last_num_sim_insn;m_last_num_sim_insn1338,44802
	unsigned *m_last_num_sim_winsn;m_last_num_sim_winsn1339,44834
    unsigned *m_num_decoded_insn; // number of instructions decoded by this shader corem_num_decoded_insn1340,44867
    float *m_pipeline_duty_cycle;m_pipeline_duty_cycle1341,44955
    unsigned *m_num_FPdecoded_insn;m_num_FPdecoded_insn1342,44989
    unsigned *m_num_INTdecoded_insn;m_num_INTdecoded_insn1343,45025
    unsigned *m_num_storequeued_insn;m_num_storequeued_insn1344,45062
    unsigned *m_num_loadqueued_insn;m_num_loadqueued_insn1345,45100
    unsigned *m_num_ialu_acesses;m_num_ialu_acesses1346,45137
    unsigned *m_num_fp_acesses;m_num_fp_acesses1347,45171
    unsigned *m_num_imul_acesses;m_num_imul_acesses1348,45203
    unsigned *m_num_tex_inst;m_num_tex_inst1349,45237
    unsigned *m_num_fpmul_acesses;m_num_fpmul_acesses1350,45267
    unsigned *m_num_idiv_acesses;m_num_idiv_acesses1351,45302
    unsigned *m_num_fpdiv_acesses;m_num_fpdiv_acesses1352,45336
    unsigned *m_num_sp_acesses;m_num_sp_acesses1353,45371
    unsigned *m_num_sfu_acesses;m_num_sfu_acesses1354,45403
    unsigned *m_num_trans_acesses;m_num_trans_acesses1355,45436
    unsigned *m_num_mem_acesses;m_num_mem_acesses1356,45471
    unsigned *m_num_sp_committed;m_num_sp_committed1357,45504
    unsigned *m_num_tlb_hits;m_num_tlb_hits1358,45538
    unsigned *m_num_tlb_accesses;m_num_tlb_accesses1359,45568
    unsigned *m_num_sfu_committed;m_num_sfu_committed1360,45602
    unsigned *m_num_mem_committed;m_num_mem_committed1361,45637
    unsigned *m_read_regfile_acesses;m_read_regfile_acesses1362,45672
    unsigned *m_write_regfile_acesses;m_write_regfile_acesses1363,45710
    unsigned *m_non_rf_operands;m_non_rf_operands1364,45749
    unsigned *m_num_imul24_acesses;m_num_imul24_acesses1365,45782
    unsigned *m_num_imul32_acesses;m_num_imul32_acesses1366,45818
    unsigned *m_active_sp_lanes;m_active_sp_lanes1367,45854
    unsigned *m_active_sfu_lanes;m_active_sfu_lanes1368,45887
    unsigned *m_active_fu_lanes;m_active_fu_lanes1369,45921
    unsigned *m_active_fu_mem_lanes;m_active_fu_mem_lanes1370,45954
    unsigned *m_n_diverge;    // number of divergence occurring in this shaderm_n_diverge1371,45991
    unsigned gpgpu_n_load_insn;gpgpu_n_load_insn1372,46070
    unsigned gpgpu_n_store_insn;gpgpu_n_store_insn1373,46102
    unsigned gpgpu_n_shmem_insn;gpgpu_n_shmem_insn1374,46135
    unsigned gpgpu_n_tex_insn;gpgpu_n_tex_insn1375,46168
    unsigned gpgpu_n_const_insn;gpgpu_n_const_insn1376,46199
    unsigned gpgpu_n_param_insn;gpgpu_n_param_insn1377,46232
    unsigned gpgpu_n_shmem_bkconflict;gpgpu_n_shmem_bkconflict1378,46265
    unsigned gpgpu_n_cache_bkconflict;gpgpu_n_cache_bkconflict1379,46304
    int      gpgpu_n_intrawarp_mshr_merge;gpgpu_n_intrawarp_mshr_merge1380,46343
    unsigned gpgpu_n_cmem_portconflict;gpgpu_n_cmem_portconflict1381,46386
    unsigned gpu_stall_shd_mem_breakdown[N_MEM_STAGE_ACCESS_TYPE][N_MEM_STAGE_STALL_TYPE];gpu_stall_shd_mem_breakdown1382,46426
    unsigned gpu_reg_bank_conflict_stalls;gpu_reg_bank_conflict_stalls1383,46517
    unsigned *shader_cycle_distro;shader_cycle_distro1384,46560
    unsigned *last_shader_cycle_distro;last_shader_cycle_distro1385,46595
    unsigned *num_warps_issuable;num_warps_issuable1386,46635
    unsigned gpgpu_n_stall_shd_mem;gpgpu_n_stall_shd_mem1387,46669
    int gpgpu_n_mem_read_local;gpgpu_n_mem_read_local1390,46741
    int gpgpu_n_mem_write_local;gpgpu_n_mem_write_local1391,46773
    int gpgpu_n_mem_texture;gpgpu_n_mem_texture1392,46806
    int gpgpu_n_mem_const;gpgpu_n_mem_const1393,46835
    int gpgpu_n_mem_read_global;gpgpu_n_mem_read_global1394,46862
    int gpgpu_n_mem_write_global;gpgpu_n_mem_write_global1395,46895
    int gpgpu_n_mem_read_inst;gpgpu_n_mem_read_inst1396,46929
    int gpgpu_n_mem_l2_writeback;gpgpu_n_mem_l2_writeback1398,46965
    int gpgpu_n_mem_l1_write_allocate; gpgpu_n_mem_l1_write_allocate1399,46999
    int gpgpu_n_mem_l2_write_allocate;gpgpu_n_mem_l2_write_allocate1400,47039
    unsigned made_write_mfs;made_write_mfs1402,47079
    unsigned made_read_mfs;made_read_mfs1403,47108
    unsigned *gpgpu_n_shmem_bank_access;gpgpu_n_shmem_bank_access1405,47137
    long *n_simt_to_mem; // Interconnect power statsn_simt_to_mem1406,47178
    long *n_mem_to_simt;n_mem_to_simt1407,47231
class shader_core_stats : public shader_core_stats_pod {shader_core_stats1410,47260
    shader_core_stats( const shader_core_config *config )shader_core_stats1412,47325
    ~shader_core_stats()~shader_core_stats1469,51564
    void new_grid()new_grid1480,51851
    const std::vector< std::vector<unsigned> >& get_dynamic_warp_issue() constget_dynamic_warp_issue1490,52086
    const std::vector< std::vector<unsigned> >& get_warp_slot_issue() constget_warp_slot_issue1495,52229
    const shader_core_config *m_config;m_config1501,52375
    traffic_breakdown *m_outgoing_traffic_stats; // core to memory partitionsm_outgoing_traffic_stats1503,52416
    traffic_breakdown *m_incoming_traffic_stats; // memory partition to core m_incoming_traffic_stats1504,52494
    std::vector< std::vector<unsigned> > m_shader_dynamic_warp_issue_distro;m_shader_dynamic_warp_issue_distro1507,52634
    std::vector<unsigned> m_last_shader_dynamic_warp_issue_distro;m_last_shader_dynamic_warp_issue_distro1508,52711
    std::vector< std::vector<unsigned> > m_shader_warp_slot_issue_distro;m_shader_warp_slot_issue_distro1509,52778
    std::vector<unsigned> m_last_shader_warp_slot_issue_distro;m_last_shader_warp_slot_issue_distro1510,52852
class shader_core_mem_fetch_allocator : public mem_fetch_allocator {shader_core_mem_fetch_allocator1521,53163
    shader_core_mem_fetch_allocator( unsigned core_id, unsigned cluster_id, const memory_config *config )shader_core_mem_fetch_allocator1523,53240
    mem_fetch *alloc( new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const alloc1529,53447
    mem_fetch *alloc( const warp_inst_t &inst, const mem_access_t &access ) constalloc1542,53857
    unsigned m_core_id;m_core_id1556,54421
    unsigned m_cluster_id;m_cluster_id1557,54445
    const memory_config *m_memory_config;m_memory_config1558,54472
class shader_core_ctx : public core_t {shader_core_ctx1561,54518
    void set_kernel( kernel_info_t *k ) set_kernel1581,55365
    unsigned get_not_completed() const { return m_not_completed; }get_not_completed1593,55750
    unsigned get_n_active_cta() const { return m_n_active_cta; }get_n_active_cta1594,55817
    unsigned isactive() const {if(m_n_active_cta>0) return 1; else return 0;}isactive1595,55882
    kernel_info_t *get_kernel() { return m_kernel; }get_kernel1596,55960
    unsigned get_sid() const {return m_sid;}get_sid1597,56013
    void inc_store_req( unsigned warp_id) { m_warp[warp_id].inc_store_req(); }inc_store_req1611,56514
    void dec_inst_in_pipeline( unsigned warp_id ) { m_warp[warp_id].dec_inst_in_pipeline(); } // also used in writeback()dec_inst_in_pipeline1612,56593
    const shader_core_config *get_config() const { return m_config; }get_config1620,57014
    void incload_stat() {m_stats->m_num_loadqueued_insn[m_sid]++;}incload_stat1635,57692
    void incstore_stat() {m_stats->m_num_storequeued_insn[m_sid]++;}incstore_stat1636,57759
    void incialu_stat(unsigned active_count,double latency) {incialu_stat1637,57828
    void inctex_stat(unsigned active_count,double latency){inctex_stat1645,58214
    void incimul_stat(unsigned active_count,double latency) {incimul_stat1648,58369
    void incimul24_stat(unsigned active_count,double latency) {incimul24_stat1656,58755
	 void incimul32_stat(unsigned active_count,double latency) {incimul32_stat1664,59152
	 void incidiv_stat(unsigned active_count,double latency) {incidiv_stat1673,59597
	 void incfpalu_stat(unsigned active_count,double latency) {incfpalu_stat1681,59973
	 void incfpmul_stat(unsigned active_count,double latency) {incfpmul_stat1689,60349
	 void incfpdiv_stat(unsigned active_count,double latency) {incfpdiv_stat1698,60786
	 void inctrans_stat(unsigned active_count,double latency) {inctrans_stat1706,61166
	 void incsfu_stat(unsigned active_count,double latency) {m_stats->m_num_sfu_acesses[m_sid]=m_stats->m_num_sfu_acesses[m_sid]+active_count*latency;}incsfu_stat1715,61546
	 void incsp_stat(unsigned active_count,double latency) {m_stats->m_num_sp_acesses[m_sid]=m_stats->m_num_sp_acesses[m_sid]+active_count*latency;}incsp_stat1716,61695
	 void incmem_stat(unsigned active_count,double latency) {incmem_stat1717,61841
	 void incregfile_reads(unsigned active_count) {m_stats->m_read_regfile_acesses[m_sid]=m_stats->m_read_regfile_acesses[m_sid]+active_count;}incregfile_reads1727,62257
	 void incregfile_writes(unsigned active_count){m_stats->m_write_regfile_acesses[m_sid]=m_stats->m_write_regfile_acesses[m_sid]+active_count;}incregfile_writes1728,62398
	 void incnon_rf_operands(unsigned active_count){m_stats->m_non_rf_operands[m_sid]=m_stats->m_non_rf_operands[m_sid]+active_count;}incnon_rf_operands1729,62541
	 void incspactivelanes_stat(unsigned active_count) {m_stats->m_active_sp_lanes[m_sid]=m_stats->m_active_sp_lanes[m_sid]+active_count;}incspactivelanes_stat1731,62674
	 void incsfuactivelanes_stat(unsigned active_count) {m_stats->m_active_sfu_lanes[m_sid]=m_stats->m_active_sfu_lanes[m_sid]+active_count;}incsfuactivelanes_stat1732,62810
	 void incfuactivelanes_stat(unsigned active_count) {m_stats->m_active_fu_lanes[m_sid]=m_stats->m_active_fu_lanes[m_sid]+active_count;}incfuactivelanes_stat1733,62949
	 void incfumemactivelanes_stat(unsigned active_count) {m_stats->m_active_fu_mem_lanes[m_sid]=m_stats->m_active_fu_mem_lanes[m_sid]+active_count;}incfumemactivelanes_stat1734,63085
	 void inc_simt_to_mem(unsigned n_flits){ m_stats->n_simt_to_mem[m_sid] += n_flits; }inc_simt_to_mem1736,63233
	 unsigned inactive_lanes_accesses_sfu(unsigned active_count,double latency){inactive_lanes_accesses_sfu1740,63397
	 unsigned inactive_lanes_accesses_nonsfu(unsigned active_count,double latency){inactive_lanes_accesses_nonsfu1743,63600
    unsigned long long m_last_inst_gpu_sim_cycle;m_last_inst_gpu_sim_cycle1775,64859
    unsigned long long m_last_inst_gpu_tot_sim_cycle;m_last_inst_gpu_tot_sim_cycle1776,64909
    unsigned m_sid; // shader idm_sid1779,64991
    unsigned m_tpc; // texture processor cluster id (aka, node id when using interconnect concentration)m_tpc1780,65024
    const shader_core_config *m_config;m_config1781,65129
    const memory_config *m_memory_config;m_memory_config1782,65169
    class simt_core_cluster *m_cluster;m_cluster1783,65211
    shader_core_stats *m_stats;m_stats1786,65271
    unsigned m_n_active_cta; // number of Cooperative Thread Arrays (blocks) currently running on this shader.m_n_active_cta1789,65355
    unsigned m_cta_status[MAX_CTA_PER_SHADER]; // CTAs status m_cta_status1790,65466
    unsigned m_not_completed; // number of threads to be completed (==0 when all thread on this core completed) m_not_completed1791,65529
    std::bitset<MAX_THREAD_PER_SM> m_active_threads;m_active_threads1792,65642
    thread_ctx_t             *m_threadState;m_threadState1795,65724
    mem_fetch_interface *m_icnt;m_icnt1798,65804
    shader_core_mem_fetch_allocator *m_mem_fetch_allocator;m_mem_fetch_allocator1799,65837
    read_only_cache *m_L1I; // instruction cachem_L1I1802,65915
    int  m_last_warp_fetched;m_last_warp_fetched1803,65964
    std::vector<shd_warp_t>   m_warp;   // per warp information arraym_warp1806,66018
    barrier_set_t             m_barriers;m_barriers1807,66088
    ifetch_buffer_t           m_inst_fetch_buffer;m_inst_fetch_buffer1808,66130
    std::vector<register_set> m_pipeline_reg;m_pipeline_reg1809,66181
    Scoreboard               *m_scoreboard;m_scoreboard1810,66227
    opndcoll_rfu_t            m_operand_collector;m_operand_collector1811,66271
    std::vector<scheduler_unit*>  schedulers;schedulers1814,66338
    unsigned m_num_function_units;m_num_function_units1817,66400
    std::vector<pipeline_stage_name_t> m_dispatch_port;m_dispatch_port1818,66435
    std::vector<pipeline_stage_name_t> m_issue_port;m_issue_port1819,66491
    std::vector<simd_function_unit*> m_fu; // stallable pipelines should be last in this arraym_fu1820,66544
    ldst_unit *m_ldst_unit;m_ldst_unit1821,66639
    static const unsigned MAX_ALU_LATENCY = 512;MAX_ALU_LATENCY1822,66667
    unsigned num_result_bus;num_result_bus1823,66716
    std::vector< std::bitset<MAX_ALU_LATENCY>* > m_result_bus;m_result_bus1824,66745
    unsigned kernel_max_cta_per_shader;kernel_max_cta_per_shader1827,66873
    unsigned kernel_padded_threads_per_cta;kernel_padded_threads_per_cta1828,66913
    unsigned m_dynamic_warp_id;m_dynamic_warp_id1833,67224
class simt_core_cluster {simt_core_cluster1836,67260
    bool response_queue_full() {response_queue_full1855,67894
    void push_response_fifo(class mem_fetch *mf) {push_response_fifo1858,68017
    gpgpu_sim *get_gpu() { return m_gpu; }get_gpu1868,68432
    unsigned m_cluster_id;m_cluster_id1882,69034
    gpgpu_sim *m_gpu;m_gpu1883,69061
    const shader_core_config *m_config;m_config1884,69083
    shader_core_stats *m_stats;m_stats1885,69123
    memory_stats_t *m_memory_stats;m_memory_stats1886,69155
    shader_core_ctx **m_core;m_core1887,69191
    unsigned m_cta_issue_next_core;m_cta_issue_next_core1889,69222
    std::list<unsigned> m_core_sim_order;m_core_sim_order1890,69258
    std::list<mem_fetch*> m_response_fifo;m_response_fifo1891,69300
class shader_memory_interface : public mem_fetch_interface {shader_memory_interface1894,69347
    shader_memory_interface( shader_core_ctx *core, simt_core_cluster *cluster ) { m_core=core; m_cluster=cluster; }shader_memory_interface1896,69416
    virtual bool full( unsigned size, bool write ) const full1897,69533
    virtual void push(mem_fetch *mf) push1901,69669
    shader_core_ctx *m_core;m_core1907,69842
    simt_core_cluster *m_cluster;m_cluster1908,69871
class perfect_memory_interface : public mem_fetch_interface {perfect_memory_interface1911,69909
    perfect_memory_interface( shader_core_ctx *core, simt_core_cluster *cluster ) { m_core=core; m_cluster=cluster; }perfect_memory_interface1913,69979
    virtual bool full( unsigned size, bool write) constfull1914,70097
    virtual void push(mem_fetch *mf)push1918,70214
    shader_core_ctx *m_core;m_core1926,70494
    simt_core_cluster *m_cluster;m_cluster1927,70523
inline int scheduler_unit::get_sid() const { return m_shader->get_sid(); }get_sid1931,70562

gpgpu-sim/icnt_wrapper.h,1049
#define ICNT_WRAPPER_HICNT_WRAPPER_H29,1657
typedef void (*icnt_create_p)(unsigned n_shader,  unsigned n_mem);icnt_create_p35,1746
typedef void (*icnt_init_p)( );icnt_init_p36,1813
typedef bool (*icnt_has_buffer_p)(unsigned input, unsigned int size);icnt_has_buffer_p37,1845
typedef void (*icnt_push_p)(unsigned input, unsigned output, void* data, unsigned int size);icnt_push_p38,1915
typedef void* (*icnt_pop_p)(unsigned output);icnt_pop_p39,2008
typedef void (*icnt_transfer_p)( );icnt_transfer_p40,2054
typedef bool (*icnt_busy_p)( );icnt_busy_p41,2090
typedef void (*icnt_drain_p)( );icnt_drain_p42,2122
typedef void (*icnt_display_stats_p)( );icnt_display_stats_p43,2155
typedef void (*icnt_display_overall_stats_p)( );icnt_display_overall_stats_p44,2196
typedef void (*icnt_display_state_p)(FILE* fp);icnt_display_state_p45,2245
typedef unsigned (*icnt_get_flit_size_p)();icnt_get_flit_size_p46,2293
enum network_mode {network_mode62,2874
   INTERSIM = 1,INTERSIM63,2894
   N_NETWORK_MODEN_NETWORK_MODE64,2911

gpgpu-sim/dram.cc,1131
int PRINT_CYCLE = 0;PRINT_CYCLE38,1844
dram_t::dram_t( unsigned int partition_id, const struct memory_config *config, memory_stats_t *stats,dram_t44,1957
bool dram_t::full() const full118,4099
unsigned dram_t::que_length() constque_length127,4391
bool dram_t::returnq_full() constreturnq_full138,4623
unsigned int dram_t::queue_limit() const queue_limit143,4689
dram_req_t::dram_req_t( class mem_fetch *mf )dram_req_t149,4795
void dram_t::push( class mem_fetch *data ) push168,5193
void dram_t::scheduler_fifo()scheduler_fifo189,5870
#define DEC2ZERO(DEC2ZERO202,6192
#define SWAP(SWAP203,6232
void dram_t::cycle()cycle205,6275
class mem_fetch* dram_t::return_queue_pop() return_queue_pop424,13606
class mem_fetch* dram_t::return_queue_top() return_queue_top429,13683
void dram_t::print( FILE* simFile) constprint434,13760
void dram_t::visualize() constvisualize459,14942
void dram_t::print_stat( FILE* simFile ) print_stat477,15551
void dram_t::visualizer_print( gzFile visualizer_file )visualizer_print492,16208
void dram_t::set_dram_power_stats(	unsigned &cmd,set_dram_power_stats537,18180

gpgpu-sim/shader.cc,14131
#define PRIORITIZE_MSHR_OVER_WB PRIORITIZE_MSHR_OVER_WB50,2184
#define MAX(MAX51,2218
#define MIN(MIN52,2255
std::list<unsigned> shader_core_ctx::get_regs_written( const inst_t &fvt ) constget_regs_written57,2377
shader_core_ctx::shader_core_ctx( class gpgpu_sim *gpu, shader_core_ctx68,2765
    #define STRSIZE STRSIZE117,4676
void shader_core_ctx::reinit(unsigned start_thread, unsigned end_thread, bool reset_not_completed ) reinit301,13779
void shader_core_ctx::init_warps( unsigned cta_id, unsigned start_thread, unsigned end_thread )init_warps317,14280
address_type shader_core_ctx::next_pc( int tid ) constnext_pc344,15438
void gpgpu_sim::get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc )get_pdom_stack_top_info354,15775
void shader_core_ctx::get_pdom_stack_top_info( unsigned tid, unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info360,16011
void shader_core_stats::print( FILE* fout ) constprint366,16221
void shader_core_stats::event_warp_issued( unsigned s_id, unsigned warp_id, unsigned num_issued, unsigned dynamic_warp_id ) {event_warp_issued456,22532
void shader_core_stats::visualizer_print( gzFile visualizer_file )visualizer_print470,23247
    #define DYNAMIC_WARP_PRINT_RESOLUTION DYNAMIC_WARP_PRINT_RESOLUTION511,25205
#define PROGRAM_MEM_START PROGRAM_MEM_START562,27644
void shader_core_ctx::decode()decode565,27883
void shader_core_ctx::fetch()fetch596,29144
void shader_core_ctx::func_exec_inst( warp_inst_t &inst )func_exec_inst672,32841
void shader_core_ctx::issue_warp( register_set& pipe_reg_set, const warp_inst_t* next_inst, const active_mask_t &active_mask, unsigned warp_id )issue_warp679,33017
void shader_core_ctx::issue(){issue703,34112
shd_warp_t& scheduler_unit::warp(int i){warp710,34262
void scheduler_unit::order_lrr( std::vector< T >& result_list,order_lrr735,35964
void scheduler_unit::order_by_priority( std::vector< T >& result_list,order_by_priority768,37593
void scheduler_unit::cycle()cycle802,39103
void scheduler_unit::do_on_warp_issued( unsigned warp_id,do_on_warp_issued919,45543
bool scheduler_unit::sort_warps_by_oldest_dynamic_id(shd_warp_t* lhs, shd_warp_t* rhs)sort_warps_by_oldest_dynamic_id930,46019
void lrr_scheduler::order_warps()order_warps945,46443
void gto_scheduler::order_warps()order_warps953,46649
two_level_active_scheduler::do_on_warp_issued( unsigned warp_id,do_on_warp_issued964,47023
void two_level_active_scheduler::order_warps()order_warps984,47890
swl_scheduler::swl_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,swl_scheduler1031,49850
void swl_scheduler::order_warps()order_warps1054,50945
void shader_core_ctx::read_operands()read_operands1069,51549
address_type coalesced_segment(address_type addr, unsigned segment_size_lg2bytes)coalesced_segment1073,51592
unsigned shader_core_ctx::translate_local_memaddr( address_type localaddr, unsigned tid, unsigned num_shader, unsigned datasize, new_addr_type* translated_addrs )translate_local_memaddr1079,51815
int shader_core_ctx::test_res_bus(int latency){test_res_bus1139,54910
void shader_core_ctx::execute()execute1146,55068
void ldst_unit::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) {print_cache_stats1175,56241
void ldst_unit::get_cache_stats(cache_stats &cs) {get_cache_stats1181,56413
void ldst_unit::get_L1D_sub_stats(struct cache_sub_stats &css) const{get_L1D_sub_stats1192,56654
void ldst_unit::get_L1C_sub_stats(struct cache_sub_stats &css) const{get_L1C_sub_stats1196,56775
void ldst_unit::get_L1T_sub_stats(struct cache_sub_stats &css) const{get_L1T_sub_stats1200,56896
void shader_core_ctx::warp_inst_complete(const warp_inst_t &inst)warp_inst_complete1205,57018
void shader_core_ctx::writeback()writeback1228,57850
bool ldst_unit::shared_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)shared_cycle1272,59862
ldst_unit::process_cache_access( cache_t* cache,process_cache_access1291,60326
mem_stage_stall_type ldst_unit::process_memory_access_queue( cache_t *cache, warp_inst_t &inst )process_memory_access_queue1328,61652
bool ldst_unit::constant_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)constant_cycle1344,62281
bool ldst_unit::texture_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)texture_cycle1361,63029
bool ldst_unit::memory_cycle( warp_inst_t &inst, mem_stage_stall_type &stall_reason, mem_stage_access_type &access_type )memory_cycle1375,63526
bool ldst_unit::response_buffer_full() constresponse_buffer_full1433,65660
void ldst_unit::fill( mem_fetch *mf )fill1438,65788
void ldst_unit::flush(){flush1444,65948
simd_function_unit::simd_function_unit( const shader_core_config *config )simd_function_unit1449,66013
sfu:: sfu(  register_set* result_port, const shader_core_config *config,shader_core_ctx *core  )sfu1456,66163
void sfu::issue( register_set& source_reg )issue1462,66362
void ldst_unit::active_lanes_in_pipeline(){active_lanes_in_pipeline1472,66654
void sp_unit::active_lanes_in_pipeline(){active_lanes_in_pipeline1477,66881
void sfu::active_lanes_in_pipeline(){active_lanes_in_pipeline1485,67199
sp_unit::sp_unit( register_set* result_port, const shader_core_config *config,shader_core_ctx *core)sp_unit1493,67514
void sp_unit :: issue(register_set& source_reg)issue1499,67716
pipelined_simd_unit::pipelined_simd_unit( register_set* result_port, const shader_core_config *config, unsigned max_latency,shader_core_ctx *core )pipelined_simd_unit1509,68010
void pipelined_simd_unit::cycle()cycle1520,68440
void pipelined_simd_unit::issue( register_set& source_reg )issue1537,68988
void ldst_unit::init( mem_fetch_interface *icnt,init1555,69485
    #define STRSIZE STRSIZE1575,70224
ldst_unit::ldst_unit( mem_fetch_interface *icnt,ldst_unit1592,70930
ldst_unit::ldst_unit( mem_fetch_interface *icnt,ldst_unit1626,72165
void ldst_unit:: issue( register_set &reg_set )issue1651,73006
void ldst_unit::writeback()writeback1676,73769
unsigned ldst_unit::clock_multiplier() constclock_multiplier1768,77532
void ldst_unit::cycle()cycle1795,78318
void shader_core_ctx::register_cta_thread_exit( unsigned cta_num )register_cta_thread_exit1914,82958
void gpgpu_sim::shader_print_runtime_stat( FILE *fout ) shader_print_runtime_stat1941,84047
void gpgpu_sim::shader_print_scheduler_stat( FILE* fout, bool print_dynamic_info ) constshader_print_scheduler_stat1965,84762
    #define STR_SIZE STR_SIZE1969,84997
void gpgpu_sim::shader_print_cache_stats( FILE *fout ) const{shader_print_cache_stats2004,86190
void gpgpu_sim::shader_print_l1_miss_stat( FILE *fout ) constshader_print_l1_miss_stat2088,90012
void warp_inst_t::print( FILE *fout ) constprint2152,92749
void shader_core_ctx::incexecstat(warp_inst_t *&inst)incexecstat2166,93143
void shader_core_ctx::print_stage(unsigned int stage, FILE *fout ) constprint_stage2216,94339
void shader_core_ctx::display_simt_state(FILE *fout, int mask ) constdisplay_simt_state2222,94495
void ldst_unit::print(FILE *fout) constprint2249,95469
void shader_core_ctx::display_pipeline(FILE *fout, int print_mem, int mask ) constdisplay_pipeline2296,97590
unsigned int shader_core_config::max_cta( const kernel_info_t &k ) constmax_cta2384,100657
void shader_core_ctx::cycle()cycle2442,102773
void shader_core_ctx::cache_flush()cache_flush2455,102982
std::list<opndcoll_rfu_t::op_t> opndcoll_rfu_t::arbiter_t::allocate_reads() allocate_reads2461,103061
barrier_set_t::barrier_set_t(shader_core_ctx *shader,unsigned max_warps_per_core, unsigned max_cta_per_core, unsigned max_barriers_per_cta, unsigned warp_size)barrier_set_t2542,105426
void barrier_set_t::allocate_barrier( unsigned cta_id, warp_set_t warps )allocate_barrier2567,106452
void barrier_set_t::deallocate_barrier( unsigned cta_id )deallocate_barrier2584,107064
void barrier_set_t::warp_reaches_barrier(unsigned cta_id,unsigned warp_id,warp_inst_t* inst)warp_reaches_barrier2606,107869
void barrier_set_t::warp_exit( unsigned warp_id )warp_exit2654,109516
bool barrier_set_t::warp_waiting_at_barrier( unsigned warp_id ) constwarp_waiting_at_barrier2679,110399
void barrier_set_t::dump()dump2684,110518
void shader_core_ctx::warp_exit( unsigned warp_id )warp_exit2707,111459
bool shader_core_ctx::check_if_non_released_reduction_barrier(warp_inst_t &inst)check_if_non_released_reduction_barrier2727,112039
bool shader_core_ctx::warp_waiting_at_barrier( unsigned warp_id ) constwarp_waiting_at_barrier2739,112666
bool shader_core_ctx::warp_waiting_at_mem_barrier( unsigned warp_id ) warp_waiting_at_mem_barrier2744,112798
void shader_core_ctx::set_max_cta( const kernel_info_t &kernel ) set_max_cta2755,113062
void shader_core_ctx::decrement_atomic_count( unsigned wid, unsigned n )decrement_atomic_count2765,113497
void shader_core_ctx::broadcast_barrier_reduction(unsigned cta_id,unsigned bar_id,warp_set_t warps)broadcast_barrier_reduction2771,113653
bool shader_core_ctx::fetch_unit_response_buffer_full() constfetch_unit_response_buffer_full2781,114015
void shader_core_ctx::accept_fetch_response( mem_fetch *mf )accept_fetch_response2786,114100
bool shader_core_ctx::ldst_unit_response_buffer_full() constldst_unit_response_buffer_full2792,114290
void shader_core_ctx::accept_ldst_unit_response(mem_fetch * mf) accept_ldst_unit_response2797,114404
void shader_core_ctx::store_ack( class mem_fetch *mf )store_ack2802,114500
void shader_core_ctx::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) {print_cache_stats2809,114733
void shader_core_ctx::get_cache_stats(cache_stats &cs){get_cache_stats2813,114903
void shader_core_ctx::get_L1I_sub_stats(struct cache_sub_stats &css) const{get_L1I_sub_stats2819,115116
void shader_core_ctx::get_L1D_sub_stats(struct cache_sub_stats &css) const{get_L1D_sub_stats2823,115243
void shader_core_ctx::get_L1C_sub_stats(struct cache_sub_stats &css) const{get_L1C_sub_stats2826,115362
void shader_core_ctx::get_L1T_sub_stats(struct cache_sub_stats &css) const{get_L1T_sub_stats2829,115481
void shader_core_ctx::get_icnt_power_stats(long &n_simt_to_mem, long &n_mem_to_simt) const{get_icnt_power_stats2833,115601
bool shd_warp_t::functional_done() constfunctional_done2838,115794
bool shd_warp_t::hardware_done() consthardware_done2843,115885
bool shd_warp_t::waiting() waiting2848,116000
void shd_warp_t::print( FILE *fout ) constprint2870,116830
void shd_warp_t::print_ibuffer( FILE *fout ) constprint_ibuffer2899,117924
void opndcoll_rfu_t::add_cu_set(unsigned set_id, unsigned num_cu, unsigned num_dispatch){add_cu_set2912,118335
void opndcoll_rfu_t::add_port(port_vector_t & input, port_vector_t & output, uint_vector_t cu_sets)add_port2925,118884
void opndcoll_rfu_t::init( unsigned num_banks, shader_core_ctx *shader )init2938,119387
int register_bank(int regnum, int wid, unsigned num_banks, unsigned bank_warp_shift)register_bank2956,120038
bool opndcoll_rfu_t::writeback( const warp_inst_t &inst )writeback2964,120221
void opndcoll_rfu_t::dispatch_ready_cu()dispatch_ready_cu2998,121483
void opndcoll_rfu_t::allocate_cu( unsigned port_num )allocate_cu3025,122494
void opndcoll_rfu_t::allocate_reads()allocate_reads3049,123449
bool opndcoll_rfu_t::collector_unit_t::ready() const ready3085,124837
void opndcoll_rfu_t::collector_unit_t::dump(FILE *fp, const shader_core_ctx *shader ) constdump3090,124976
void opndcoll_rfu_t::collector_unit_t::init( unsigned n, init3105,125398
bool opndcoll_rfu_t::collector_unit_t::allocate( register_set* pipeline_reg_set, register_set* output_reg_set ) allocate3119,125892
void opndcoll_rfu_t::collector_unit_t::dispatch()dispatch3143,126827
simt_core_cluster::simt_core_cluster( class gpgpu_sim *gpu, simt_core_cluster3154,127117
void simt_core_cluster::core_cycle()core_cycle3175,128101
void simt_core_cluster::reinit()reinit3186,128443
unsigned simt_core_cluster::max_cta( const kernel_info_t &kernel )max_cta3192,128616
unsigned simt_core_cluster::get_not_completed() constget_not_completed3197,128763
void simt_core_cluster::print_not_completed( FILE *fp ) constprint_not_completed3205,129005
unsigned simt_core_cluster::get_n_active_cta() constget_n_active_cta3214,129323
unsigned simt_core_cluster::get_n_active_sms() constget_n_active_sms3222,129527
unsigned simt_core_cluster::issue_block2core()issue_block2core3230,129722
void simt_core_cluster::cache_flush()cache_flush3253,130610
bool simt_core_cluster::icnt_injection_buffer_full(unsigned size, bool write)icnt_injection_buffer_full3259,130757
void simt_core_cluster::icnt_inject_request_packet(class mem_fetch *mf)icnt_inject_request_packet3267,130992
void simt_core_cluster::icnt_cycle()icnt_cycle3303,132775
void simt_core_cluster::get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info3342,134524
void simt_core_cluster::display_pipeline( unsigned sid, FILE *fout, int print_mem, int mask )display_pipeline3348,134742
void simt_core_cluster::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) const {print_cache_stats3361,135264
void simt_core_cluster::get_icnt_stats(long &n_simt_to_mem, long &n_mem_to_simt) const {get_icnt_stats3367,135523
void simt_core_cluster::get_cache_stats(cache_stats &cs) const{get_cache_stats3377,135852
void simt_core_cluster::get_L1I_sub_stats(struct cache_sub_stats &css) const{get_L1I_sub_stats3383,136039
void simt_core_cluster::get_L1D_sub_stats(struct cache_sub_stats &css) const{get_L1D_sub_stats3394,136419
void simt_core_cluster::get_L1C_sub_stats(struct cache_sub_stats &css) const{get_L1C_sub_stats3405,136799
void simt_core_cluster::get_L1T_sub_stats(struct cache_sub_stats &css) const{get_L1T_sub_stats3416,137179
void shader_core_ctx::checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)checkExecutionStatusAndUpdate3428,137560

gpgpu-sim/stack.cc,538
void push_stack(Stack *S, address_type val) {push_stack33,1673
address_type pop_stack(Stack *S) {pop_stack40,1794
address_type top_stack(Stack *S) {top_stack45,1872
Stack* new_stack(int size) {new_stack50,1963
void free_stack(Stack *S) {free_stack59,2158
int size_stack(Stack *S) {size_stack64,2216
int full_stack(Stack *S) {full_stack68,2264
int empty_stack(Stack *S) {empty_stack72,2327
int element_exist_stack(Stack *S, address_type value) {element_exist_stack76,2381
void reset_stack(Stack *S) {reset_stack86,2559

gpgpu-sim/addrdec.h,1143
#define ADDRDEC_HADDRDEC_H34,1730
struct addrdec_t {addrdec_t38,1790
   unsigned chip;chip41,1847
   unsigned bk;bk42,1865
   unsigned row;row43,1881
   unsigned col;col44,1898
   unsigned burst;burst45,1915
   unsigned sub_partition; sub_partition47,1935
class linear_to_raw_address_translation {linear_to_raw_address_translation50,1967
      CHIP  = 0,CHIP65,2469
      BK    = 1,BK66,2486
      ROW   = 2,ROW67,2503
      COL   = 3,COL68,2520
      BURST = 4,BURST69,2537
      N_ADDRDECN_ADDRDEC70,2554
   const char *addrdec_option;addrdec_option73,2577
   int gpgpu_mem_address_mask;gpgpu_mem_address_mask74,2608
   bool run_test; run_test75,2639
   int ADDR_CHIP_S;ADDR_CHIP_S77,2659
   unsigned char addrdec_mklow[N_ADDRDEC];addrdec_mklow78,2679
   unsigned char addrdec_mkhigh[N_ADDRDEC];addrdec_mkhigh79,2722
   new_addr_type addrdec_mask[N_ADDRDEC];addrdec_mask80,2766
   new_addr_type sub_partition_id_mask; sub_partition_id_mask81,2808
   unsigned int gap;gap83,2850
   int m_n_channel;m_n_channel84,2871
   int m_n_sub_partition_in_channel; m_n_sub_partition_in_channel85,2891

gpgpu-sim/gpu-cache.cc,6990
#define MAX_DEFAULT_CACHE_SIZE_MULTIBLIER MAX_DEFAULT_CACHE_SIZE_MULTIBLIER32,1691
const char * cache_request_status_str(enum cache_request_status status) cache_request_status_str35,1834
unsigned l1d_cache_config::set_index(new_addr_type addr) const{set_index50,2258
void l2_cache_config::init(linear_to_raw_address_translation *address_mapping){init99,4019
unsigned l2_cache_config::set_index(new_addr_type addr) const{set_index104,4198
tag_array::~tag_array() ~tag_array114,4549
tag_array::tag_array( cache_config &config,tag_array119,4601
void tag_array::update_cache_parameters(cache_config &config)update_cache_parameters129,4851
tag_array::tag_array( cache_config &config,tag_array134,4936
void tag_array::init( int core_id, int type_id )init144,5267
enum cache_request_status tag_array::probe( new_addr_type addr, unsigned &idx ) const {probe158,5599
enum cache_request_status tag_array::access( new_addr_type addr, unsigned time, unsigned &idx )access221,7937
enum cache_request_status tag_array::access( new_addr_type addr, unsigned time, unsigned &idx, bool &wb, cache_block_t &evicted ) access230,8193
void tag_array::fill( new_addr_type addr, unsigned time )fill264,9351
void tag_array::fill( unsigned index, unsigned time ) fill274,9730
void tag_array::flush() flush280,9871
float tag_array::windowed_miss_rate( ) constwindowed_miss_rate286,9998
void tag_array::new_window()new_window298,10363
void tag_array::print( FILE *stream, unsigned &total_access, unsigned &total_misses ) constprint305,10520
void tag_array::get_stats(unsigned &total_access, unsigned &total_misses, unsigned &total_hit_res, unsigned &total_res_fail) const{get_stats315,10906
bool was_write_sent( const std::list<cache_event> &events )was_write_sent324,11219
bool was_writeback_sent( const std::list<cache_event> &events )was_writeback_sent333,11464
bool was_read_sent( const std::list<cache_event> &events )was_read_sent342,11718
bool mshr_table::probe( new_addr_type block_addr ) const{probe353,12177
bool mshr_table::full( new_addr_type block_addr ) const{full359,12385
void mshr_table::add( new_addr_type block_addr, mem_fetch *mf ){add368,12668
void mshr_table::mark_ready( new_addr_type block_addr, bool &has_atomic ){mark_ready379,13085
mem_fetch *mshr_table::next_access(){next_access389,13480
void mshr_table::display( FILE *fp ) const{display403,13933
cache_stats::cache_stats(){cache_stats418,14641
void cache_stats::clear(){clear428,14946
void cache_stats::inc_stats(int access_type, int access_outcome){inc_stats440,15275
enum cache_request_status cache_stats::select_stats_status(enum cache_request_status probe, enum cache_request_status access) const {select_stats_status450,15603
unsigned &cache_stats::operator()(int access_type, int access_outcome){operator ()461,16040
unsigned cache_stats::operator()(int access_type, int access_outcome) const{operator ()472,16478
cache_stats cache_stats::operator+(const cache_stats &cs){operator +482,16779
cache_stats &cache_stats::operator+=(const cache_stats &cs){operator +=498,17508
void cache_stats::print_stats(FILE *fout, const char *cache_name) const{print_stats513,18097
void cache_sub_stats::print_port_stats(FILE *fout, const char *cache_name) constprint_port_stats534,19045
unsigned cache_stats::get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status) const{get_stats548,19603
void cache_stats::get_sub_stats(struct cache_sub_stats &css) const{get_sub_stats564,20458
bool cache_stats::check_valid(int type, int status) const{check_valid594,21474
void cache_stats::sample_cache_port_utility(bool data_port_busy, bool fill_port_busy) sample_cache_port_utility604,21761
baseline_cache::bandwidth_management::bandwidth_management(cache_config &config) bandwidth_management615,22050
void baseline_cache::bandwidth_management::use_data_port(mem_fetch *mf, enum cache_request_status outcome, const std::list<cache_event> &events)use_data_port623,22322
void baseline_cache::bandwidth_management::use_fill_port(mem_fetch *mf)use_fill_port650,23271
void baseline_cache::bandwidth_management::replenish_port_bandwidth()replenish_port_bandwidth658,23590
bool baseline_cache::bandwidth_management::data_port_free() constdata_port_free672,23982
bool baseline_cache::bandwidth_management::fill_port_free() constfill_port_free678,24139
void baseline_cache::cycle(){cycle684,24306
void baseline_cache::fill(mem_fetch *mf, unsigned time){fill699,24929
bool baseline_cache::waiting_for_fill( mem_fetch *mf ){waiting_for_fill721,25881
void baseline_cache::print(FILE *fp, unsigned &accesses, unsigned &misses) const{print726,26050
void baseline_cache::display_state( FILE *fp ) const{display_state731,26229
void baseline_cache::send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,send_read_request738,26421
void baseline_cache::send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,send_read_request747,26827
void data_cache::send_write_request(mem_fetch *mf, cache_event request, unsigned time, std::list<cache_event> &events){send_write_request779,28102
cache_request_status data_cache::wr_hit_wb(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_wb789,28436
cache_request_status data_cache::wr_hit_wt(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_wt799,28918
cache_request_status data_cache::wr_hit_we(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_we815,29601
enum cache_request_status data_cache::wr_hit_global_we_local_wb(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_global_we_local_wb830,30161
data_cache::wr_miss_wa( new_addr_type addr,wr_miss_wa843,30845
data_cache::wr_miss_no_wa( new_addr_type addr,wr_miss_no_wa905,33281
data_cache::rd_hit_base( new_addr_type addr,rd_hit_base926,34053
data_cache::rd_miss_base( new_addr_type addr,rd_miss_base950,34969
read_only_cache::access( new_addr_type addr,access986,36332
data_cache::process_tag_probe( bool wr,process_tag_probe1022,37780
data_cache::access( new_addr_type addr,access1067,39879
l1_cache::access( new_addr_type addr,access1091,40894
l2_cache::access( new_addr_type addr,access1103,41304
enum cache_request_status tex_cache::access( new_addr_type addr, mem_fetch *mf,access1116,41834
void tex_cache::cycle(){cycle1150,43420
void tex_cache::fill( mem_fetch *mf, unsigned time )fill1188,44939
void tex_cache::display_state( FILE *fp ) constdisplay_state1204,45441

trace.h,401
#define __TRACE_H____TRACE_H__32,1755
namespace Trace {Trace37,1865
#define TS_TUP_BEGIN(TS_TUP_BEGIN39,1884
#define TS_TUP(TS_TUP40,1917
#define TS_TUP_END(TS_TUP_END41,1937
#undef TS_TUP_BEGINTS_TUP_BEGIN43,1991
#undef TS_TUPTS_TUP44,2011
#undef TS_TUP_ENDTS_TUP_END45,2025
#define SIM_PRINT_STR SIM_PRINT_STR61,2336
#define DTRACE(DTRACE62,2388
#define DPRINTF(DPRINTF63,2467

intersim2/main.cpp,576
InterconnectInterface *g_icnt_interface;g_icnt_interface65,2146
TrafficManager * trafficManager = NULL;trafficManager68,2231
int GetSimTime() {GetSimTime84,2560
Stats * GetStats(const std::string & name) {GetStats89,2637
bool gPrintActivity;gPrintActivity100,2873
int gK;//radixgK102,2895
int gN;//dimensiongN103,2910
int gC;//concentrationgC104,2929
int gNodes;gNodes106,2953
bool gTrace;gTrace109,2993
ostream * gWatchOut;gWatchOut111,3007
bool Simulate( BookSimConfig const & config )Simulate117,3110
int main( int argc, char **argv )main176,4477

intersim2/buffer_state.hpp,3381
#define _BUFFER_STATE_HPP__BUFFER_STATE_HPP_29,1438
class BufferState : public Module {BufferState39,1595
  class BufferPolicy : public Module {BufferPolicy41,1634
    BufferState const * const _buffer_state;_buffer_state43,1686
    virtual void SetMinLatency(int min_latency) {}SetMinLatency47,1836
  class PrivateBufferPolicy : public BufferPolicy {PrivateBufferPolicy59,2295
    int _vc_buf_size;_vc_buf_size61,2360
  class SharedBufferPolicy : public BufferPolicy {SharedBufferPolicy71,2692
    int _buf_size;_buf_size73,2756
    vector<int> _private_buf_vc_map;_private_buf_vc_map74,2775
    vector<int> _private_buf_size;_private_buf_size75,2812
    vector<int> _private_buf_occupancy;_private_buf_occupancy76,2847
    int _shared_buf_size;_shared_buf_size77,2887
    int _shared_buf_occupancy;_shared_buf_occupancy78,2913
    vector<int> _reserved_slots;_reserved_slots79,2944
  class LimitedSharedBufferPolicy : public SharedBufferPolicy {LimitedSharedBufferPolicy91,3370
    int _vcs;_vcs93,3447
    int _active_vcs;_active_vcs94,3461
    int _max_held_slots;_max_held_slots95,3482
  class DynamicLimitedSharedBufferPolicy : public LimitedSharedBufferPolicy {DynamicLimitedSharedBufferPolicy107,3881
  class ShiftingDynamicLimitedSharedBufferPolicy : public DynamicLimitedSharedBufferPolicy {ShiftingDynamicLimitedSharedBufferPolicy116,4200
  class FeedbackSharedBufferPolicy : public SharedBufferPolicy {FeedbackSharedBufferPolicy125,4544
    int _vcs;_vcs130,4749
    vector<int> _occupancy_limit;_occupancy_limit131,4763
    vector<int> _round_trip_time;_round_trip_time132,4797
    vector<queue<int> > _flit_sent_time;_flit_sent_time133,4831
    int _min_latency;_min_latency134,4872
    int _total_mapped_size;_total_mapped_size135,4894
    int _aging_scale;_aging_scale136,4922
    int _offset;_offset137,4944
  class SimpleFeedbackSharedBufferPolicy : public FeedbackSharedBufferPolicy {SimpleFeedbackSharedBufferPolicy149,5376
    vector<int> _pending_credits;_pending_credits151,5468
  bool _wait_for_tail_credit;_wait_for_tail_credit159,5735
  int  _size;_size160,5765
  int  _occupancy;_occupancy161,5779
  vector<int> _vc_occupancy;_vc_occupancy162,5798
  int  _vcs;_vcs163,5827
  BufferPolicy * _buffer_policy;_buffer_policy165,5843
  vector<int> _in_use_by;_in_use_by167,5879
  vector<bool> _tail_sent;_tail_sent168,5905
  vector<int> _last_id;_last_id169,5932
  vector<int> _last_pid;_last_pid170,5956
  int _classes;_classes173,6003
  vector<queue<int> > _outstanding_classes;_outstanding_classes174,6019
  vector<int> _class_occupancy;_class_occupancy175,6063
  inline void SetMinLatency(int min_latency) {SetMinLatency185,6223
  inline bool IsFull() const {IsFull194,6463
  inline bool IsFullFor( int vc = 0 ) const {IsFullFor198,6565
  inline int AvailableFor( int vc = 0 ) const {AvailableFor201,6657
  inline int LimitFor( int vc = 0 ) const {LimitFor204,6754
  inline bool IsEmptyFor(int vc = 0) const {IsEmptyFor207,6843
  inline bool IsAvailableFor( int vc = 0 ) const {IsAvailableFor211,6967
  inline int UsedBy(int vc = 0) const {UsedBy215,7097
  inline int Occupancy() const {Occupancy220,7217
  inline int OccupancyFor( int vc = 0 ) const {OccupancyFor224,7278
  inline int OccupancyForClass(int c) const {OccupancyForClass230,7422

intersim2/flitchannel.hpp,712
#define FLITCHANNEL_HPPFLITCHANNEL_HPP38,1792
class FlitChannel : public Channel<Flit> {FlitChannel53,2162
  inline Router const * const GetSource() const {GetSource58,2338
  inline int const & GetSourcePort() const {GetSourcePort61,2418
  inline Router const * const GetSink() const {GetSink65,2553
  inline int const & GetSinkPort() const {GetSinkPort68,2629
  inline vector<int> const & GetActivity() const {GetActivity71,2704
  Router const * _routerSource;_routerSource89,3028
  int _routerSourcePort;_routerSourcePort90,3060
  Router const * _routerSink;_routerSink91,3085
  int _routerSinkPort;_routerSinkPort92,3115
  vector<int> _active;_active95,3176
  int _idle;_idle96,3199

intersim2/allocators/allocator.cpp,2283
Allocator::Allocator( Module *parent, const string& name,Allocator51,2022
void Allocator::Clear( )Clear59,2270
void Allocator::AddRequest( int in, int out, int label, int in_pri,AddRequest68,2409
int Allocator::OutputAssigned( int in ) constOutputAssigned77,2638
int Allocator::InputAssigned( int out ) constInputAssigned84,2758
void Allocator::PrintGrants( ostream * os ) constPrintGrants91,2883
DenseAllocator::DenseAllocator( Module *parent, const string& name,DenseAllocator114,3482
void DenseAllocator::Clear( )Clear128,3823
int DenseAllocator::ReadRequest( int in, int out ) constReadRequest138,4006
bool DenseAllocator::ReadRequest( sRequest &req, int in, int out ) constReadRequest146,4196
void DenseAllocator::AddRequest( int in, int out, int label, AddRequest156,4425
void DenseAllocator::RemoveRequest( int in, int out, int label )RemoveRequest167,4739
bool DenseAllocator::InputHasRequests( int in ) constInputHasRequests175,4938
bool DenseAllocator::OutputHasRequests( int out ) constOutputHasRequests185,5125
int DenseAllocator::NumInputRequests( int in ) constNumInputRequests195,5310
int DenseAllocator::NumOutputRequests( int out ) constNumOutputRequests206,5512
void DenseAllocator::PrintRequests( ostream * os ) constPrintRequests217,5712
SparseAllocator::SparseAllocator( Module *parent, const string& name,SparseAllocator258,6797
void SparseAllocator::Clear( )Clear267,7008
int SparseAllocator::ReadRequest( int in, int out ) constReadRequest285,7311
bool SparseAllocator::ReadRequest( sRequest &req, int in, int out ) constReadRequest296,7470
void SparseAllocator::AddRequest( int in, int out, int label, AddRequest314,7859
void SparseAllocator::RemoveRequest( int in, int out, int label )RemoveRequest345,8510
bool SparseAllocator::InputHasRequests( int in ) constInputHasRequests370,9131
bool SparseAllocator::OutputHasRequests( int out ) constOutputHasRequests375,9223
int SparseAllocator::NumInputRequests( int in ) constNumInputRequests380,9319
int SparseAllocator::NumOutputRequests( int out ) constNumOutputRequests385,9406
void SparseAllocator::PrintRequests( ostream * os ) constPrintRequests390,9497
Allocator *Allocator::NewAllocator( Module *parent, const string& name,NewAllocator426,10522

intersim2/allocators/separable_output_first.cpp,183
SeparableOutputFirstAllocator( Module* parent, const string& name, int inputs,SeparableOutputFirstAllocator44,1820
void SeparableOutputFirstAllocator::Allocate() {Allocate49,2017

intersim2/allocators/selalloc.hpp,247
#define _SELALLOC_HPP__SELALLOC_HPP_29,1430
class SelAlloc : public SparseAllocator {SelAlloc35,1499
  int _iter;_iter36,1541
  vector<int> _aptrs;_aptrs38,1555
  vector<int> _gptrs;_gptrs39,1577
  vector<int> _outmask;_outmask41,1600

intersim2/allocators/separable_input_first.cpp,180
SeparableInputFirstAllocator( Module* parent, const string& name, int inputs,SeparableInputFirstAllocator44,1815
void SeparableInputFirstAllocator::Allocate() {Allocate49,2010

intersim2/allocators/selalloc.cpp,258
SelAlloc::SelAlloc( Module *parent, const string& name,SelAlloc36,1530
void SelAlloc::Allocate( )Allocate47,1793
void SelAlloc::MaskOutput( int out, int mask )MaskOutput217,5546
void SelAlloc::PrintRequests( ostream * os ) constPrintRequests223,5670

intersim2/allocators/pim.cpp,123
PIM::PIM( Module *parent, const string& name,PIM36,1515
PIM::~PIM( )~PIM43,1678
void PIM::Allocate( )Allocate47,1696

intersim2/allocators/separable.hpp,231
#define _SEPARABLE_HPP__SEPARABLE_HPP_35,1642
class SeparableAllocator : public SparseAllocator {SeparableAllocator43,1728
  vector<Arbiter*> _input_arb ;_input_arb47,1795
  vector<Arbiter*> _output_arb ;_output_arb48,1827

intersim2/allocators/separable_input_first.hpp,174
#define _SEPARABLE_INPUT_FIRST_HPP__SEPARABLE_INPUT_FIRST_HPP_35,1677
class SeparableInputFirstAllocator : public SeparableAllocator {SeparableInputFirstAllocator41,1756

intersim2/allocators/loa.hpp,226
#define _LOA_HPP__LOA_HPP_29,1420
class LOA : public DenseAllocator {LOA35,1484
  vector<int> _counts;_counts36,1520
  vector<int> _req;_req37,1543
  vector<int> _rptr;_rptr39,1564
  vector<int> _gptr;_gptr40,1585

intersim2/allocators/allocator.hpp,825
#define _ALLOCATOR_HPP__ALLOCATOR_HPP_29,1432
class Allocator : public Module {Allocator39,1575
  const int _inputs;_inputs41,1620
  const int _outputs;_outputs42,1641
  bool _dirty;_dirty44,1664
  vector<int> _inmatch;_inmatch46,1680
  vector<int> _outmatch;_outmatch47,1704
  struct sRequest {sRequest51,1739
    int port;port52,1759
    int label;label53,1773
    int in_pri;in_pri54,1788
    int out_pri;out_pri55,1804
class DenseAllocator : public Allocator {DenseAllocator95,3034
  vector<vector<sRequest> > _request;_request97,3087
class SparseAllocator : public Allocator {SparseAllocator127,3922
  set<int> _in_occ;_in_occ129,3976
  set<int> _out_occ;_out_occ130,3996
  vector<map<int, sRequest> > _in_req;_in_req132,4020
  vector<map<int, sRequest> > _out_req;_out_req133,4059

intersim2/allocators/maxsize.cpp,256
MaxSizeMatch::MaxSizeMatch( Module *parent, const string& name,MaxSizeMatch71,2326
MaxSizeMatch::~MaxSizeMatch( )~MaxSizeMatch81,2574
void MaxSizeMatch::Allocate( )Allocate87,2643
bool MaxSizeMatch::_ShortestAugmenting( )_ShortestAugmenting99,2902

intersim2/allocators/islip.hpp,220
#define _ISLIP_HPP__ISLIP_HPP_29,1424
class iSLIP_Sparse : public SparseAllocator {iSLIP_Sparse35,1490
  int _iSLIP_iter;_iSLIP_iter36,1536
  vector<int> _gptrs;_gptrs38,1556
  vector<int> _aptrs;_aptrs39,1578

intersim2/allocators/separable_output_first.hpp,178
#define _SEPARABLE_OUTPUT_FIRST_HPP__SEPARABLE_OUTPUT_FIRST_HPP_35,1681
class SeparableOutputFirstAllocator : public SeparableAllocator {SeparableOutputFirstAllocator39,1745

intersim2/allocators/wavefront.cpp,197
Wavefront::Wavefront( Module *parent, const string& name,Wavefront37,1511
void Wavefront::AddRequest( int in, int out, int label, AddRequest45,1794
void Wavefront::Allocate( )Allocate55,2057

intersim2/allocators/loa.cpp,97
LOA::LOA( Module *parent, const string& name,LOA34,1494
void LOA::Allocate( )Allocate45,1726

intersim2/allocators/wavefront.hpp,371
#define _WAVEFRONT_HPP__WAVEFRONT_HPP_29,1432
class Wavefront : public DenseAllocator {Wavefront35,1499
  int _last_in;_last_in38,1551
  int _last_out;_last_out39,1567
  set<pair<int, int> > _priorities;_priorities40,1584
  bool _skip_diags;_skip_diags41,1620
  int _square;_square44,1652
  int _pri;_pri45,1667
  int _num_requests;_num_requests46,1679

intersim2/allocators/islip.cpp,133
iSLIP_Sparse::iSLIP_Sparse( Module *parent, const string& name,iSLIP_Sparse36,1521
void iSLIP_Sparse::Allocate( )Allocate45,1768

intersim2/allocators/pim.hpp,119
#define _PIM_HPP__PIM_HPP_29,1420
class PIM : public DenseAllocator {PIM35,1484
  int _PIM_iter;_PIM_iter36,1520

intersim2/allocators/separable.cpp,224
SeparableAllocator::SeparableAllocator( Module* parent, const string& name,SeparableAllocator40,1688
SeparableAllocator::~SeparableAllocator() {~SeparableAllocator64,2309
void SeparableAllocator::Clear() {Clear76,2497

intersim2/allocators/maxsize.hpp,352
#define _MAXSIZE_HPP__MAXSIZE_HPP_29,1428
class MaxSizeMatch : public DenseAllocator {MaxSizeMatch35,1496
  vector<int> _from;   // array to hold breadth-first tree_from36,1541
  int *_s;      // stack of leaf nodes in tree_s37,1600
  int *_ns;     // next stack_ns38,1647
  int _prio;    // priority pointer to ensure fairness_prio39,1677

intersim2/config_utils.hpp,618
#define _CONFIG_UTILS_HPP__CONFIG_UTILS_HPP_29,1438
class Configuration {Configuration40,1583
  static Configuration * theConfig;theConfig41,1605
  FILE * _config_file;_config_file42,1641
  string _config_string;_config_string43,1664
  map<string,string> _str_map;_str_map46,1701
  map<string,int>    _int_map;_int_map47,1732
  map<string,double> _float_map;_float_map48,1763
  inline const map<string, string> & GetStrMap() const {GetStrMap75,2644
  inline const map<string, int> & GetIntMap() const {GetIntMap78,2726
  inline const map<string, double> & GetFloatMap() const {GetFloatMap81,2805

intersim2/vc.cpp,780
const char * const VC::VCSTATE[] = {"idle",VCSTATE43,1679
VC::VC( const Configuration& config, int outputs, VC48,1782
VC::~VC()~VC73,2580
void VC::AddFlit( Flit *f )AddFlit80,2650
Flit *VC::RemoveFlit( )RemoveFlit110,3366
void VC::SetState( eVCState s )SetState127,3646
const OutputSet *VC::GetRouteSet( ) constGetRouteSet139,3909
void VC::SetRouteSet( OutputSet * output_set )SetRouteSet144,3977
void VC::SetOutput( int port, int vc )SetOutput151,4090
void VC::UpdatePriority()UpdatePriority157,4172
void VC::Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )Route188,4986
void VC::SetWatch( bool watch )SetWatch197,5196
bool VC::IsWatched( ) constIsWatched202,5253
void VC::Display( ostream & os ) constDisplay207,5305

intersim2/packet_reply_info.hpp,434
#define _PACKET_REPLY_INFO_HPP__PACKET_REPLY_INFO_HPP_29,1448
class PacketReplyInfo {PacketReplyInfo36,1554
  int source;source39,1587
  int time;time40,1601
  bool record;record41,1613
  Flit::FlitType type;type42,1628
  static stack<PacketReplyInfo*> _all;_all50,1736
  static stack<PacketReplyInfo*> _free;_free51,1775
  PacketReplyInfo() {}PacketReplyInfo53,1816
  ~PacketReplyInfo() {}~PacketReplyInfo54,1839

intersim2/routers/iq_router.cpp,2089
IQRouter::IQRouter( Configuration const & config, Module *parent, IQRouter50,1852
IQRouter::~IQRouter( )~IQRouter183,6416
void IQRouter::AddOutputChannel(FlitChannel * channel, CreditChannel * backchannel)AddOutputChannel211,7005
void IQRouter::ReadInputs( )ReadInputs219,7463
void IQRouter::_InternalStep( )_InternalStep226,7628
void IQRouter::WriteOutputs( )WriteOutputs285,8892
bool IQRouter::_ReceiveFlits( )_ReceiveFlits296,9143
bool IQRouter::_ReceiveCredits( )_ReceiveCredits320,9680
void IQRouter::_InputQueuing( )_InputQueuing339,10203
void IQRouter::_RouteEvaluate( )_RouteEvaluate461,13670
void IQRouter::_RouteUpdate( )_RouteUpdate499,14623
void IQRouter::_VCAllocEvaluate( )_VCAllocEvaluate553,16108
void IQRouter::_VCAllocUpdate( )_VCAllocUpdate840,24595
void IQRouter::_SWHoldEvaluate( )_SWHoldEvaluate931,27251
void IQRouter::_SWHoldUpdate( )_SWHoldUpdate1005,29668
bool IQRouter::_SWAllocAddReq(int input, int vc, int output)_SWAllocAddReq1224,36916
void IQRouter::_SWAllocEvaluate( )_SWAllocEvaluate1327,40383
void IQRouter::_SWAllocUpdate( )_SWAllocUpdate1836,57108
void IQRouter::_SwitchEvaluate( )_SwitchEvaluate2135,66222
void IQRouter::_SwitchUpdate( )_SwitchUpdate2165,67115
void IQRouter::_OutputQueuing( )_OutputQueuing2217,68887
void IQRouter::_SendFlits( )_SendFlits2239,69471
void IQRouter::_SendCredits( )_SendCredits2264,70102
void IQRouter::Display( ostream & os ) constDisplay2281,70568
int IQRouter::GetUsedCredit(int o) constGetUsedCredit2288,70706
int IQRouter::GetBufferOccupancy(int i) const {GetBufferOccupancy2295,70875
int IQRouter::GetUsedCreditForClass(int output, int cl) constGetUsedCreditForClass2301,71014
int IQRouter::GetBufferOccupancyForClass(int input, int cl) constGetBufferOccupancyForClass2308,71229
vector<int> IQRouter::UsedCredits() constUsedCredits2315,71400
vector<int> IQRouter::FreeCredits() constFreeCredits2326,71641
vector<int> IQRouter::MaxCredits() constMaxCredits2337,71882
void IQRouter::_UpdateNOQ(int input, int vc, Flit const * f) {_UpdateNOQ2348,72118

intersim2/routers/router.hpp,3263
#define _ROUTER_HPP__ROUTER_HPP_29,1426
typedef Channel<Credit> CreditChannel;CreditChannel41,1634
class Router : public TimedModule {Router43,1674
  static int const STALL_BUFFER_BUSY;STALL_BUFFER_BUSY47,1723
  static int const STALL_BUFFER_CONFLICT;STALL_BUFFER_CONFLICT48,1761
  static int const STALL_BUFFER_FULL;STALL_BUFFER_FULL49,1803
  static int const STALL_BUFFER_RESERVED;STALL_BUFFER_RESERVED50,1841
  static int const STALL_CROSSBAR_CONFLICT;STALL_CROSSBAR_CONFLICT51,1883
  int _id;_id53,1928
  int _inputs;_inputs55,1942
  int _outputs;_outputs56,1957
  int _classes;_classes58,1976
  int _input_speedup;_input_speedup60,1993
  int _output_speedup;_output_speedup61,2015
  double _internal_speedup;_internal_speedup63,2041
  double _partial_internal_cycles;_partial_internal_cycles64,2069
  int _crossbar_delay;_crossbar_delay66,2105
  int _credit_delay;_credit_delay67,2128
  vector<FlitChannel *>   _input_channels;_input_channels69,2152
  vector<CreditChannel *> _input_credits;_input_credits70,2195
  vector<FlitChannel *>   _output_channels;_output_channels71,2237
  vector<CreditChannel *> _output_credits;_output_credits72,2281
  vector<bool>            _channel_faults;_channel_faults73,2324
  vector<vector<int> > _received_flits;_received_flits76,2387
  vector<vector<int> > _stored_flits;_stored_flits77,2427
  vector<vector<int> > _sent_flits;_sent_flits78,2465
  vector<vector<int> > _outstanding_credits;_outstanding_credits79,2501
  vector<vector<int> > _active_packets;_active_packets80,2546
  vector<int> _buffer_busy_stalls;_buffer_busy_stalls84,2614
  vector<int> _buffer_conflict_stalls;_buffer_conflict_stalls85,2649
  vector<int> _buffer_full_stalls;_buffer_full_stalls86,2688
  vector<int> _buffer_reserved_stalls;_buffer_reserved_stalls87,2723
  vector<int> _crossbar_conflict_stalls;_crossbar_conflict_stalls88,2762
  inline FlitChannel * GetInputChannel( int input ) const {GetInputChannel105,3289
  inline FlitChannel * GetOutputChannel( int output ) const {GetOutputChannel109,3435
  inline int GetID( ) const {return _id;}GetID121,3779
  inline vector<int> const & GetReceivedFlits(int c) const {GetReceivedFlits133,4107
  inline vector<int> const & GetStoredFlits(int c) const {GetStoredFlits137,4243
  inline vector<int> const & GetSentFlits(int c) const {GetSentFlits141,4375
  inline vector<int> const & GetOutstandingCredits(int c) const {GetOutstandingCredits145,4503
  inline vector<int> const & GetActivePackets(int c) const {GetActivePackets150,4650
  inline void ResetFlowStats(int c) {ResetFlowStats155,4787
  inline int GetBufferBusyStalls(int c) const {GetBufferBusyStalls167,5152
  inline int GetBufferConflictStalls(int c) const {GetBufferConflictStalls171,5279
  inline int GetBufferFullStalls(int c) const {GetBufferFullStalls175,5414
  inline int GetBufferReservedStalls(int c) const {GetBufferReservedStalls179,5541
  inline int GetCrossbarConflictStalls(int c) const {GetCrossbarConflictStalls183,5676
  inline void ResetStallStats(int c) {ResetStallStats188,5816
  inline int NumInputs() const {return _inputs;}NumInputs198,6081
  inline int NumOutputs() const {return _outputs;}NumOutputs199,6130

intersim2/routers/chaos_router.cpp,1290
ChaosRouter::ChaosRouter( const Configuration& config,ChaosRouter38,1591
ChaosRouter::~ChaosRouter( )~ChaosRouter114,3582
void ChaosRouter::ReadInputs( )ReadInputs129,3798
void ChaosRouter::_InternalStep( )_InternalStep227,5769
void ChaosRouter::WriteOutputs( )WriteOutputs235,5891
bool ChaosRouter::_IsInjectionChan( int chan ) const_IsInjectionChan241,5966
bool ChaosRouter::_IsEjectionChan( int chan ) const_IsEjectionChan246,6058
bool ChaosRouter::_InputReady( int input ) const_InputReady251,6150
bool ChaosRouter::_OutputFull( int out ) const_OutputFull263,6354
bool ChaosRouter::_OutputAvail( int out ) const_OutputAvail268,6471
bool ChaosRouter::_MultiQueueFull( int mq ) const_MultiQueueFull275,6707
int ChaosRouter::_InputForOutput( int output ) const_InputForOutput280,6825
int ChaosRouter::_MultiQueueForOutput( int output ) const_MultiQueueForOutput300,7255
int ChaosRouter::_FindAvailMultiQueue( ) const_FindAvailMultiQueue358,8648
void ChaosRouter::_NextInterestingChannel( ) _NextInterestingChannel375,8931
void ChaosRouter::_OutputAdvance( )_OutputAdvance481,12011
void ChaosRouter::_SendFlits( )_SendFlits641,15794
void ChaosRouter::_SendCredits( )_SendCredits660,16260
void ChaosRouter::Display( ostream & os ) constDisplay671,16529

intersim2/routers/event_router.cpp,2466
EventRouter::EventRouter( const Configuration& config,EventRouter38,1580
EventRouter::~EventRouter( )~EventRouter138,4232
void EventRouter::ReadInputs( )ReadInputs161,4637
void EventRouter::_InternalStep( )_InternalStep167,4716
void EventRouter::WriteOutputs( )WriteOutputs215,5837
void EventRouter::_ReceiveFlits( )_ReceiveFlits221,5912
void EventRouter::_ReceiveCredits( )_ReceiveCredits234,6124
void EventRouter::_ProcessWaiting( int output, int out_vc )_ProcessWaiting247,6350
void EventRouter::_IncomingFlits( )_IncomingFlits309,8199
void EventRouter::_ArrivalRequests( int input ) _ArrivalRequests398,10333
void EventRouter::_SendTransport( int input, int output, tArrivalEvent *aevt )_SendTransport413,10662
void EventRouter::_ArrivalArb( int output )_ArrivalArb454,11781
void EventRouter::_TransportRequests( int output )_TransportRequests592,15598
void EventRouter::_TransportArb( int input ) _TransportArb602,15837
void EventRouter::_OutputQueuing( )_OutputQueuing699,18103
void EventRouter::_SendFlits( )_SendFlits721,18491
void EventRouter::_SendCredits( )_SendCredits732,18769
void EventRouter::Display( ostream & os ) constDisplay743,19044
EventNextVCState::EventNextVCState( const Configuration& config, EventNextVCState750,19185
EventNextVCState::eNextVCState EventNextVCState::GetState( int vc ) constGetState765,19584
int EventNextVCState::GetPresence( int vc ) constGetPresence771,19726
int EventNextVCState::GetCredits( int vc ) constGetCredits777,19847
int EventNextVCState::GetInput( int vc ) constGetInput783,19966
int EventNextVCState::GetInputVC( int vc ) constGetInputVC789,20081
bool EventNextVCState::IsWaiting( int vc ) constIsWaiting795,20200
void EventNextVCState::PushWaiting( int vc, tWaiting *w )PushWaiting801,20329
void EventNextVCState::IncrWaiting( int vc, int w_input, int w_vc )IncrWaiting813,20616
bool EventNextVCState::IsInputWaiting( int vc, int w_input, int w_vc ) constIsInputWaiting830,21043
EventNextVCState::tWaiting *EventNextVCState::PopWaiting( int vc )PopWaiting850,21465
void EventNextVCState::SetState( int vc, eNextVCState state )SetState862,21668
void EventNextVCState::SetCredits( int vc, int value )SetCredits868,21799
void EventNextVCState::SetPresence( int vc, int value )SetPresence874,21925
void EventNextVCState::SetInput( int vc, int input )SetInput880,22053
void EventNextVCState::SetInputVC( int vc, int in_vc )SetInputVC886,22175

intersim2/routers/chaos_router.hpp,2227
#define _CHAOS_ROUTER_HPP__CHAOS_ROUTER_HPP_29,1438
class ChaosRouter : public Router {ChaosRouter44,1710
  tRoutingFunction   _rf;_rf46,1747
  vector<OutputSet*> _input_route;_input_route48,1774
  vector<OutputSet*> _mq_route;_mq_route49,1809
  enum eQState {eQState51,1842
    empty,         //            input availempty52,1859
    filling,       //    >**H    ready to sendfilling53,1904
    full,          //  T****H    ready to sendfull54,1951
    leaving,       //    T***>   input availleaving55,1998
    cut_through,   //    >***>cut_through56,2043
    shared         // >**HT**>shared57,2074
  PipelineFIFO<Flit>   *_crossbar_pipe;_crossbar_pipe60,2111
  int _multi_queue_size;_multi_queue_size62,2152
  int _buffer_size;_buffer_size63,2177
  vector<queue<Flit *> > _input_frame;_input_frame65,2198
  vector<queue<Flit *> > _output_frame;_output_frame66,2237
  vector<queue<Flit *> > _multi_queue;_multi_queue67,2277
  vector<int> _next_queue_cnt;_next_queue_cnt69,2317
  vector<queue<Credit *> > _credit_queue;_credit_queue71,2349
  vector<eQState> _input_state;_input_state73,2392
  vector<eQState> _multi_state;_multi_state74,2424
  vector<int> _input_output_match;_input_output_match76,2457
  vector<int> _input_mq_match;_input_mq_match77,2492
  vector<int> _multi_match;_multi_match78,2523
  vector<int> _mq_age;_mq_age80,2552
  vector<bool> _output_matched;_output_matched82,2576
  vector<bool> _mq_matched;_mq_matched83,2608
  int _cur_channel;_cur_channel85,2637
  int _read_stall;_read_stall86,2657
  virtual int GetUsedCredit(int out) const {return 0;}GetUsedCredit117,3418
  virtual int GetBufferOccupancy(int i) const {return 0;}GetBufferOccupancy118,3473
  virtual int GetUsedCreditForClass(int output, int cl) const {return 0;}GetUsedCreditForClass121,3553
  virtual int GetBufferOccupancyForClass(int input, int cl) const {return 0;}GetBufferOccupancyForClass122,3627
  virtual vector<int> UsedCredits() const { return vector<int>(); }UsedCredits125,3713
  virtual vector<int> FreeCredits() const { return vector<int>(); }FreeCredits126,3781
  virtual vector<int> MaxCredits() const { return vector<int>(); }MaxCredits127,3849

intersim2/routers/event_router.hpp,3245
#define _EVENT_ROUTER_HPP__EVENT_ROUTER_HPP_29,1438
class EventNextVCState : public Module {EventNextVCState44,1703
  enum eNextVCState { idle, busy, tail_pending };eNextVCState46,1752
  enum eNextVCState { idle, busy, tail_pending };idle46,1752
  enum eNextVCState { idle, busy, tail_pending };busy46,1752
  enum eNextVCState { idle, busy, tail_pending };tail_pending46,1752
  struct tWaiting {tWaiting48,1803
    int  input;input49,1823
    int  vc;vc50,1839
    int  id;id51,1852
    int  pres;pres52,1865
    bool watch;watch53,1880
  int _buf_size;_buf_size57,1911
  int _vcs;_vcs58,1928
  vector<int> _credits;_credits60,1941
  vector<int> _presence;_presence61,1965
  vector<int> _input;_input62,1990
  vector<int> _inputVC;_inputVC63,2012
  vector<list<tWaiting *> > _waiting;_waiting65,2037
  vector<eNextVCState> _state;_state67,2077
class EventRouter : public Router {EventRouter94,2828
  int _vcs;_vcs95,2864
  int _vct;_vct97,2877
  vector<Buffer *> _buf;_buf99,2890
  vector<vector<bool> > _active;_active100,2915
  tRoutingFunction   _rf;_rf102,2949
  vector<EventNextVCState *> _output_state;_output_state104,2976
  PipelineFIFO<Flit>   *_crossbar_pipe;_crossbar_pipe106,3021
  PipelineFIFO<Credit> *_credit_pipe;_credit_pipe107,3061
  vector<queue<Flit *> > _input_buffer;_input_buffer109,3100
  vector<queue<Flit *> > _output_buffer;_output_buffer110,3140
  vector<queue<Credit *> > _in_cred_buffer;_in_cred_buffer112,3182
  vector<queue<Credit *> > _out_cred_buffer;_out_cred_buffer113,3226
  struct tArrivalEvent {tArrivalEvent115,3272
    int  input;input116,3297
    int  output;output117,3313
    int  src_vc;src_vc118,3330
    int  dst_vc;dst_vc119,3347
    bool head;head120,3364
    bool tail;tail121,3379
    int  id;    // debugid123,3399
    bool watch; // debugwatch124,3424
  PipelineFIFO<tArrivalEvent> *_arrival_pipe;_arrival_pipe127,3455
  vector<queue<tArrivalEvent *> > _arrival_queue;_arrival_queue128,3501
  vector<PriorityArbiter*> _arrival_arbiter;_arrival_arbiter129,3551
  struct tTransportEvent {tTransportEvent131,3597
    int  input;input132,3624
    int  src_vc;src_vc133,3640
    int  dst_vc;dst_vc134,3657
    int  id;    // debugid136,3675
    bool watch; // debugwatch137,3700
  vector<queue<tTransportEvent *> > _transport_queue;_transport_queue140,3731
  vector<PriorityArbiter*> _transport_arbiter;_transport_arbiter141,3785
  vector<bool> _transport_free;_transport_free143,3833
  vector<int> _transport_match;_transport_match144,3865
  virtual int GetUsedCredit(int o) const {return 0;}GetUsedCredit172,4583
  virtual int GetBufferOccupancy(int i) const {return 0;}GetBufferOccupancy173,4636
  virtual int GetUsedCreditForClass(int output, int cl) const {return 0;}GetUsedCreditForClass176,4716
  virtual int GetBufferOccupancyForClass(int input, int cl) const {return 0;}GetBufferOccupancyForClass177,4790
  virtual vector<int> UsedCredits() const { return vector<int>(); }UsedCredits180,4876
  virtual vector<int> FreeCredits() const { return vector<int>(); }FreeCredits181,4944
  virtual vector<int> MaxCredits() const { return vector<int>(); }MaxCredits182,5012

intersim2/routers/iq_router.hpp,2749
#define _IQ_ROUTER_HPP__IQ_ROUTER_HPP_29,1432
class IQRouter : public Router {IQRouter51,1739
  int _vcs;_vcs53,1773
  bool _vc_busy_when_full;_vc_busy_when_full55,1786
  bool _vc_prioritize_empty;_vc_prioritize_empty56,1813
  bool _vc_shuffle_requests;_vc_shuffle_requests57,1842
  bool _speculative;_speculative59,1872
  bool _spec_check_elig;_spec_check_elig60,1893
  bool _spec_check_cred;_spec_check_cred61,1918
  bool _spec_mask_by_reqs;_spec_mask_by_reqs62,1943
  bool _active;_active64,1973
  int _routing_delay;_routing_delay66,1990
  int _vc_alloc_delay;_vc_alloc_delay67,2012
  int _sw_alloc_delay;_sw_alloc_delay68,2035
  map<int, Flit *> _in_queue_flits;_in_queue_flits70,2061
  deque<pair<int, pair<Credit *, int> > > _proc_credits;_proc_credits72,2098
  deque<pair<int, pair<int, int> > > _route_vcs;_route_vcs74,2156
  deque<pair<int, pair<pair<int, int>, int> > > _vc_alloc_vcs;  _vc_alloc_vcs75,2205
  deque<pair<int, pair<pair<int, int>, int> > > _sw_hold_vcs;_sw_hold_vcs76,2270
  deque<pair<int, pair<pair<int, int>, int> > > _sw_alloc_vcs;_sw_alloc_vcs77,2332
  deque<pair<int, pair<Flit *, pair<int, int> > > > _crossbar_flits;_crossbar_flits79,2396
  map<int, Credit *> _out_queue_credits;_out_queue_credits81,2466
  vector<Buffer *> _buf;_buf83,2508
  vector<BufferState *> _next_buf;_next_buf84,2533
  Allocator *_vc_allocator;_vc_allocator86,2569
  Allocator *_sw_allocator;_sw_allocator87,2597
  Allocator *_spec_sw_allocator;_spec_sw_allocator88,2625
  vector<int> _vc_rr_offset;_vc_rr_offset90,2661
  vector<int> _sw_rr_offset;_sw_rr_offset91,2690
  tRoutingFunction   _rf;_rf93,2720
  int _output_buffer_size;_output_buffer_size95,2747
  vector<queue<Flit *> > _output_buffer;_output_buffer96,2774
  vector<queue<Credit *> > _credit_buffer;_credit_buffer98,2816
  bool _hold_switch_for_packet;_hold_switch_for_packet100,2860
  vector<int> _switch_hold_in;_switch_hold_in101,2892
  vector<int> _switch_hold_out;_switch_hold_out102,2923
  vector<int> _switch_hold_vc;_switch_hold_vc103,2955
  bool _noq;_noq105,2987
  vector<vector<int> > _noq_next_output_port;_noq_next_output_port106,3000
  vector<vector<int> > _noq_next_vc_start;_noq_next_vc_start107,3046
  vector<vector<int> > _noq_next_vc_end;_noq_next_vc_end108,3089
  vector<vector<queue<int> > > _outstanding_classes;_outstanding_classes111,3150
  SwitchMonitor * _switchMonitor ;_switchMonitor148,3910
  BufferMonitor * _bufferMonitor ;_bufferMonitor149,3945
  SwitchMonitor const * const GetSwitchMonitor() const {return _switchMonitor;}GetSwitchMonitor178,4721
  BufferMonitor const * const GetBufferMonitor() const {return _bufferMonitor;}GetBufferMonitor179,4801

intersim2/routers/router.cpp,900
int const Router::STALL_BUFFER_BUSY = -2;STALL_BUFFER_BUSY52,2171
int const Router::STALL_BUFFER_CONFLICT = -3;STALL_BUFFER_CONFLICT53,2213
int const Router::STALL_BUFFER_FULL = -4;STALL_BUFFER_FULL54,2259
int const Router::STALL_BUFFER_RESERVED = -5;STALL_BUFFER_RESERVED55,2301
int const Router::STALL_CROSSBAR_CONFLICT = -6;STALL_CROSSBAR_CONFLICT56,2347
Router::Router( const Configuration& config,Router58,2396
void Router::AddInputChannel( FlitChannel *channel, CreditChannel *backchannel )AddInputChannel90,3559
void Router::AddOutputChannel( FlitChannel *channel, CreditChannel *backchannel )AddOutputChannel97,3785
void Router::Evaluate( )Evaluate105,4055
void Router::OutChannelFault( int c, bool fault )OutChannelFault114,4242
bool Router::IsFaultyOutput( int c ) constIsFaultyOutput121,4395
Router *Router::NewRouter( const Configuration& config,NewRouter129,4563

intersim2/credit.cpp,315
stack<Credit *> Credit::_all;_all36,1494
stack<Credit *> Credit::_free;_free37,1524
Credit::Credit()Credit39,1556
void Credit::Reset()Reset44,1589
Credit * Credit::New() {New52,1674
void Credit::Free() {Free65,1859
void Credit::FreeAll() {FreeAll69,1904
int Credit::OutStanding(){OutStanding77,2001

intersim2/stats.cpp,604
Stats::Stats( Module *parent, const string &name,Stats45,1736
void Stats::Clear( )Clear52,1914
double Stats::Average( ) constAverage66,2160
double Stats::Variance( ) constVariance71,2241
double Stats::Min( ) constMin76,2409
double Stats::Max( ) constMax81,2456
double Stats::Sum( ) constSum86,2503
double Stats::SquaredSum( ) constSquaredSum91,2557
int Stats::NumSamples( ) constNumSamples96,2626
void Stats::AddSample( double val )AddSample101,2685
void Stats::Display( ostream & os ) constDisplay117,3070
ostream & operator<<(ostream & os, const Stats & s) {operator <<122,3140

intersim2/traffic.hpp,2357
#define _TRAFFIC_HPP__TRAFFIC_HPP_29,1428
class TrafficPattern {TrafficPattern37,1535
  int _nodes;_nodes39,1569
  virtual ~TrafficPattern() {}~TrafficPattern42,1620
class PermutationTrafficPattern : public TrafficPattern {PermutationTrafficPattern49,1834
class BitPermutationTrafficPattern : public PermutationTrafficPattern {BitPermutationTrafficPattern54,1947
class BitCompTrafficPattern : public BitPermutationTrafficPattern {BitCompTrafficPattern59,2077
class TransposeTrafficPattern : public BitPermutationTrafficPattern {TransposeTrafficPattern65,2225
  int _shift;_shift67,2306
class BitRevTrafficPattern : public BitPermutationTrafficPattern {BitRevTrafficPattern73,2402
class ShuffleTrafficPattern : public BitPermutationTrafficPattern {ShuffleTrafficPattern79,2548
class DigitPermutationTrafficPattern : public PermutationTrafficPattern {DigitPermutationTrafficPattern85,2696
  int _k;_k87,2781
  int _n;_n88,2791
  int _xr;_xr89,2801
class TornadoTrafficPattern : public DigitPermutationTrafficPattern {TornadoTrafficPattern93,2887
class NeighborTrafficPattern : public DigitPermutationTrafficPattern {NeighborTrafficPattern99,3063
class RandomPermutationTrafficPattern : public TrafficPattern {RandomPermutationTrafficPattern105,3241
  vector<int> _dest;_dest107,3314
class RandomTrafficPattern : public TrafficPattern {RandomTrafficPattern114,3470
class UniformRandomTrafficPattern : public RandomTrafficPattern {UniformRandomTrafficPattern119,3573
class UniformBackgroundTrafficPattern : public RandomTrafficPattern {UniformBackgroundTrafficPattern125,3725
  set<int> _excluded;_excluded127,3804
class DiagonalTrafficPattern : public RandomTrafficPattern {DiagonalTrafficPattern133,3944
class AsymmetricTrafficPattern : public RandomTrafficPattern {AsymmetricTrafficPattern139,4086
class Taper64TrafficPattern : public RandomTrafficPattern {Taper64TrafficPattern145,4232
class BadPermDFlyTrafficPattern : public DigitPermutationTrafficPattern {BadPermDFlyTrafficPattern151,4372
class BadPermYarcTrafficPattern : public DigitPermutationTrafficPattern {BadPermYarcTrafficPattern157,4544
class HotSpotTrafficPattern : public TrafficPattern {HotSpotTrafficPattern163,4728
  vector<int> _hotspots;_hotspots165,4791
  vector<int> _rates;_rates166,4816
  int _max_val;_max_val167,4838

intersim2/rng_wrapper.cpp,61
#define main main28,1410
long ran_next( )ran_next31,1450

intersim2/batchtrafficmanager.hpp,643
#define _BATCHTRAFFICMANAGER_HPP__BATCHTRAFFICMANAGER_HPP_29,1452
class BatchTrafficManager : public TrafficManager {BatchTrafficManager37,1588
  int _max_outstanding;_max_outstanding41,1653
  int _batch_size;_batch_size42,1677
  int _batch_count;_batch_count43,1696
  int _last_id;_last_id44,1716
  int _last_pid;_last_pid45,1732
  Stats * _batch_time;_batch_time47,1750
  double _overall_min_batch_time;_overall_min_batch_time48,1773
  double _overall_avg_batch_time;_overall_avg_batch_time49,1807
  double _overall_max_batch_time;_overall_max_batch_time50,1841
  ostream * _sent_packets_out;_sent_packets_out52,1876

intersim2/gputrafficmanager.cpp,638
GPUTrafficManager::GPUTrafficManager( const Configuration &config, const vector<Network *> &net)GPUTrafficManager37,1783
GPUTrafficManager::~GPUTrafficManager()~GPUTrafficManager52,2230
void GPUTrafficManager::Init()Init56,2275
void GPUTrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit64,2369
int  GPUTrafficManager::_IssuePacket( int source, int cl )_IssuePacket186,6288
void GPUTrafficManager::_GeneratePacket(int source, int stype, int cl, int time, int subnet, int packet_size, const Flit::FlitType& packet_type, void* const data, int dest)_GeneratePacket192,6386
void GPUTrafficManager::_Step()_Step335,10402

intersim2/credit.hpp,305
#define _CREDIT_HPP__CREDIT_HPP_29,1426
class Credit {Credit34,1481
  set<int> vc;vc38,1506
  bool head, tail;head41,1567
  bool head, tail;tail41,1567
  int  id;id42,1586
  static stack<Credit *> _all;_all52,1720
  static stack<Credit *> _free;_free53,1751
  ~Credit() {}~Credit56,1796

intersim2/module.cpp,394
Module::Module( Module *parent, const string& name )Module41,1649
void Module::_AddChild( Module *child )_AddChild53,1859
void Module::DisplayHierarchy( int level, ostream & os ) constDisplayHierarchy58,1936
void Module::Error( const string& msg ) constError74,2272
void Module::Debug( const string& msg ) constDebug80,2397
void Module::Display( ostream & os ) const Display85,2507

intersim2/intersim_config.cpp,56
IntersimConfig::IntersimConfig()IntersimConfig30,1661

intersim2/outputset.cpp,582
void OutputSet::Clear( )Clear41,1649
void OutputSet::Add( int output_port, int vc, int pri  )Add46,1700
void OutputSet::AddRange( int output_port, int vc_start, int vc_end, int pri )AddRange51,1802
int OutputSet::NumVCs( int output_port ) constNumVCs64,2081
bool OutputSet::OutputEmpty( int output_port ) constOutputEmpty77,2357
const set<OutputSet::sSetElement> & OutputSet::GetSet() const{GetSet90,2596
int OutputSet::GetVC( int output_port, int vc_index, int *pri ) constGetVC95,2734
bool OutputSet::GetPortVC( int *out_port, int *out_vc ) constGetPortVC124,3304

intersim2/trafficmanager.hpp,9953
#define _TRAFFICMANAGER_HPP__TRAFFICMANAGER_HPP_29,1444
class TrafficManager : public Module {TrafficManager50,1839
  vector<vector<int> > _packet_size;_packet_size54,1889
  vector<vector<int> > _packet_size_rate;_packet_size_rate55,1926
  vector<int> _packet_size_max_val;_packet_size_max_val56,1968
  int _nodes;_nodes59,2016
  int _routers;_routers60,2030
  int _vcs;_vcs61,2046
  vector<Network *> _net;_net63,2059
  vector<vector<Router *> > _router;_router64,2085
  int    _classes;_classes68,2164
  vector<double> _load;_load70,2184
  vector<int> _use_read_write;_use_read_write72,2209
  vector<double> _write_fraction;_write_fraction73,2240
  vector<int> _read_request_size;_read_request_size75,2275
  vector<int> _read_reply_size;_read_reply_size76,2309
  vector<int> _write_request_size;_write_request_size77,2341
  vector<int> _write_reply_size;_write_reply_size78,2376
  vector<string> _traffic;_traffic80,2410
  vector<int> _class_priority;_class_priority82,2438
  vector<vector<int> > _last_class;_last_class84,2470
  vector<TrafficPattern *> _traffic_pattern;_traffic_pattern86,2507
  vector<InjectionProcess *> _injection_process;_injection_process87,2552
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };ePriority91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };class_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };network_age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };local_age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };queue_length_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };hop_count_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };sequence_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };none91,2654
  ePriority _pri_type;_pri_type93,2795
  vector<vector<BufferState *> > _buf_states;_buf_states97,2873
  vector<vector<vector<int> > > _outstanding_credits;_outstanding_credits99,2938
  vector<vector<vector<queue<int> > > > _outstanding_classes;_outstanding_classes100,2992
  vector<vector<vector<int> > > _last_vc;_last_vc102,3061
  tRoutingFunction _rf;_rf106,3145
  bool _lookahead_routing;_lookahead_routing107,3169
  bool _noq;_noq108,3196
  vector<vector<int> > _qtime;_qtime112,3260
  vector<vector<bool> > _qdrained;_qdrained113,3291
  vector<vector<list<Flit *> > > _partial_packets;_partial_packets114,3326
  vector<map<int, Flit *> > _total_in_flight_flits;_total_in_flight_flits116,3378
  vector<map<int, Flit *> > _measured_in_flight_flits;_measured_in_flight_flits117,3430
  vector<map<int, Flit *> > _retired_packets;_retired_packets118,3485
  bool _empty_network;_empty_network119,3531
  bool _hold_switch_for_packet;_hold_switch_for_packet121,3555
  int _subnets;_subnets125,3640
  vector<int> _subnet;_subnet127,3657
  int _deadlock_timer;_deadlock_timer131,3720
  int _deadlock_warn_timeout;_deadlock_warn_timeout132,3743
  vector<int> _packet_seq_no;_packet_seq_no136,3838
  vector<list<PacketReplyInfo*> > _repliesPending;_repliesPending137,3868
  vector<int> _requestsOutstanding;_requestsOutstanding138,3919
  vector<Stats *> _plat_stats;     _plat_stats142,3999
  vector<double> _overall_min_plat;  _overall_min_plat143,4035
  vector<double> _overall_avg_plat;  _overall_avg_plat144,4073
  vector<double> _overall_max_plat;  _overall_max_plat145,4111
  vector<Stats *> _nlat_stats;     _nlat_stats147,4150
  vector<double> _overall_min_nlat;  _overall_min_nlat148,4186
  vector<double> _overall_avg_nlat;  _overall_avg_nlat149,4224
  vector<double> _overall_max_nlat;  _overall_max_nlat150,4262
  vector<Stats *> _flat_stats;     _flat_stats152,4301
  vector<double> _overall_min_flat;  _overall_min_flat153,4337
  vector<double> _overall_avg_flat;  _overall_avg_flat154,4375
  vector<double> _overall_max_flat;  _overall_max_flat155,4413
  vector<Stats *> _frag_stats;_frag_stats157,4452
  vector<double> _overall_min_frag;_overall_min_frag158,4483
  vector<double> _overall_avg_frag;_overall_avg_frag159,4519
  vector<double> _overall_max_frag;_overall_max_frag160,4555
  vector<vector<Stats *> > _pair_plat;_pair_plat162,4592
  vector<vector<Stats *> > _pair_nlat;_pair_nlat163,4631
  vector<vector<Stats *> > _pair_flat;_pair_flat164,4670
  vector<Stats *> _hop_stats;_hop_stats166,4710
  vector<double> _overall_hop_stats;_overall_hop_stats167,4740
  vector<vector<int> > _sent_packets;_sent_packets169,4778
  vector<double> _overall_min_sent_packets;_overall_min_sent_packets170,4816
  vector<double> _overall_avg_sent_packets;_overall_avg_sent_packets171,4860
  vector<double> _overall_max_sent_packets;_overall_max_sent_packets172,4904
  vector<vector<int> > _accepted_packets;_accepted_packets173,4948
  vector<double> _overall_min_accepted_packets;_overall_min_accepted_packets174,4990
  vector<double> _overall_avg_accepted_packets;_overall_avg_accepted_packets175,5038
  vector<double> _overall_max_accepted_packets;_overall_max_accepted_packets176,5086
  vector<vector<int> > _sent_flits;_sent_flits177,5134
  vector<double> _overall_min_sent;_overall_min_sent178,5170
  vector<double> _overall_avg_sent;_overall_avg_sent179,5206
  vector<double> _overall_max_sent;_overall_max_sent180,5242
  vector<vector<int> > _accepted_flits;_accepted_flits181,5278
  vector<double> _overall_min_accepted;_overall_min_accepted182,5318
  vector<double> _overall_avg_accepted;_overall_avg_accepted183,5358
  vector<double> _overall_max_accepted;_overall_max_accepted184,5398
  vector<vector<int> > _buffer_busy_stalls;_buffer_busy_stalls187,5459
  vector<vector<int> > _buffer_conflict_stalls;_buffer_conflict_stalls188,5503
  vector<vector<int> > _buffer_full_stalls;_buffer_full_stalls189,5551
  vector<vector<int> > _buffer_reserved_stalls;_buffer_reserved_stalls190,5595
  vector<vector<int> > _crossbar_conflict_stalls;_crossbar_conflict_stalls191,5643
  vector<double> _overall_buffer_busy_stalls;_overall_buffer_busy_stalls192,5693
  vector<double> _overall_buffer_conflict_stalls;_overall_buffer_conflict_stalls193,5739
  vector<double> _overall_buffer_full_stalls;_overall_buffer_full_stalls194,5789
  vector<double> _overall_buffer_reserved_stalls;_overall_buffer_reserved_stalls195,5835
  vector<double> _overall_crossbar_conflict_stalls;_overall_crossbar_conflict_stalls196,5885
  vector<int> _slowest_packet;_slowest_packet199,5945
  vector<int> _slowest_flit;_slowest_flit200,5976
  map<string, Stats *> _stats;_stats202,6006
  enum eSimState { warming_up, running, draining, done };eSimState206,6093
  enum eSimState { warming_up, running, draining, done };warming_up206,6093
  enum eSimState { warming_up, running, draining, done };running206,6093
  enum eSimState { warming_up, running, draining, done };draining206,6093
  enum eSimState { warming_up, running, draining, done };done206,6093
  eSimState _sim_state;_sim_state207,6151
  bool _measure_latency;_measure_latency209,6176
  int   _reset_time;_reset_time211,6202
  int   _drain_time;_drain_time212,6223
  int   _total_sims;_total_sims214,6245
  int   _sample_period;_sample_period215,6266
  int   _max_samples;_max_samples216,6290
  int   _warmup_periods;_warmup_periods217,6312
  int   _include_queuing;_include_queuing219,6338
  vector<int> _measure_stats;_measure_stats221,6365
  bool _pair_stats;_pair_stats222,6395
  vector<double> _latency_thres;_latency_thres224,6416
  vector<double> _stopping_threshold;_stopping_threshold226,6450
  vector<double> _acc_stopping_threshold;_acc_stopping_threshold227,6488
  vector<double> _warmup_threshold;_warmup_threshold229,6531
  vector<double> _acc_warmup_threshold;_acc_warmup_threshold230,6567
  int _cur_id;_cur_id232,6608
  int _cur_pid;_cur_pid233,6623
  int _time;_time234,6639
  set<int> _flits_to_watch;_flits_to_watch236,6653
  set<int> _packets_to_watch;_packets_to_watch237,6681
  bool _print_csv_results;_print_csv_results239,6712
  ostream * _stats_out;_stats_out242,6759
  vector<vector<int> > _injected_flits;_injected_flits245,6803
  vector<vector<int> > _ejected_flits;_ejected_flits246,6843
  ostream * _injected_flits_out;_injected_flits_out247,6882
  ostream * _received_flits_out;_received_flits_out248,6915
  ostream * _stored_flits_out;_stored_flits_out249,6948
  ostream * _sent_flits_out;_sent_flits_out250,6979
  ostream * _outstanding_credits_out;_outstanding_credits_out251,7008
  ostream * _ejected_flits_out;_ejected_flits_out252,7046
  ostream * _active_packets_out;_active_packets_out253,7078
  ostream * _used_credits_out;_used_credits_out257,7140
  ostream * _free_credits_out;_free_credits_out258,7171
  ostream * _max_credits_out;_max_credits_out259,7202
  inline int getTime() { return _time;}getTime308,8577
  Stats * getStats(const string & name) { return _stats[name]; }getStats309,8617
ostream & operator<<(ostream & os, const vector<T> & v) {operator <<314,8705

intersim2/buffer.hpp,1444
#define _BUFFER_HPP__BUFFER_HPP_29,1426
class Buffer : public Module {Buffer39,1584
  int _occupancy;_occupancy41,1618
  int _size;_size42,1636
  vector<VC*> _vc;_vc44,1650
  vector<int> _class_occupancy;_class_occupancy47,1691
  inline Flit *RemoveFlit( int vc )RemoveFlit58,1885
  inline Flit *FrontFlit( int vc ) constFrontFlit69,2118
  inline bool Empty( int vc ) constEmpty74,2204
  inline bool Full( ) constFull79,2279
  inline VC::eVCState GetState( int vc ) constGetState84,2348
  inline void SetState( int vc, VC::eVCState s )SetState89,2437
  inline const OutputSet *GetRouteSet( int vc ) constGetRouteSet94,2521
  inline void SetRouteSet( int vc, OutputSet * output_set )SetRouteSet99,2620
  inline void SetOutput( int vc, int out_port, int out_vc )SetOutput104,2727
  inline int GetOutputPort( int vc ) constGetOutputPort109,2838
  inline int GetOutputVC( int vc ) constGetOutputVC114,2928
  inline int GetPriority( int vc ) constGetPriority119,3014
  inline void Route( int vc, tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )Route124,3100
  inline void SetWatch( int vc, bool watch = true )SetWatch131,3292
  inline bool IsWatched( int vc ) constIsWatched136,3383
  inline int GetOccupancy( ) constGetOccupancy141,3466
  inline int GetOccupancy( int vc ) constGetOccupancy146,3533
  inline int GetOccupancyForClass(int c) constGetOccupancyForClass152,3642

intersim2/stats.hpp,504
#define _STATS_HPP__STATS_HPP_29,1424
class Stats : public Module {Stats33,1468
  int    _num_samples;_num_samples34,1498
  double _sample_sum;_sample_sum35,1521
  double _sample_squared_sum;_sample_squared_sum36,1543
  double _min;_min39,1591
  double _max;_max40,1606
  int    _num_bins;_num_bins42,1622
  double _bin_size;_bin_size43,1642
  vector<int> _hist;_hist45,1663
  inline void AddSample( int val ) {AddSample62,2020
  int GetBin(int b){ return _hist[b];}GetBin66,2092

intersim2/interconnect_interface.hpp,1714
#define _INTERCONNECT_INTERFACE_HPP__INTERCONNECT_INTERFACE_HPP_29,1666
class InterconnectInterface {InterconnectInterface47,2055
  class _BoundaryBufferItem {_BoundaryBufferItem79,3076
    _BoundaryBufferItem():_packet_n(0) {}_BoundaryBufferItem81,3116
    inline unsigned Size(void) const { return _buffer.size(); }Size82,3158
    inline bool HasPacket() const { return _packet_n; }HasPacket83,3222
    queue<void *> _buffer;_buffer89,3394
    queue<bool> _tail_flag;_tail_flag90,3421
    int _packet_n;_packet_n91,3449
  typedef queue<Flit*> _EjectionBufferItem;_EjectionBufferItem93,3473
  vector<vector<vector<_BoundaryBufferItem> > > _boundary_buffer;_boundary_buffer100,3708
  unsigned int _boundary_buffer_capacity;_boundary_buffer_capacity101,3774
  vector<vector<vector<_EjectionBufferItem> > > _ejection_buffer;_ejection_buffer103,3849
  vector<vector<queue<Flit* > > > _ejected_flit_queue;_ejected_flit_queue105,3942
  unsigned int _ejection_buffer_capacity;_ejection_buffer_capacity107,4000
  unsigned int _input_buffer_capacity;_input_buffer_capacity108,4042
  vector<vector<int> > _round_robin_turn; //keep track of _boundary_buffer last used in icnt_pop_round_robin_turn110,4084
  GPUTrafficManager* _traffic_manager;_traffic_manager112,4184
  unsigned _flit_size;_flit_size113,4223
  IntersimConfig* _icnt_config;_icnt_config114,4246
  unsigned _n_shader, _n_mem;_n_shader115,4278
  unsigned _n_shader, _n_mem;_n_mem115,4278
  vector<Network *> _net;_net116,4308
  int _vcs;_vcs117,4334
  int _subnets;_subnets118,4346
  map<unsigned, unsigned> _node_map;_node_map123,4557
  map<unsigned, unsigned> _reverse_node_map;_reverse_node_map126,4624

intersim2/flit.hpp,1126
#define _FLIT_HPP__FLIT_HPP_29,1422
class Flit {Flit37,1529
  const static int NUM_FLIT_TYPES = 5;NUM_FLIT_TYPES41,1552
  enum FlitType { READ_REQUEST  = 0, FlitType42,1591
  enum FlitType { READ_REQUEST  = 0, READ_REQUEST42,1591
		  READ_REPLY    = 1,READ_REPLY43,1629
		  WRITE_REQUEST = 2,WRITE_REQUEST44,1652
		  WRITE_REPLY   = 3,WRITE_REPLY45,1675
                  ANY_TYPE      = 4 };ANY_TYPE46,1698
  FlitType type;type47,1737
  int vc;vc49,1755
  int cl;cl51,1766
  bool head;head53,1777
  bool tail;tail54,1790
  int  ctime;ctime56,1806
  int  itime;itime57,1820
  int  atime;atime58,1834
  int  id;id60,1849
  int  pid;pid61,1860
  bool record;record63,1873
  int  src;src65,1889
  int  dest;dest66,1901
  int  pri;pri68,1915
  int  hops;hops70,1928
  bool watch;watch71,1941
  int  subnetwork;subnetwork72,1955
  mutable int intm;intm75,2016
  mutable int ph;ph78,2074
  void* data ;data81,2124
  OutputSet la_route_set;la_route_set84,2166
  ~Flit() {}~Flit95,2294
  static stack<Flit *> _all;_all97,2308
  static stack<Flit *> _free;_free98,2337

intersim2/power/switch_monitor.hpp,521
#define _SWITCH_MONITOR_HPP__SWITCH_MONITOR_HPP_29,1442
class SwitchMonitor {SwitchMonitor38,1546
  int  _cycles ;_cycles39,1568
  int  _inputs ;_inputs40,1585
  int  _outputs ;_outputs41,1602
  int  _classes ;_classes42,1620
  vector<int> _event ;_event43,1638
  vector<int> const & GetActivity() const {GetActivity48,1797
  inline int const & NumInputs() const {NumInputs51,1864
  inline int const & NumOutputs() const {NumOutputs54,1929
  inline int const & NumClasses() const {NumClasses57,1996

intersim2/power/power_module.cpp,2018
Power_Module::Power_Module(Network * n , const Configuration &config)Power_Module34,1555
Power_Module::~Power_Module(){~Power_Module107,4185
void Power_Module::calcChannel(const FlitChannel* f){calcChannel117,4328
wire const & Power_Module::wireOptimize(double L){wireOptimize145,5181
double Power_Module::powerRepeatedWire(double L, double K, double M, double N){powerRepeatedWire185,6347
double Power_Module::powerRepeatedWireLeak (double K, double M, double N){powerRepeatedWireLeak194,6584
double Power_Module:: powerWireClk (double M, double W){powerWireClk200,6742
double Power_Module::powerWireDFF(double M, double W, double alpha){powerWireDFF212,7131
void Power_Module::calcBuffer(const BufferMonitor *bm){calcBuffer224,7578
double Power_Module::powerWordLine(double memoryWidth, double memoryDepth){powerWordLine250,8528
double Power_Module::powerMemoryBitRead(double memoryDepth){powerMemoryBitRead274,9326
double Power_Module:: powerMemoryBitWrite(double memoryDepth){powerMemoryBitWrite282,9590
double Power_Module::powerMemoryBitLeak(double memoryDepth ){powerMemoryBitLeak293,9916
void Power_Module::calcSwitch(const SwitchMonitor* sm){calcSwitch302,10161
double Power_Module::powerCrossbar(double width, double inputs, double outputs, double from, double to){powerCrossbar337,11379
double Power_Module::powerCrossbarCtrl(double width, double inputs, double outputs){powerCrossbarCtrl372,12388
double Power_Module::powerCrossbarLeak (double width, double inputs, double outputs){powerCrossbarLeak392,12939
double Power_Module:: powerOutputCtrl(double width) {powerOutputCtrl411,13595
double Power_Module:: areaChannel (double K, double N, double M){areaChannel426,13997
double Power_Module:: areaCrossbar(double Inputs, double Outputs) {areaCrossbar434,14236
double Power_Module:: areaInputModule(double Words) {areaInputModule438,14405
double Power_Module:: areaOutputModule(double Outputs) {areaOutputModule443,14577
void Power_Module::run(){run448,14745

intersim2/power/buffer_monitor.cpp,483
BufferMonitor::BufferMonitor( int inputs, int classes ) BufferMonitor32,1465
int BufferMonitor::index( int input, int cl ) const {index38,1655
void BufferMonitor::cycle() {cycle44,1831
void BufferMonitor::write( int input, Flit const * f ) {write48,1878
void BufferMonitor::read( int input, Flit const * f ) {read52,1975
void BufferMonitor::display(ostream & os) const {display56,2070
ostream & operator<<( ostream & os, BufferMonitor const & obj ) {operator <<68,2392

intersim2/power/buffer_monitor.hpp,517
#define _BUFFER_MONITOR_HPP__BUFFER_MONITOR_HPP_29,1442
class BufferMonitor {BufferMonitor38,1546
  int  _cycles ;_cycles39,1568
  int  _inputs ;_inputs40,1585
  int  _classes ;_classes41,1602
  vector<int> _reads ;_reads42,1620
  vector<int> _writes ;_writes43,1643
  inline const vector<int> & GetReads() const {GetReads50,1865
  inline const vector<int> & GetWrites() const {GetWrites53,1936
  inline int NumInputs() const {NumInputs56,2009
  inline int NumClasses() const {NumClasses59,2066

intersim2/power/switch_monitor.cpp,458
SwitchMonitor::SwitchMonitor( int inputs, int outputs, int classes )SwitchMonitor32,1465
int SwitchMonitor::index( int input, int output, int cl ) const {index37,1656
void SwitchMonitor::cycle() {cycle44,1915
void SwitchMonitor::traversal( int input, int output, Flit const * f ) {traversal48,1962
void SwitchMonitor::display(ostream & os) const {display52,2083
ostream & operator<<( ostream & os, SwitchMonitor const & obj ) {operator <<64,2401

intersim2/power/power_module.hpp,2906
#define _POWER_MODULE_HPP__POWER_MODULE_HPP_29,1438
struct wire{wire40,1643
  double L;L41,1656
  double K;K42,1668
  double M;M43,1680
  double N;N44,1692
class Power_Module : public Module {Power_Module47,1708
  Network * net;net51,1785
  int classes;classes52,1802
  double channel_width;channel_width54,1849
  double  channel_sweep; channel_sweep56,1948
  string output_file_name;output_file_name58,2018
  double depthVC;depthVC61,2063
  double numVC;numVC63,2089
  map<double, wire> wire_map;wire_map66,2154
  double wire_length;wire_length70,2284
  double Cw_cpl ; Cw_cpl73,2398
  double Cw_gnd  ;Cw_gnd75,2468
  double Cw ;Cw76,2487
  double Rw ;Rw77,2501
  double MetalPitch ; MetalPitch79,2537
  double LAMBDA  ;       // [um/LAMBDA]LAMBDA84,2607
  double Cd   ;           // [F/um] (for Delay)Cd85,2647
  double Cg  ;           // [F/um] (for Delay)Cg86,2695
  double Cgdl  ;           // [F/um] (for Delay)Cgdl87,2742
  double Cd_pwr;           // [F/um] (for Power)Cd_pwr89,2794
  double Cg_pwr  ;           // [F/um] (for Power)Cg_pwr90,2843
  double IoffN  ;            // [A/um]IoffN92,2905
  double IoffP  ;            // [A/um]IoffP93,2944
  double IoffSRAM;  IoffSRAM95,3030
  double R     ;                         R97,3081
  double Ci_delay;   Ci_delay99,3166
  double Co_delay ;              Co_delay101,3231
  double Ci ;Ci103,3266
  double Co ;Co104,3280
  double Vdd  ;Vdd105,3294
  double FO4   ;		     FO4106,3310
  double tCLK ;tCLK107,3334
  double fCLK ;              fCLK108,3350
  double H_INVD2;H_INVD2110,3381
  double W_INVD2;W_INVD2111,3399
  double H_DFQD1;H_DFQD1112,3417
  double W_DFQD1;W_DFQD1113,3435
  double H_ND2D1;H_ND2D1114,3453
  double W_ND2D1;W_ND2D1115,3471
  double H_SRAM;H_SRAM116,3489
  double W_SRAM;W_SRAM117,3506
  double  ChannelPitch ;ChannelPitch118,3523
  double   CrossbarPitch;CrossbarPitch119,3548
  double totalTime;totalTime123,3697
  double channelWirePower;channelWirePower124,3717
  double channelClkPower;channelClkPower125,3744
  double channelDFFPower;channelDFFPower126,3770
  double channelLeakPower;channelLeakPower127,3796
  double inputReadPower;inputReadPower128,3823
  double inputWritePower;inputWritePower129,3848
  double inputLeakagePower;inputLeakagePower130,3874
  double switchPower;switchPower131,3902
  double switchPowerCtrl;switchPowerCtrl132,3924
  double switchPowerLeak;switchPowerLeak133,3950
  double outputPower;outputPower134,3976
  double outputPowerClk;outputPowerClk135,3998
  double outputCtrlPower;outputCtrlPower136,4023
  double channelArea;channelArea137,4049
  double switchArea;switchArea138,4071
  double inputArea;inputArea139,4092
  double outputArea;outputArea140,4112
  double maxInputPort;maxInputPort141,4133
  double maxOutputPort;maxOutputPort142,4156

intersim2/vc.hpp,2365
#define _VC_HPP__VC_HPP_29,1418
class VC : public Module {VC38,1553
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, eVCState40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, state_min40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, idle40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, routing40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, vc_alloc40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, active40,1588
		  state_max = active };state_max41,1667
  struct state_info_t {state_info_t42,1693
    int cycles;cycles43,1717
  static const char * const VCSTATE[];VCSTATE45,1738
  deque<Flit *> _buffer;_buffer49,1790
  eVCState _state;_state51,1818
  OutputSet *_route_set;_route_set53,1840
  int _out_port, _out_vc;_out_port54,1865
  int _out_port, _out_vc;_out_vc54,1865
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };ePrioType56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };local_age_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };queue_length_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };hop_count_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };none56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };other56,1892
  ePrioType _pri_type;_pri_type58,1981
  int _pri;_pri60,2005
  int _priority_donation;_priority_donation62,2018
  bool _watched;_watched64,2045
  int _expected_pid;_expected_pid66,2063
  int _last_id;_last_id68,2085
  int _last_pid;_last_pid69,2101
  bool _lookahead_routing;_lookahead_routing71,2119
  inline Flit *FrontFlit( ) constFrontFlit80,2287
  inline bool Empty( ) constEmpty88,2414
  inline VC::eVCState GetState( ) constGetState93,2481
  inline int GetOutputPort( ) constGetOutputPort106,2709
  inline int GetOutputVC( ) constGetOutputVC112,2777
  inline int GetPriority( ) constGetPriority119,2867
  inline int GetOccupancy() constGetOccupancy125,3017

intersim2/traffic.cpp,3157
TrafficPattern::TrafficPattern(int nodes)TrafficPattern33,1497
void TrafficPattern::reset()reset42,1671
TrafficPattern * TrafficPattern::New(string const & pattern, int nodes, New47,1706
PermutationTrafficPattern::PermutationTrafficPattern(int nodes)PermutationTrafficPattern195,6125
BitPermutationTrafficPattern::BitPermutationTrafficPattern(int nodes)BitPermutationTrafficPattern201,6223
BitCompTrafficPattern::BitCompTrafficPattern(int nodes)BitCompTrafficPattern211,6508
int BitCompTrafficPattern::dest(int source)dest217,6612
TransposeTrafficPattern::TransposeTrafficPattern(int nodes)TransposeTrafficPattern224,6763
int TransposeTrafficPattern::dest(int source)dest238,7094
BitRevTrafficPattern::BitRevTrafficPattern(int nodes)BitRevTrafficPattern246,7349
int BitRevTrafficPattern::dest(int source)dest252,7451
ShuffleTrafficPattern::ShuffleTrafficPattern(int nodes)ShuffleTrafficPattern263,7685
int ShuffleTrafficPattern::dest(int source)dest269,7787
DigitPermutationTrafficPattern::DigitPermutationTrafficPattern(int nodes, int k,DigitPermutationTrafficPattern276,7979
TornadoTrafficPattern::TornadoTrafficPattern(int nodes, int k, int n, int xr)TornadoTrafficPattern283,8157
int TornadoTrafficPattern::dest(int source)dest289,8293
NeighborTrafficPattern::NeighborTrafficPattern(int nodes, int k, int n, int xr)NeighborTrafficPattern304,8610
int NeighborTrafficPattern::dest(int source)dest310,8748
RandomPermutationTrafficPattern::RandomPermutationTrafficPattern(int nodes, RandomPermutationTrafficPattern325,9045
void RandomPermutationTrafficPattern::randomize(int seed)randomize333,9214
int RandomPermutationTrafficPattern::dest(int source)dest359,9664
RandomTrafficPattern::RandomTrafficPattern(int nodes)RandomTrafficPattern366,9853
UniformRandomTrafficPattern::UniformRandomTrafficPattern(int nodes)UniformRandomTrafficPattern372,9939
int UniformRandomTrafficPattern::dest(int source)dest378,10045
UniformBackgroundTrafficPattern::UniformBackgroundTrafficPattern(int nodes, vector<int> excluded_nodes)UniformBackgroundTrafficPattern384,10178
int UniformBackgroundTrafficPattern::dest(int source)dest394,10489
DiagonalTrafficPattern::DiagonalTrafficPattern(int nodes)DiagonalTrafficPattern407,10711
int DiagonalTrafficPattern::dest(int source)dest413,10807
AsymmetricTrafficPattern::AsymmetricTrafficPattern(int nodes)AsymmetricTrafficPattern419,10970
int AsymmetricTrafficPattern::dest(int source)dest425,11070
Taper64TrafficPattern::Taper64TrafficPattern(int nodes)Taper64TrafficPattern432,11253
int Taper64TrafficPattern::dest(int source)dest442,11498
BadPermDFlyTrafficPattern::BadPermDFlyTrafficPattern(int nodes, int k, int n)BadPermDFlyTrafficPattern452,11742
int BadPermDFlyTrafficPattern::dest(int source)dest458,11879
BadPermYarcTrafficPattern::BadPermYarcTrafficPattern(int nodes, int k, int n, BadPermYarcTrafficPattern468,12175
int BadPermYarcTrafficPattern::dest(int source)dest475,12331
HotSpotTrafficPattern::HotSpotTrafficPattern(int nodes, vector<int> hotspots, HotSpotTrafficPattern482,12524
int HotSpotTrafficPattern::dest(int source)dest498,13048

intersim2/batchtrafficmanager.cpp,876
BatchTrafficManager::BatchTrafficManager( const Configuration &config, BatchTrafficManager36,1572
BatchTrafficManager::~BatchTrafficManager( )~BatchTrafficManager59,2326
void BatchTrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit65,2448
int BatchTrafficManager::_IssuePacket( int source, int cl )_IssuePacket72,2594
void BatchTrafficManager::_ClearStats( )_ClearStats107,3541
bool BatchTrafficManager::_SingleSim( )_SingleSim113,3645
void BatchTrafficManager::_UpdateOverallStats() {_UpdateOverallStats182,5360
string BatchTrafficManager::_OverallStatsCSV(int c) const_OverallStatsCSV189,5607
void BatchTrafficManager::WriteStats(ostream & os) constWriteStats199,5937
void BatchTrafficManager::DisplayStats(ostream & os) const {DisplayStats205,6103
void BatchTrafficManager::DisplayOverallStats(ostream & os) const {DisplayOverallStats212,6406

intersim2/rng_double_wrapper.cpp,65
#define main main28,1417
double ranf_next( )ranf_next31,1471

intersim2/trafficmanager.cpp,1911
TrafficManager * TrafficManager::New(Configuration const & config,New43,1759
TrafficManager::TrafficManager( const Configuration &config, const vector<Network *> & net )TrafficManager61,2381
TrafficManager::~TrafficManager( )~TrafficManager585,22130
void TrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit639,23767
int TrafficManager::_IssuePacket( int source, int cl )_IssuePacket750,27928
void TrafficManager::_GeneratePacket( int source, int stype, _GeneratePacket781,28835
void TrafficManager::_Inject(){_Inject918,33319
void TrafficManager::_Step( )_Step950,34531
bool TrafficManager::_PacketsOutstanding( ) const_PacketsOutstanding1273,47257
void TrafficManager::_ClearStats( )_ClearStats1299,48032
void TrafficManager::_ComputeStats( const vector<int> & stats, int *sum, int *min, int *max, int *min_pos, int *max_pos ) const _ComputeStats1340,49270
void TrafficManager::_DisplayRemaining( ostream & os ) const _DisplayRemaining1379,50064
bool TrafficManager::_SingleSim( )_SingleSim1413,51127
bool TrafficManager::Run( )Run1607,58023
void TrafficManager::_UpdateOverallStats() {_UpdateOverallStats1694,60379
void TrafficManager::WriteStats(ostream & os) const {WriteStats1780,64331
void TrafficManager::UpdateStats() {UpdateStats1892,68941
void TrafficManager::DisplayStats(ostream & os) const {DisplayStats1969,72769
void TrafficManager::DisplayOverallStats( ostream & os ) const {DisplayOverallStats2079,78273
string TrafficManager::_OverallStatsCSV(int c) const_OverallStatsCSV2172,83357
void TrafficManager::DisplayOverallStatsCSV(ostream & os) const {DisplayOverallStatsCSV2217,85696
void TrafficManager::_LoadWatchList(const string & filename){_LoadWatchList2224,85900
int TrafficManager::_GetNextPacketSize(int cl) const_GetNextPacketSize2246,86505
double TrafficManager::_GetAveragePacketSize(int cl) const_GetAveragePacketSize2274,87121

intersim2/injection.hpp,562
#define _INJECTION_HPP__INJECTION_HPP_29,1432
class InjectionProcess {InjectionProcess35,1508
  int _nodes;_nodes37,1544
  double _rate;_rate38,1558
  virtual ~InjectionProcess() {}~InjectionProcess41,1626
class BernoulliInjectionProcess : public InjectionProcess {BernoulliInjectionProcess48,1852
class OnOffInjectionProcess : public InjectionProcess {OnOffInjectionProcess54,2010
  double _alpha;_alpha56,2075
  double _beta;_beta57,2092
  double _r1;_r158,2108
  vector<int> _initial;_initial59,2122
  vector<int> _state;_state60,2146

intersim2/injection.cpp,603
InjectionProcess::InjectionProcess(int nodes, double rate)InjectionProcess37,1559
void InjectionProcess::reset()reset51,1905
InjectionProcess * InjectionProcess::New(string const & inject, int nodes, New56,1942
BernoulliInjectionProcess::BernoulliInjectionProcess(int nodes, double rate)BernoulliInjectionProcess137,4301
bool BernoulliInjectionProcess::test(int source)test143,4418
OnOffInjectionProcess::OnOffInjectionProcess(int nodes, double rate, OnOffInjectionProcess151,4617
void OnOffInjectionProcess::reset()reset175,5247
bool OnOffInjectionProcess::test(int source)test180,5309

intersim2/buffer.cpp,223
Buffer::Buffer( const Configuration& config, int outputs, Buffer34,1494
Buffer::~Buffer()~Buffer59,2087
void Buffer::AddFlit( int vc, Flit *f )AddFlit66,2197
void Buffer::Display( ostream & os ) constDisplay78,2406

intersim2/flitchannel.cpp,422
FlitChannel::FlitChannel(Module * parent, string const & name, int classes)FlitChannel48,2015
void FlitChannel::SetSource(Router const * const router, int port) {SetSource54,2253
void FlitChannel::SetSink(Router const * const router, int port) {SetSink59,2379
void FlitChannel::Send(Flit * f) {Send64,2499
void FlitChannel::ReadInputs() {ReadInputs73,2623
void FlitChannel::WriteOutputs() {WriteOutputs84,2934

intersim2/Makefile,957
CXX = g++CXX30,1393
CC = gccCC31,1403
CREATE_LIBRARY ?= 0CREATE_LIBRARY32,1412
INTERFACE = interconnect_interface.cppINTERFACE33,1432
DEBUG ?= 0DEBUG34,1471
LEX = flexLEX36,1483
YACC   = bison -yYACC37,1494
DEFINE = #-DTRACK_STALLS -DTRACK_BUFFERS -DTRACK_FLOWS -DTRACK_CREDITSDEFINE38,1512
INCPATH = -I. -Iarbiters -Iallocators -Irouters -Inetworks -IpowerINCPATH39,1583
OBJDIR := objOBJDIR55,1884
OBJDIR := $(SIM_OBJ_FILES_DIR)/intersim2OBJDIR57,1903
PROG   := booksimPROG59,1950
CPP_SRCS =  \CPP_SRCS62,1994
LEX_OBJS  = ${OBJDIR}/lex.yy.oLEX_OBJS96,2627
YACC_OBJS = ${OBJDIR}/y.tab.oYACC_OBJS97,2658
NETWORKS:= $(wildcard networks/*.cpp) NETWORKS100,2701
ALLOCATORS:= $(wildcard allocators/*.cpp)ALLOCATORS101,2740
ARBITERS:= $(wildcard arbiters/*.cpp)ARBITERS102,2782
ROUTERS:= $(wildcard routers/*.cpp)ROUTERS103,2820
POWER:= $(wildcard power/*.cpp)POWER104,2856
OBJS :=  $(LEX_OBJS) $(YACC_OBJS)\OBJS107,2909

intersim2/arbiters/matrix_arb.hpp,197
#define _MATRIX_ARB_HPP__MATRIX_ARB_HPP_35,1616
class MatrixArbiter : public Arbiter {MatrixArbiter43,1707
  vector<vector<int> > _matrix ;_matrix46,1768
  int  _last_req ;_last_req48,1802

intersim2/arbiters/roundrobin_arb.hpp,271
#define _ROUNDROBIN_HPP__ROUNDROBIN_HPP_35,1629
class RoundRobinArbiter : public Arbiter {RoundRobinArbiter39,1679
  int  _pointer ;_pointer42,1745
  static inline bool Supersedes(int input1, int pri1, int input2, int pri2, int offset, int size)Supersedes63,2305

intersim2/arbiters/matrix_arb.cpp,409
MatrixArbiter::MatrixArbiter( Module *parent, const string &name, int size )MatrixArbiter38,1660
void MatrixArbiter::PrintState() const  {PrintState49,1954
void MatrixArbiter::UpdateState() {UpdateState60,2203
void MatrixArbiter::AddRequest( int input, int id, int pri )AddRequest72,2459
int MatrixArbiter::Arbitrate( int* id, int* pri ) {Arbitrate78,2585
void MatrixArbiter::Clear()Clear117,3354

intersim2/arbiters/roundrobin_arb.cpp,429
RoundRobinArbiter::RoundRobinArbiter( Module *parent, const string &name,RoundRobinArbiter40,1695
void RoundRobinArbiter::PrintState() const  {PrintState45,1845
void RoundRobinArbiter::UpdateState() {UpdateState50,1995
void RoundRobinArbiter::AddRequest( int input, int id, int pri )AddRequest56,2151
int RoundRobinArbiter::Arbitrate( int* id, int* pri ) {Arbitrate68,2490
void RoundRobinArbiter::Clear()Clear75,2620

intersim2/arbiters/prio_arb.hpp,367
#define _PRIO_ARB_HPP__PRIO_ARB_HPP_29,1430
class PriorityArbiter : public Module {PriorityArbiter36,1522
  int _rr_ptr;_rr_ptr37,1562
  const int _inputs;_inputs40,1589
  struct sRequest {sRequest42,1611
    int in;in43,1631
    int label;label44,1643
    int pri;pri45,1658
  list<sRequest> _requests;_requests48,1677
  int _match;_match50,1706

intersim2/arbiters/prio_arb.cpp,445
PriorityArbiter::PriorityArbiter( const Configuration &config,PriorityArbiter34,1476
void PriorityArbiter::Clear( )Clear42,1663
void PriorityArbiter::AddRequest( int in, int label, int pri )AddRequest47,1721
void PriorityArbiter::RemoveRequest( int in, int label )RemoveRequest85,2495
int PriorityArbiter::Match( ) constMatch99,2816
void PriorityArbiter::Arbitrate( )Arbitrate104,2874
void PriorityArbiter::Update( )Update157,4026

intersim2/arbiters/tree_arb.cpp,433
TreeArbiter::TreeArbiter( Module *parent, const string &name,TreeArbiter40,1665
TreeArbiter::~TreeArbiter() {~TreeArbiter55,2238
void TreeArbiter::PrintState() const  {PrintState62,2389
void TreeArbiter::UpdateState() {UpdateState71,2651
void TreeArbiter::AddRequest( int input, int id, int pri )AddRequest80,2928
int TreeArbiter::Arbitrate( int* id, int* pri ) {Arbitrate88,3178
void TreeArbiter::Clear()Clear108,3868

intersim2/arbiters/arbiter.hpp,485
#define _ARBITER_HPP__ARBITER_HPP_35,1642
class Arbiter : public Module {Arbiter41,1707
    bool valid ;valid46,1772
    int id ;id47,1789
    int pri ;pri48,1802
  } entry_t ;entry_t49,1816
  vector<entry_t> _request ;_request51,1833
  int  _size ;_size52,1862
  int  _selected ;_selected54,1878
  int _highest_pri;_highest_pri55,1897
  int _best_input;_best_input56,1917
  int  _num_reqs ;_num_reqs59,1945
  inline int LastWinner() const {LastWinner78,2532

intersim2/arbiters/arbiter.cpp,338
Arbiter::Arbiter( Module *parent, const string &name, int size )Arbiter44,1785
void Arbiter::AddRequest( int input, int id, int pri )AddRequest54,2086
int Arbiter::Arbitrate( int* id, int* pri )Arbitrate65,2332
void Arbiter::Clear()Clear79,2589
Arbiter *Arbiter::NewArbiter( Module *parent, const string& name,NewArbiter91,2792

intersim2/arbiters/tree_arb.hpp,305
#define _TREE_ARB_HPP__TREE_ARB_HPP_35,1601
class TreeArbiter : public Arbiter {TreeArbiter39,1649
  int  _group_size ;_group_size41,1687
  vector<Arbiter *> _group_arbiters;_group_arbiters43,1709
  Arbiter * _global_arbiter;_global_arbiter44,1746
  vector<int> _group_reqs;_group_reqs46,1776

intersim2/intersim_config.hpp,129
#define _INTERSIM_CONFIG_HPP__INTERSIM_CONFIG_HPP_29,1659
class IntersimConfig : public BookSimConfig {IntersimConfig34,1749

intersim2/config_utils.cpp,2248
Configuration *Configuration::theConfig = 0;theConfig42,1676
Configuration::Configuration()Configuration44,1722
void Configuration::AddStrField(string const & field, string const & value)AddStrField50,1798
void Configuration::Assign(string const & field, string const & value)Assign55,1906
void Configuration::Assign(string const & field, int value)Assign67,2188
void Configuration::Assign(string const & field, double value)Assign79,2457
string Configuration::GetStr(string const & field) constGetStr91,2737
int Configuration::GetInt(string const & field) constGetInt104,3014
double Configuration::GetFloat(string const & field) constGetFloat117,3286
vector<string> Configuration::GetStrArray(string const & field) constGetStrArray130,3570
vector<int> Configuration::GetIntArray(string const & field) constGetIntArray136,3721
vector<double> Configuration::GetFloatArray(string const & field) constGetFloatArray142,3869
void Configuration::ParseFile(string const & filename)ParseFile148,4024
void Configuration::ParseString(string const & str)ParseString161,4290
int Configuration::Input(char * line, int max_size)Input168,4413
void Configuration::ParseError(string const & msg, unsigned int lineno) constParseError183,4703
Configuration * Configuration::GetTheConfig()GetTheConfig195,4947
extern "C" void config_error( char const * msg, int lineno )config_error202,5082
extern "C" void config_assign_string( char const * field, char const * value )config_assign_string207,5209
extern "C" void config_assign_int( char const * field, int value )config_assign_int212,5348
extern "C" void config_assign_float( char const * field, double value )config_assign_float217,5475
extern "C" int config_input(char * line, int max_size)config_input222,5607
bool ParseArgs(Configuration * cf, int argc, char * * argv)ParseArgs227,5730
void Configuration::WriteFile(string const & filename) {WriteFile262,6726
void Configuration::WriteMatlabFile(ostream * config_out) const {WriteMatlabFile296,7468
vector<string> tokenize_str(string const & data)tokenize_str326,8155
vector<int> tokenize_int(string const & data)tokenize_int367,8993
vector<double> tokenize_float(string const & data)tokenize_float408,9853

intersim2/config.l,0

intersim2/packet_reply_info.cpp,265
stack<PacketReplyInfo*> PacketReplyInfo::_all;_all30,1450
stack<PacketReplyInfo*> PacketReplyInfo::_free;_free31,1497
PacketReplyInfo * PacketReplyInfo::New()New33,1546
void PacketReplyInfo::Free()Free46,1756
void PacketReplyInfo::FreeAll()FreeAll51,1810

intersim2/globals.hpp,44
#define _GLOBALS_HPP__GLOBALS_HPP_29,1428

intersim2/timed_module.hpp,257
#define _TIMED_MODULE_HPP__TIMED_MODULE_HPP_29,1438
class TimedModule : public Module {TimedModule33,1489
  TimedModule(Module * parent, string const & name) : Module(parent, name) {}TimedModule36,1534
  virtual ~TimedModule() {}~TimedModule37,1612

intersim2/rng-double.c,749
#define KK KK20,975
#define LL LL21,1029
#define mod_sum(mod_sum22,1084
double ran_u[KK];           /* the generator state */ran_u24,1155
void ranf_array(double aa[], int n)ranf_array27,1226
#define QUALITY QUALITY44,1807
double ranf_arr_buf[QUALITY];ranf_arr_buf45,1877
double ranf_arr_dummy=-1.0, ranf_arr_started=-1.0;ranf_arr_dummy46,1907
double ranf_arr_dummy=-1.0, ranf_arr_started=-1.0;ranf_arr_started46,1907
double *ranf_arr_ptr=&ranf_arr_dummy; /* the next random fraction, or -1 */ranf_arr_ptr47,1958
#define TT TT49,2035
#define is_odd(is_odd50,2096
void ranf_start(long seed)ranf_start53,2139
#define ranf_arr_next(ranf_arr_next89,3394
double ranf_arr_cycle()ranf_arr_cycle90,3472
int main()main101,3734

intersim2/rng.c,738
#define KK KK20,975
#define LL LL21,1029
#define MM MM22,1084
#define mod_diff(mod_diff23,1138
long ran_x[KK];                    /* the generator state */ran_x25,1205
void ran_array(long aa[],int n)ran_array28,1283
#define QUALITY QUALITY45,1848
long ran_arr_buf[QUALITY];ran_arr_buf46,1918
long ran_arr_dummy=-1, ran_arr_started=-1;ran_arr_dummy47,1945
long ran_arr_dummy=-1, ran_arr_started=-1;ran_arr_started47,1945
long *ran_arr_ptr=&ran_arr_dummy; /* the next random number, or -1 */ran_arr_ptr48,1988
#define TT TT50,2059
#define is_odd(is_odd51,2120
void ran_start(long seed)ran_start54,2194
#define ran_arr_next(ran_arr_next86,3318
long ran_arr_cycle()ran_arr_cycle87,3392
int main()main98,3642

intersim2/config.y,147
commands : commands commandcommands28,450
command : STR '=' STR ';'   { config_assign_string( $1, $3 ); free( $1 ); free( $3 ); }command32,500

intersim2/booksim_config.hpp,242
#define _BOOKSIM_CONFIG_HPP__BOOKSIM_CONFIG_HPP_29,1444
class BookSimConfig : public Configuration {BookSimConfig33,1503
#define _POWER_CONFIG_HPP__POWER_CONFIG_HPP_43,1627
class PowerConfig : public Configuration {PowerConfig47,1684

intersim2/random_utils.hpp,339
#define _RANDOM_UTILS_HPP__RANDOM_UTILS_HPP_29,1438
inline void RandomSeed( long seed ) {RandomSeed37,1605
inline unsigned long RandomIntLong( ) {RandomIntLong42,1689
inline int RandomInt( int max ) {RandomInt47,1803
inline double RandomFloat(  ) {RandomFloat52,1935
inline double RandomFloat( double max ) {RandomFloat57,2054

intersim2/routefunc.hpp,174
#define _ROUTEFUNC_HPP__ROUTEFUNC_HPP_29,1432
typedef void (*tRoutingFunction)( const Router *, const Flit *, int in_channel, OutputSet *, bool );tRoutingFunction36,1553

intersim2/interconnect_interface.cpp,2157
InterconnectInterface* InterconnectInterface::New(const char* const config_file)New48,2062
InterconnectInterface::InterconnectInterface()InterconnectInterface61,2457
InterconnectInterface::~InterconnectInterface()~InterconnectInterface66,2510
void InterconnectInterface::CreateInterconnect(unsigned n_shader, unsigned n_mem)CreateInterconnect82,2842
void InterconnectInterface::Init()Init139,4659
void InterconnectInterface::Push(unsigned input_deviceID, unsigned output_deviceID, void *data, unsigned int size)Push146,4860
void* InterconnectInterface::Pop(unsigned deviceID)Pop193,6344
void InterconnectInterface::Advance()Advance223,7027
bool InterconnectInterface::Busy() constBusy228,7099
bool InterconnectInterface::HasBuffer(unsigned deviceID, unsigned int size) constHasBuffer253,7753
void InterconnectInterface::DisplayStats() constDisplayStats267,8293
unsigned InterconnectInterface::GetFlitSize() constGetFlitSize273,8418
void InterconnectInterface::DisplayOverallStats() constDisplayOverallStats278,8496
void InterconnectInterface::DisplayState(FILE *fp) constDisplayState292,9025
void InterconnectInterface::Transfer2BoundaryBuffer(int subnet, int output)Transfer2BoundaryBuffer316,10053
void InterconnectInterface::WriteOutBuffer(int subnet, int output_icntID, Flit*  flit )WriteOutBuffer338,10761
int InterconnectInterface::GetIcntTime() constGetIcntTime345,11024
Stats* InterconnectInterface::GetIcntStats(const string &name) constGetIcntStats350,11114
Flit* InterconnectInterface::GetEjectedFlit(int subnet, int node)GetEjectedFlit355,11231
void InterconnectInterface::_CreateBuffer()_CreateBuffer365,11493
void InterconnectInterface::_CreateNodeMap(unsigned n_shader, unsigned n_mem, unsigned n_node, int use_map)_CreateNodeMap387,12129
void InterconnectInterface::_DisplayMap(int dim,int count)_DisplayMap477,15170
void* InterconnectInterface::_BoundaryBufferItem::PopPacket()PopPacket500,16003
void* InterconnectInterface::_BoundaryBufferItem::TopPacket() constTopPacket517,16407
void InterconnectInterface::_BoundaryBufferItem::PushFlitData(void* data,bool is_tail)PushFlitData532,16748

intersim2/misc_utils.cpp,97
int powi( int x, int y ) // compute x to the ypowi31,1459
int log_two( int x )log_two42,1588

intersim2/pipefifo.hpp,746
#define _PIPEFIFO_HPP__PIPEFIFO_HPP_29,1430
template<class T> class PipelineFIFO : public Module {PipelineFIFO35,1496
  int _lanes;_lanes36,1551
  int _depth;_depth37,1565
  int _pipe_len;_pipe_len39,1580
  int _pipe_ptr;_pipe_ptr40,1597
  vector<vector<T*> > _data;_data42,1617
template<class T> PipelineFIFO<T>::PipelineFIFO( Module *parent, PipelineFIFO56,1871
template<class T> PipelineFIFO<T>::~PipelineFIFO( ) ~PipelineFIFO71,2208
template<class T> void PipelineFIFO<T>::Write( T* val, int lane )Write75,2266
template<class T> void PipelineFIFO<T>::WriteAll( T* val )WriteAll80,2369
template<class T> T* PipelineFIFO<T>::Read( int lane )Read87,2507
template<class T> void PipelineFIFO<T>::Advance( )Advance92,2600

intersim2/buffer_state.cpp,5026
BufferState::BufferPolicy::BufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferPolicy48,1824
void BufferState::BufferPolicy::TakeBuffer(int vc) {TakeBuffer53,1988
void BufferState::BufferPolicy::SendingFlit(Flit const * const f) {SendingFlit56,2044
void BufferState::BufferPolicy::FreeSlotFor(int vc) {FreeSlotFor59,2115
BufferState::BufferPolicy * BufferState::BufferPolicy::New(Configuration const & config, BufferState * parent, const string & name)New62,2172
BufferState::PrivateBufferPolicy::PrivateBufferPolicy(Configuration const & config, BufferState * parent, const string & name)PrivateBufferPolicy86,3232
void BufferState::PrivateBufferPolicy::SendingFlit(Flit const * const f)SendingFlit99,3648
bool BufferState::PrivateBufferPolicy::IsFullFor(int vc) constIsFullFor109,3898
int BufferState::PrivateBufferPolicy::AvailableFor(int vc) constAvailableFor114,4026
int BufferState::PrivateBufferPolicy::LimitFor(int vc) constLimitFor119,4153
BufferState::SharedBufferPolicy::SharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)SharedBufferPolicy124,4242
void BufferState::SharedBufferPolicy::ProcessFreeSlot(int vc)ProcessFreeSlot194,6345
void BufferState::SharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit210,6830
void BufferState::SharedBufferPolicy::FreeSlotFor(int vc)FreeSlotFor233,7382
bool BufferState::SharedBufferPolicy::IsFullFor(int vc) constIsFullFor242,7588
int BufferState::SharedBufferPolicy::AvailableFor(int vc) constAvailableFor250,7837
int BufferState::SharedBufferPolicy::LimitFor(int vc) constLimitFor258,8084
BufferState::LimitedSharedBufferPolicy::LimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)LimitedSharedBufferPolicy264,8236
void BufferState::LimitedSharedBufferPolicy::TakeBuffer(int vc)TakeBuffer274,8594
void BufferState::LimitedSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit282,8760
bool BufferState::LimitedSharedBufferPolicy::IsFullFor(int vc) constIsFullFor293,9007
int BufferState::LimitedSharedBufferPolicy::AvailableFor(int vc) constAvailableFor299,9186
int BufferState::LimitedSharedBufferPolicy::LimitFor(int vc) constLimitFor305,9372
BufferState::DynamicLimitedSharedBufferPolicy::DynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)DynamicLimitedSharedBufferPolicy310,9509
void BufferState::DynamicLimitedSharedBufferPolicy::TakeBuffer(int vc)TakeBuffer316,9750
void BufferState::DynamicLimitedSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit324,9974
BufferState::ShiftingDynamicLimitedSharedBufferPolicy::ShiftingDynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)ShiftingDynamicLimitedSharedBufferPolicy333,10223
void BufferState::ShiftingDynamicLimitedSharedBufferPolicy::TakeBuffer(int vc)TakeBuffer339,10457
void BufferState::ShiftingDynamicLimitedSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit352,10755
BufferState::FeedbackSharedBufferPolicy::FeedbackSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)FeedbackSharedBufferPolicy366,11092
void BufferState::FeedbackSharedBufferPolicy::SetMinLatency(int min_latency)SetMinLatency380,11596
void BufferState::FeedbackSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit389,11831
int BufferState::FeedbackSharedBufferPolicy::_ComputeRTT(int vc, int last_rtt) const_ComputeRTT395,11999
int BufferState::FeedbackSharedBufferPolicy::_ComputeLimit(int rtt) const_ComputeLimit405,12278
int BufferState::FeedbackSharedBufferPolicy::_ComputeMaxSlots(int vc) const_ComputeMaxSlots413,12593
void BufferState::FeedbackSharedBufferPolicy::FreeSlotFor(int vc)FreeSlotFor425,12952
bool BufferState::FeedbackSharedBufferPolicy::IsFullFor(int vc) constIsFullFor473,14244
int BufferState::FeedbackSharedBufferPolicy::AvailableFor(int vc) constAvailableFor481,14450
int BufferState::FeedbackSharedBufferPolicy::LimitFor(int vc) constLimitFor487,14642
BufferState::SimpleFeedbackSharedBufferPolicy::SimpleFeedbackSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)SimpleFeedbackSharedBufferPolicy492,14785
void BufferState::SimpleFeedbackSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit498,15032
void BufferState::SimpleFeedbackSharedBufferPolicy::FreeSlotFor(int vc)FreeSlotFor516,15578
BufferState::BufferState( const Configuration& config, Module *parent, const string& name ) : BufferState539,16221
BufferState::~BufferState()~BufferState567,16942
void BufferState::ProcessCredit( Credit const * const c )ProcessCredit572,17000
void BufferState::SendingFlit( Flit const * const f )SendingFlit620,18139
void BufferState::TakeBuffer( int vc, int tag )TakeBuffer652,18720
void BufferState::Display( ostream & os ) constDisplay666,19036

intersim2/booksim.hpp,44
#define _BOOKSIM_HPP__BOOKSIM_HPP_29,1428

intersim2/routefunc.cpp,3375
map<string, tRoutingFunction> gRoutingFunctionMap;gRoutingFunctionMap55,1996
int gNumVCs;gNumVCs59,2100
int gReadReqBeginVC, gReadReqEndVC;gReadReqBeginVC67,2233
int gReadReqBeginVC, gReadReqEndVC;gReadReqEndVC67,2233
int gWriteReqBeginVC, gWriteReqEndVC;gWriteReqBeginVC68,2269
int gWriteReqBeginVC, gWriteReqEndVC;gWriteReqEndVC68,2269
int gReadReplyBeginVC, gReadReplyEndVC;gReadReplyBeginVC69,2307
int gReadReplyBeginVC, gReadReplyEndVC;gReadReplyEndVC69,2307
int gWriteReplyBeginVC, gWriteReplyEndVC;gWriteReplyBeginVC70,2347
int gWriteReplyBeginVC, gWriteReplyEndVC;gWriteReplyEndVC70,2347
void qtree_nca( const Router *r, const Flit *f,qtree_nca75,2496
void tree4_anca( const Router *r, const Flit *f,tree4_anca126,3772
void tree4_nca( const Router *r, const Flit *f,tree4_nca196,5375
void fattree_nca( const Router *r, const Flit *f,fattree_nca259,6906
void fattree_anca( const Router *r, const Flit *f,fattree_anca323,8962
void adaptive_xy_yx_mesh( const Router *r, const Flit *f, adaptive_xy_yx_mesh404,11444
void xy_yx_mesh( const Router *r, const Flit *f, xy_yx_mesh476,13356
int dor_next_mesh( int cur, int dest, bool descending )dor_next_mesh540,15047
void dor_next_torus( int cur, int dest, int in_port,dor_next_torus573,15836
void dim_order_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_mesh643,17684
void dim_order_ni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_ni_mesh682,18924
void dim_order_pni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_pni_mesh732,20468
int rand_min_intr_mesh( int src, int dest )rand_min_intr_mesh789,22237
void romm_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )romm_mesh814,22707
void romm_ni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )romm_ni_mesh875,24282
void min_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )min_adapt_mesh932,25747
void planar_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )planar_adapt_mesh1032,28595
void valiant_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )valiant_mesh1276,35198
void valiant_torus( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )valiant_torus1337,36767
void valiant_ni_torus( const Router *r, const Flit *f, int in_channel, valiant_ni_torus1415,38735
void dim_order_torus( const Router *r, const Flit *f, int in_channel, dim_order_torus1517,41339
void dim_order_ni_torus( const Router *r, const Flit *f, int in_channel, dim_order_ni_torus1585,42984
void dim_order_bal_torus( const Router *r, const Flit *f, int in_channel, dim_order_bal_torus1650,44604
void min_adapt_torus( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )min_adapt_torus1718,46266
void dest_tag_fly( const Router *r, const Flit *f, int in_channel, dest_tag_fly1798,48543
void chaos_torus( const Router *r, const Flit *f, chaos_torus1845,49587
void chaos_mesh( const Router *r, const Flit *f, chaos_mesh1884,50330
void InitializeRoutingMap( const Configuration & config )InitializeRoutingMap1917,51038

intersim2/misc_utils.hpp,50
#define _MISC_UTILS_HPP__MISC_UTILS_HPP_29,1434

intersim2/booksim_config.cpp,104
BookSimConfig::BookSimConfig( )BookSimConfig38,1558
PowerConfig::PowerConfig( )PowerConfig318,11517

intersim2/networks/fly.cpp,521
KNFly::KNFly( const Configuration &config, const string & name ) :KNFly37,1530
void KNFly::_ComputeSize( const Configuration &config )_ComputeSize45,1688
void KNFly::_BuildNet( const Configuration &config )_BuildNet61,2005
int KNFly::_OutChannel( int stage, int addr, int port ) const_OutChannel122,3480
int KNFly::_InChannel( int stage, int addr, int port ) const_InChannel127,3587
int KNFly::GetN( ) constGetN148,4117
int KNFly::GetK( ) constGetK153,4160
double KNFly::Capacity( ) constCapacity158,4203

intersim2/networks/dragonfly.cpp,1073
#define DRAGON_LATENCYDRAGON_LATENCY38,1744
int gP, gA, gG;gP40,1768
int gP, gA, gG;gA40,1768
int gP, gA, gG;gG40,1768
int dragonflynew_hopcnt(int src, int dest) dragonflynew_hopcnt43,1838
int dragonfly_port(int rID, int source, int dest){dragonfly_port105,3451
DragonFlyNew::DragonFlyNew( const Configuration &config, const string & name ) :DragonFlyNew151,4573
void DragonFlyNew::_ComputeSize( const Configuration &config )_ComputeSize160,4748
void DragonFlyNew::_BuildNet( const Configuration &config )_BuildNet217,5830
int DragonFlyNew::GetN( ) constGetN393,10334
int DragonFlyNew::GetK( ) constGetK398,10384
void DragonFlyNew::InsertRandomFaults( const Configuration &config )InsertRandomFaults403,10434
double DragonFlyNew::Capacity( ) constCapacity408,10510
void DragonFlyNew::RegisterRoutingFunctions(){RegisterRoutingFunctions413,10581
void min_dragonflynew( const Router *r, const Flit *f, int in_channel, min_dragonflynew420,10761
void ugal_dragonflynew( const Router *r, const Flit *f, int in_channel, ugal_dragonflynew468,11774

intersim2/networks/qtree.cpp,633
QTree::QTree( const Configuration& config, const string & name )QTree48,1916
void QTree::_ComputeSize( const Configuration& config )_ComputeSize57,2076
void QTree::RegisterRoutingFunctions(){RegisterRoutingFunctions79,2437
void QTree::_BuildNet( const Configuration& config )_BuildNet83,2481
int QTree::_RouterIndex( int height, int pos ) _RouterIndex152,4140
int QTree::_InputIndex( int height, int pos, int port )_InputIndex160,4288
int QTree::_OutputIndex( int height, int pos, int port )_OutputIndex169,4512
int QTree::HeightFromID( int id ) HeightFromID179,4750
int QTree::PosFromID( int id )PosFromID184,4809

intersim2/networks/tree4.hpp,170
#define _TREE4_HPP__TREE4_HPP_43,1903
class Tree4 : public Network {Tree447,1966
  int _k;_k49,1998
  int _n;_n50,2008
  int _channelWidth;_channelWidth52,2019

intersim2/networks/flatfly_onchip.hpp,432
#define _FlatFlyOnChip_HPP__FlatFlyOnChip_HPP_29,1441
class FlatFlyOnChip : public Network {FlatFlyOnChip37,1540
  int _m;_m39,1580
  int _n;_n40,1590
  int _r;_r41,1600
  int _k;_k42,1610
  int _c;_c43,1620
  int _radix;_radix44,1630
  int _net_size;_net_size45,1644
  int _stageout;_stageout46,1661
  int _numinput;_numinput47,1678
  int _stages;_stages48,1695
  int _num_of_switch;_num_of_switch49,1710

intersim2/networks/network.cpp,1125
Network::Network( const Configuration &config, const string & name ) :Network52,1874
Network::~Network( )~Network61,2071
Network * Network::New(const Configuration & config, const string & name)New80,2578
void Network::_Alloc( )_Alloc127,4138
void Network::ReadInputs( )ReadInputs182,5964
void Network::Evaluate( )Evaluate191,6155
void Network::WriteOutputs( )WriteOutputs200,6342
void Network::WriteFlit( Flit *f, int source )WriteFlit209,6537
Flit *Network::ReadFlit( int dest )ReadFlit215,6669
void Network::WriteCredit( Credit *c, int dest )WriteCredit221,6792
Credit *Network::ReadCredit( int source )ReadCredit227,6924
void Network::InsertRandomFaults( const Configuration &config )InsertRandomFaults233,7065
void Network::OutChannelFault( int r, int c, bool fault )OutChannelFault238,7202
double Network::Capacity( ) constCapacity244,7350
void Network::Display( ostream & os ) constDisplay253,7588
void Network::DumpChannelMap( ostream & os, string const & prefix ) constDumpChannelMap260,7711
void Network::DumpNodeMap( ostream & os, string const & prefix ) constDumpNodeMap283,8519

intersim2/networks/network.hpp,1929
#define _NETWORK_HPP__NETWORK_HPP_29,1428
typedef Channel<Credit> CreditChannel;CreditChannel45,1725
class Network : public TimedModule {Network48,1766
  int _size;_size51,1815
  int _nodes;_nodes52,1828
  int _channels;_channels53,1842
  int _classes;_classes54,1859
  vector<Router *> _routers;_routers56,1876
  vector<FlitChannel *> _inject;_inject58,1906
  vector<CreditChannel *> _inject_cred;_inject_cred59,1939
  vector<FlitChannel *> _eject;_eject61,1980
  vector<CreditChannel *> _eject_cred;_eject_cred62,2012
  vector<FlitChannel *> _chan;_chan64,2052
  vector<CreditChannel *> _chan_cred;_chan_cred65,2083
  deque<TimedModule *> _timed_modules;_timed_modules67,2122
  inline int NumNodes( ) const {return _nodes;}NumNodes86,2665
  int NumChannels() const {return _channels;}NumChannels101,3171
  const vector<FlitChannel *> & GetInject() {return _inject;}GetInject102,3217
  FlitChannel * GetInject(int index) {return _inject[index];}GetInject103,3279
  const vector<CreditChannel *> & GetInjectCred() {return _inject_cred;}GetInjectCred104,3341
  CreditChannel * GetInjectCred(int index) {return _inject_cred[index];}GetInjectCred105,3414
  const vector<FlitChannel *> & GetEject(){return _eject;}GetEject106,3487
  FlitChannel * GetEject(int index) {return _eject[index];}GetEject107,3546
  const vector<CreditChannel *> & GetEjectCred(){return _eject_cred;}GetEjectCred108,3606
  CreditChannel * GetEjectCred(int index) {return _eject_cred[index];}GetEjectCred109,3676
  const vector<FlitChannel *> & GetChannels(){return _chan;}GetChannels110,3747
  const vector<CreditChannel *> & GetChannelsCred(){return _chan_cred;}GetChannelsCred111,3808
  const vector<Router *> & GetRouters(){return _routers;}GetRouters112,3880
  Router * GetRouter(int index) {return _routers[index];}GetRouter113,3938
  int NumRouters() const {return _size;}NumRouters114,3996

intersim2/networks/tree4.cpp,458
Tree4::Tree4( const Configuration& config, const string & name )Tree455,2244
void Tree4::_ComputeSize( const Configuration& config )_ComputeSize63,2403
void Tree4::RegisterRoutingFunctions(){RegisterRoutingFunctions85,2901
void Tree4::_BuildNet( const Configuration& config )_BuildNet89,2945
Router*& Tree4::_Router( int height, int pos )_Router214,6155
int Tree4::_WireLatency( int height1, int pos1, int height2, int pos2 )_WireLatency226,6400

intersim2/networks/anynet.hpp,551
#define _ANYNET_HPP__ANYNET_HPP_29,1428
class AnyNet : public Network {AnyNet38,1567
  string file_name;file_name40,1600
  map<int, int > node_list;node_list42,1664
  vector<map<int,  map<int, pair<int,int> > > > router_list;router_list44,1749
  vector<map<int, int> > routing_table;routing_table47,1910
  int GetN( ) const{ return -1;}GetN59,2211
  int GetK( ) const{ return -1;}GetK60,2244
  double Capacity( ) const {return -1;}Capacity63,2320
  void InsertRandomFaults( const Configuration &config ){}InsertRandomFaults64,2360

intersim2/networks/cmesh.cpp,1470
int CMesh::_cX = 0 ;_cX50,2158
int CMesh::_cY = 0 ;_cY51,2179
int CMesh::_memo_NodeShiftX = 0 ;_memo_NodeShiftX52,2200
int CMesh::_memo_NodeShiftY = 0 ;_memo_NodeShiftY53,2234
int CMesh::_memo_PortShiftY = 0 ;_memo_PortShiftY54,2268
CMesh::CMesh( const Configuration& config, const string & name ) CMesh56,2303
void CMesh::RegisterRoutingFunctions() {RegisterRoutingFunctions64,2460
void CMesh::_ComputeSize( const Configuration &config ) {_ComputeSize71,2753
void CMesh::_BuildNet( const Configuration& config ) {_BuildNet109,3920
int CMesh::NodeToRouter( int address ) {NodeToRouter316,10235
int CMesh::NodeToPort( int address ) {NodeToPort325,10405
int cmesh_xy( int cur, int dest ) {cmesh_xy343,10814
int cmesh_yx( int cur, int dest ) {cmesh_yx400,12029
void xy_yx_cmesh( const Router *r, const Flit *f, int in_channel, xy_yx_cmesh455,13220
int cmesh_xy_no_express( int cur, int dest ) {cmesh_xy_no_express533,15261
int cmesh_yx_no_express( int cur, int dest ) {cmesh_yx_no_express565,15951
void xy_yx_no_express_cmesh( const Router *r, const Flit *f, int in_channel, xy_yx_no_express_cmesh596,16638
int cmesh_next( int cur, int dest ) {cmesh_next665,18486
void dor_cmesh( const Router *r, const Flit *f, int in_channel, dor_cmesh723,19690
int cmesh_next_no_express( int cur, int dest ) {cmesh_next_no_express777,21008
void dor_no_express_cmesh( const Router *r, const Flit *f, int in_channel, dor_no_express_cmesh807,21628

intersim2/networks/kncube.cpp,806
KNCube::KNCube( const Configuration &config, const string & name, bool mesh ) :KNCube43,1612
void KNCube::_ComputeSize( const Configuration &config )_ComputeSize53,1800
void KNCube::RegisterRoutingFunctions() {RegisterRoutingFunctions65,2016
void KNCube::_BuildNet( const Configuration &config )_BuildNet68,2061
int KNCube::_LeftChannel( int node, int dim )_LeftChannel169,5057
int KNCube::_RightChannel( int node, int dim )_RightChannel179,5276
int KNCube::_LeftNode( int node, int dim )_LeftNode188,5489
int KNCube::_RightNode( int node, int dim )_RightNode203,5823
int KNCube::GetN( ) constGetN218,6170
int KNCube::GetK( ) constGetK223,6214
void KNCube::InsertRandomFaults( const Configuration &config )InsertRandomFaults229,6323
double KNCube::Capacity( ) constCapacity316,8084

intersim2/networks/fattree.cpp,378
FatTree::FatTree( const Configuration& config,const string & name )FatTree58,2213
void FatTree::_ComputeSize( const Configuration& config )_ComputeSize69,2380
void FatTree::RegisterRoutingFunctions() {RegisterRoutingFunctions89,2749
void FatTree::_BuildNet( const Configuration& config )_BuildNet93,2796
Router*& FatTree::_Router( int depth, int pos ) _Router266,8269

intersim2/networks/flatfly_onchip.cpp,1808
static int _xcount;_xcount63,2381
static int _ycount;_ycount64,2401
static int _xrouter;_xrouter65,2421
static int _yrouter;_yrouter66,2442
FlatFlyOnChip::FlatFlyOnChip( const Configuration &config, const string & name ) :FlatFlyOnChip68,2464
void FlatFlyOnChip::_ComputeSize( const Configuration &config )_ComputeSize77,2641
void FlatFlyOnChip::_BuildNet( const Configuration &config )_BuildNet106,3486
int FlatFlyOnChip::GetN( ) constGetN297,8954
int FlatFlyOnChip::GetK( ) constGetK302,9005
void FlatFlyOnChip::InsertRandomFaults( const Configuration &config )InsertRandomFaults307,9056
double FlatFlyOnChip::Capacity( ) constCapacity312,9132
void FlatFlyOnChip::RegisterRoutingFunctions(){RegisterRoutingFunctions318,9205
void adaptive_xyyx_flatfly( const Router *r, const Flit *f, int in_channel, adaptive_xyyx_flatfly332,9781
void xyyx_flatfly( const Router *r, const Flit *f, int in_channel, xyyx_flatfly409,11874
int flatfly_outport_yx(int dest, int rID) {flatfly_outport_yx470,13506
void valiant_flatfly( const Router *r, const Flit *f, int in_channel, valiant_flatfly502,14195
void min_flatfly( const Router *r, const Flit *f, int in_channel, min_flatfly571,15946
void ugal_xyyx_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_xyyx_flatfly_onchip626,17491
void ugal_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_flatfly_onchip825,23020
void ugal_pni_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_pni_flatfly_onchip998,27931
int find_distance (int src, int dest) {find_distance1204,33824
int find_ran_intm (int src, int dest) {find_ran_intm1234,34638
int flatfly_outport(int dest, int rID) {flatfly_outport1277,36029
int flatfly_transformation(int dest){flatfly_transformation1311,36675

intersim2/networks/cmesh.hpp,564
#define _CMESH_HPP__CMESH_HPP_42,1886
class CMesh : public Network {CMesh47,1956
  static int _cX ;_cX60,2236
  static int _cY ;_cY61,2255
  static int _memo_NodeShiftX ;_memo_NodeShiftX63,2275
  static int _memo_NodeShiftY ;_memo_NodeShiftY64,2307
  static int _memo_PortShiftY ;_memo_PortShiftY65,2339
  int _k ;_k70,2474
  int _n ;_n71,2485
  int _c ;_c72,2496
  int _xcount;_xcount73,2507
  int _ycount;_ycount74,2522
  int _xrouter;_xrouter75,2537
  int _yrouter;_yrouter76,2553
  bool _express_channels;_express_channels77,2569

intersim2/networks/kncube.hpp,159
#define _KNCUBE_HPP__KNCUBE_HPP_29,1426
class KNCube : public Network {KNCube33,1472
  bool _mesh;_mesh35,1505
  int _k;_k37,1520
  int _n;_n38,1530

intersim2/networks/fly.hpp,200
#define _FLY_HPP__FLY_HPP_29,1420
class KNFly : public Network {KNFly33,1463
  int _k;_k35,1495
  int _n;_n36,1505
  static void RegisterRoutingFunctions(){};RegisterRoutingFunctions49,1847

intersim2/networks/dragonfly.hpp,582
#define _DragonFly_HPP__DragonFly_HPP_29,1631
class DragonFlyNew : public Network {DragonFlyNew34,1705
  int _m;_m36,1744
  int _n;_n37,1754
  int _r;_r38,1764
  int _k;_k39,1774
  int _p, _a, _g;_p40,1784
  int _p, _a, _g;_a40,1784
  int _p, _a, _g;_g40,1784
  int _radix;_radix41,1802
  int _net_size;_net_size42,1816
  int _stageout;_stageout43,1833
  int _numinput;_numinput44,1850
  int _stages;_stages45,1867
  int _num_of_switch;_num_of_switch46,1882
  int _grp_num_routers;_grp_num_routers47,1904
  int _grp_num_nodes;_grp_num_nodes48,1928

intersim2/networks/anynet.cpp,651
map<int, int>* global_routing_table;global_routing_table59,2409
AnyNet::AnyNet( const Configuration &config, const string & name )AnyNet61,2447
AnyNet::~AnyNet(){~AnyNet70,2635
void AnyNet::_ComputeSize( const Configuration &config ){_ComputeSize80,2853
void AnyNet::_BuildNet( const Configuration &config ){_BuildNet133,4515
void AnyNet::RegisterRoutingFunctions() {RegisterRoutingFunctions210,7674
void min_anynet( const Router *r, const Flit *f, int in_channel, min_anynet214,7770
void AnyNet::buildRoutingTable(){buildRoutingTable243,8590
void AnyNet::route(int r_start){route255,8916
void AnyNet::readFile(){readFile324,10893

intersim2/networks/qtree.hpp,127
#define _QTREE_HPP__QTREE_HPP_43,1828
class QTree : public Network {QTree47,1891
  int _k;_k49,1923
  int _n;_n50,1933

intersim2/networks/fattree.hpp,312
#define _FatTree_HPP__FatTree_HPP_42,1803
class FatTree : public Network {FatTree46,1850
  int _k;_k48,1884
  int _n;_n49,1894
  int  _mapSize;_mapSize57,2056
  int* _inputChannelMap;_inputChannelMap58,2073
  int* _outputChannelMap; _outputChannelMap59,2098
  int* _latencyMap;_latencyMap60,2125

intersim2/module.hpp,377
#define _MODULE_HPP__MODULE_HPP_29,1426
class Module {Module37,1529
  string _name;_name39,1553
  string _fullname;_fullname40,1569
  vector<Module *> _children;_children42,1590
  virtual ~Module( ) { }~Module49,1724
  inline const string & Name() const { return _name; }Name51,1752
  inline const string & FullName() const { return _fullname; }FullName52,1807

intersim2/outputset.hpp,383
#define _OUTPUTSET_HPP__OUTPUTSET_HPP_29,1432
class OutputSet {OutputSet33,1473
  struct sSetElement {sSetElement37,1501
    int vc_start;vc_start38,1524
    int vc_end;vc_end39,1542
    int pri;pri40,1558
    int output_port;output_port41,1571
  set<sSetElement> _outputs;_outputs56,2005
inline bool operator<(const OutputSet::sSetElement & se1, operator <59,2038

intersim2/flit.cpp,317
stack<Flit *> Flit::_all;_all40,1716
stack<Flit *> Flit::_free;_free41,1742
ostream& operator<<( ostream& os, const Flit& f )operator <<43,1770
Flit::Flit() Flit56,2265
void Flit::Reset() Reset61,2299
Flit * Flit::New() {New85,2675
void Flit::Free() {Free98,2850
void Flit::FreeAll() {FreeAll102,2893

intersim2/gputrafficmanager.hpp,217
#define _GPUTRAFFICMANAGER_HPP__GPUTRAFFICMANAGER_HPP_29,1661
class GPUTrafficManager : public TrafficManager {GPUTrafficManager42,1902
  vector<vector<vector<list<Flit *> > > > _input_queue;_input_queue51,2312

intersim2/channel.hpp,727
#define _CHANNEL_HPP_CHANNEL_HPP38,1711
class Channel : public TimedModule {Channel50,1887
  virtual ~Channel() {}~Channel53,1981
  int GetLatency() const { return _delay ; }GetLatency57,2062
  virtual void Evaluate() {}Evaluate66,2236
  int _delay;_delay70,2308
  T * _input;_input71,2322
  T * _output;_output72,2336
  queue<pair<int, T *> > _wait_queue;_wait_queue73,2351
Channel<T>::Channel(Module * parent, string const & name)Channel78,2415
void Channel<T>::SetLatency(int cycles) {SetLatency83,2563
void Channel<T>::Send(T * data) {Send91,2721
T * Channel<T>::Receive() {Receive96,2796
void Channel<T>::ReadInputs() {ReadInputs101,2866
void Channel<T>::WriteOutputs() {WriteOutputs109,3025

trace.cc,584
namespace Trace {Trace31,1660
#define TS_TUP_BEGIN(TS_TUP_BEGIN34,1680
#define TS_TUP(TS_TUP35,1740
#define TS_TUP_END(TS_TUP_END36,1761
#undef TS_TUP_BEGINTS_TUP_BEGIN38,1815
#undef TS_TUPTS_TUP39,1835
#undef TS_TUP_ENDTS_TUP_END40,1849
    bool enabled = false;enabled42,1868
    int sampling_core = 0;sampling_core43,1894
    int sampling_memory_partition = -1;sampling_memory_partition44,1921
    bool trace_streams_enabled[NUM_TRACE_STREAMS] = {false};trace_streams_enabled45,1961
    const char* config_str;config_str46,2022
    void init()init48,2051

debug.h,990
#define PTX_DEBUG_INCLUDEDPTX_DEBUG_INCLUDED29,1631
class brk_pt {brk_pt35,1716
   brk_pt() { m_valid=false; }brk_pt37,1739
   brk_pt( const char *fileline, unsigned uid )brk_pt38,1770
   brk_pt( unsigned addr, unsigned value )brk_pt45,1939
   unsigned get_value() const { return m_value; }get_value53,2081
   addr_t get_addr() const { return m_addr; }get_addr54,2131
   bool is_valid() const { return m_valid; }is_valid55,2177
   bool is_watchpoint() const { return m_watch; }is_watchpoint56,2222
   bool is_equal( const std::string &fileline, unsigned uid ) constis_equal57,2272
   std::string location() constlocation65,2524
   unsigned set_value( unsigned val ) { return m_value=val; }set_value72,2691
   bool         m_valid;m_valid74,2762
   bool         m_watch;m_watch75,2787
   std::string  m_fileline;m_fileline78,2831
   unsigned     m_thread_uid;m_thread_uid79,2859
   unsigned     m_addr;m_addr82,2908
   unsigned     m_value;m_value83,2932

abstract_hardware_model.h,27784
#define ABSTRACT_HARDWARE_MODEL_INCLUDEDABSTRACT_HARDWARE_MODEL_INCLUDED29,1663
#define MAX_CTA_PER_SHADER MAX_CTA_PER_SHADER36,1827
#define MAX_BARRIERS_PER_CTA MAX_BARRIERS_PER_CTA37,1857
enum _memory_space_t {_memory_space_t39,1890
   undefined_space=0,undefined_space40,1913
   reg_space,reg_space41,1935
   local_space,local_space42,1949
   shared_space,shared_space43,1965
   param_space_unclassified,param_space_unclassified44,1982
   param_space_kernel,  /* global to all threads in a kernel : read-only */param_space_kernel45,2011
   param_space_local,   /* local to a thread : read-writable */param_space_local46,2087
   const_space,const_space47,2151
   tex_space,tex_space48,2167
   surf_space,surf_space49,2181
   global_space,global_space50,2196
   generic_space,generic_space51,2213
   instruction_spaceinstruction_space52,2231
enum FuncCacheFuncCache56,2257
  FuncCachePreferNone = 0,FuncCachePreferNone58,2274
  FuncCachePreferShared = 1,FuncCachePreferShared59,2301
  FuncCachePreferL1 = 2FuncCachePreferL160,2330
typedef unsigned long long new_addr_type;new_addr_type69,2419
typedef unsigned address_type;address_type70,2461
typedef unsigned addr_t;addr_t71,2492
enum uarch_op_t {uarch_op_t75,2577
   NO_OP=-1,NO_OP76,2595
   ALU_OP=1,ALU_OP77,2608
   SFU_OP,SFU_OP78,2621
   ALU_SFU_OP,ALU_SFU_OP79,2632
   LOAD_OP,LOAD_OP80,2647
   STORE_OP,STORE_OP81,2659
   BRANCH_OP,BRANCH_OP82,2672
   BARRIER_OP,BARRIER_OP83,2686
   MEMORY_BARRIER_OP,MEMORY_BARRIER_OP84,2701
   CALL_OPS,CALL_OPS85,2723
   RET_OPSRET_OPS86,2736
typedef enum uarch_op_t op_type;op_type88,2750
enum uarch_bar_t {uarch_bar_t91,2785
   NOT_BAR=-1,NOT_BAR92,2804
   SYNC=1,SYNC93,2819
   ARRIVE,ARRIVE94,2830
   REDRED95,2841
typedef enum uarch_bar_t barrier_type;barrier_type97,2851
enum uarch_red_t {uarch_red_t99,2891
   NOT_RED=-1,NOT_RED100,2910
   POPC_RED=1,POPC_RED101,2925
   AND_RED,AND_RED102,2940
   OR_REDOR_RED103,2952
typedef enum uarch_red_t reduction_type;reduction_type105,2965
enum uarch_operand_type_t {uarch_operand_type_t108,3008
	UN_OP=-1,UN_OP109,3036
    INT_OP,INT_OP110,3047
    FP_OPFP_OP111,3059
typedef enum uarch_operand_type_t types_of_operands;types_of_operands113,3072
enum special_operations_t {special_operations_t115,3126
    OTHER_OP,OTHER_OP116,3154
    INT__OP,INT__OP117,3168
	INT_MUL24_OP,INT_MUL24_OP118,3181
	INT_MUL32_OP,INT_MUL32_OP119,3196
	INT_MUL_OP,INT_MUL_OP120,3211
    INT_DIV_OP,INT_DIV_OP121,3224
    FP_MUL_OP,FP_MUL_OP122,3240
    FP_DIV_OP,FP_DIV_OP123,3255
    FP__OP,FP__OP124,3270
	FP_SQRT_OP,FP_SQRT_OP125,3282
	FP_LG_OP,FP_LG_OP126,3295
	FP_SIN_OP,FP_SIN_OP127,3306
	FP_EXP_OPFP_EXP_OP128,3318
typedef enum special_operations_t special_ops; // Required to identify for the power modelspecial_ops130,3332
enum operation_pipeline_t {operation_pipeline_t131,3423
    UNKOWN_OP,UNKOWN_OP132,3451
    SP__OP,SP__OP133,3466
    SFU__OP,SFU__OP134,3478
    MEM__OPMEM__OP135,3491
typedef enum operation_pipeline_t operation_pipeline;operation_pipeline137,3506
enum mem_operation_t {mem_operation_t138,3560
    NOT_TEX,NOT_TEX139,3583
    TEXTEX140,3596
typedef enum mem_operation_t mem_operation;mem_operation142,3607
enum _memory_op_t {_memory_op_t144,3652
	no_memory_op = 0,no_memory_op145,3672
	memory_load,memory_load146,3691
	memory_storememory_store147,3705
struct dim3 {dim3159,3881
   unsigned int x, y, z;x160,3895
   unsigned int x, y, z;y160,3895
   unsigned int x, y, z;z160,3895
class kernel_info_t {kernel_info_t166,3993
   void inc_running() { m_num_cores_running++; }inc_running179,4283
   void dec_running()dec_running180,4332
   bool running() const { return m_num_cores_running>0; }running185,4437
   bool done() const done186,4495
   class function_info *entry() { return m_kernel_entry; }entry190,4578
   const class function_info *entry() const { return m_kernel_entry; }entry191,4637
   size_t num_blocks() constnum_blocks193,4709
   size_t threads_per_cta() constthreads_per_cta198,4806
   dim3 get_grid_dim() const { return m_grid_dim; }get_grid_dim203,4912
   dim3 get_cta_dim() const { return m_block_dim; }get_cta_dim204,4964
   void increment_cta_id() increment_cta_id206,5017
   dim3 get_next_cta_id() const { return m_next_cta; }get_next_cta_id213,5179
   bool no_more_ctas_to_run() const no_more_ctas_to_run214,5234
   void increment_thread_id() { increment_x_then_y_then_z(m_next_tid,m_block_dim); }increment_thread_id219,5392
   dim3 get_next_thread_id_3d() const  { return m_next_tid; }get_next_thread_id_3d220,5477
   unsigned get_next_thread_id() const get_next_thread_id221,5539
   bool more_threads_in_cta() const more_threads_in_cta225,5689
   unsigned get_uid() const { return m_uid; }get_uid229,5843
   std::list<class ptx_thread_info *> &active_threads() { return m_active_threads; }active_threads232,5919
   class memory_space *get_param_memory() { return m_param_mem; }get_param_memory233,6004
   class function_info *m_kernel_entry;m_kernel_entry239,6221
   unsigned m_uid;m_uid241,6262
   static unsigned m_next_uid;m_next_uid242,6281
   dim3 m_grid_dim;m_grid_dim244,6313
   dim3 m_block_dim;m_block_dim245,6333
   dim3 m_next_cta;m_next_cta246,6354
   dim3 m_next_tid;m_next_tid247,6374
   unsigned m_num_cores_running;m_num_cores_running249,6395
   std::list<class ptx_thread_info *> m_active_threads;m_active_threads251,6429
   class memory_space *m_param_mem;m_param_mem252,6485
struct core_config {core_config255,6525
    core_config() core_config256,6546
    bool m_valid;m_valid267,6844
    unsigned warp_size;warp_size268,6862
    int gpgpu_coalesce_arch;gpgpu_coalesce_arch271,6942
    bool shmem_limited_broadcast;shmem_limited_broadcast274,7027
    static const address_type WORD_SIZE=4;WORD_SIZE275,7061
    unsigned num_shmem_bank;num_shmem_bank276,7104
    unsigned shmem_bank_func(address_type addr) constshmem_bank_func277,7133
    unsigned mem_warp_parts;  mem_warp_parts281,7251
    mutable unsigned gpgpu_shmem_size;gpgpu_shmem_size282,7282
    unsigned gpgpu_shmem_sizeDefault;gpgpu_shmem_sizeDefault283,7321
    unsigned gpgpu_shmem_sizePrefL1;gpgpu_shmem_sizePrefL1284,7359
    unsigned gpgpu_shmem_sizePrefShared;gpgpu_shmem_sizePrefShared285,7396
    unsigned gpgpu_cache_texl1_linesize;gpgpu_cache_texl1_linesize288,7529
    unsigned gpgpu_cache_constl1_linesize;gpgpu_cache_constl1_linesize289,7570
	unsigned gpgpu_max_insn_issue_per_warp;gpgpu_max_insn_issue_per_warp291,7614
const unsigned MAX_WARP_SIZE = 32;MAX_WARP_SIZE295,7752
typedef std::bitset<MAX_WARP_SIZE> active_mask_t;active_mask_t296,7787
#define MAX_WARP_SIZE_SIMT_STACK MAX_WARP_SIZE_SIMT_STACK297,7837
typedef std::bitset<MAX_WARP_SIZE_SIMT_STACK> simt_mask_t;simt_mask_t298,7885
typedef std::vector<address_type> addr_vector_t;addr_vector_t299,7944
class simt_stack {simt_stack301,7994
    unsigned m_warp_id;m_warp_id315,8530
    unsigned m_warp_size;m_warp_size316,8554
    enum stack_entry_type {stack_entry_type318,8581
        STACK_ENTRY_TYPE_NORMAL = 0,STACK_ENTRY_TYPE_NORMAL319,8609
        STACK_ENTRY_TYPE_CALLSTACK_ENTRY_TYPE_CALL320,8646
    struct simt_stack_entry {simt_stack_entry323,8684
        address_type m_pc;m_pc324,8714
        unsigned int m_calldepth;m_calldepth325,8741
        simt_mask_t m_active_mask;m_active_mask326,8775
        address_type m_recvg_pc;m_recvg_pc327,8810
        unsigned long long m_branch_div_cycle;m_branch_div_cycle328,8843
        stack_entry_type m_type;m_type329,8890
        simt_stack_entry() :simt_stack_entry330,8923
    std::deque<simt_stack_entry> m_stack;m_stack334,9091
#define GLOBAL_HEAP_START GLOBAL_HEAP_START337,9137
#define SHARED_MEM_SIZE_MAX SHARED_MEM_SIZE_MAX339,9271
#define LOCAL_MEM_SIZE_MAX LOCAL_MEM_SIZE_MAX340,9309
#define MAX_STREAMING_MULTIPROCESSORS MAX_STREAMING_MULTIPROCESSORS341,9345
#define MAX_THREAD_PER_SM MAX_THREAD_PER_SM342,9386
#define TOTAL_LOCAL_MEM_PER_SM TOTAL_LOCAL_MEM_PER_SM343,9417
#define TOTAL_SHARED_MEM TOTAL_SHARED_MEM344,9487
#define TOTAL_LOCAL_MEM TOTAL_LOCAL_MEM345,9564
#define SHARED_GENERIC_START SHARED_GENERIC_START346,9657
#define LOCAL_GENERIC_START LOCAL_GENERIC_START347,9723
#define STATIC_ALLOC_LIMIT STATIC_ALLOC_LIMIT348,9790
enum cudaChannelFormatKind {cudaChannelFormatKind352,9913
   cudaChannelFormatKindSigned,cudaChannelFormatKindSigned353,9942
   cudaChannelFormatKindUnsigned,cudaChannelFormatKindUnsigned354,9974
   cudaChannelFormatKindFloatcudaChannelFormatKindFloat355,10008
struct cudaChannelFormatDesc {cudaChannelFormatDesc358,10042
   int                        x;x359,10073
   int                        y;y360,10106
   int                        z;z361,10139
   int                        w;w362,10172
   enum cudaChannelFormatKind f;f363,10205
struct cudaArray {cudaArray366,10242
   void *devPtr;devPtr367,10261
   int devPtr32;devPtr32368,10278
   struct cudaChannelFormatDesc desc;desc369,10295
   int width;width370,10333
   int height;height371,10347
   int size; //in bytessize372,10362
   unsigned dimensions;dimensions373,10386
enum cudaTextureAddressMode {cudaTextureAddressMode376,10414
   cudaAddressModeWrap,cudaAddressModeWrap377,10444
   cudaAddressModeClampcudaAddressModeClamp378,10468
enum cudaTextureFilterMode {cudaTextureFilterMode381,10496
   cudaFilterModePoint,cudaFilterModePoint382,10525
   cudaFilterModeLinearcudaFilterModeLinear383,10549
enum cudaTextureReadMode {cudaTextureReadMode386,10577
   cudaReadModeElementType,cudaReadModeElementType387,10604
   cudaReadModeNormalizedFloatcudaReadModeNormalizedFloat388,10632
struct textureReference {textureReference391,10667
   int                           normalized;normalized392,10693
   enum cudaTextureFilterMode    filterMode;filterMode393,10738
   enum cudaTextureAddressMode   addressMode[3];addressMode394,10783
   struct cudaChannelFormatDesc  channelDesc;channelDesc395,10832
struct textureReferenceAttr {textureReferenceAttr402,11028
    const struct textureReference *m_texref; m_texref403,11058
    int m_dim; m_dim404,11104
    enum cudaTextureReadMode m_readmode; m_readmode405,11120
    int m_ext; m_ext406,11162
    textureReferenceAttr(const struct textureReference *texref, textureReferenceAttr407,11178
class gpgpu_functional_sim_config gpgpu_functional_sim_config415,11456
    unsigned get_forced_max_capability() const { return m_ptx_force_max_capability; }get_forced_max_capability422,11607
    bool convert_to_ptxplus() const { return m_ptx_convert_to_ptxplus; }convert_to_ptxplus423,11693
    bool use_cuobjdump() const { return m_ptx_use_cuobjdump; }use_cuobjdump424,11766
    bool experimental_lib_support() const { return m_experimental_lib_support; }experimental_lib_support425,11829
    int         get_ptx_inst_debug_to_file() const { return g_ptx_inst_debug_to_file; }get_ptx_inst_debug_to_file427,11911
    const char* get_ptx_inst_debug_file() const  { return g_ptx_inst_debug_file; }get_ptx_inst_debug_file428,11999
    int         get_ptx_inst_debug_thread_uid() const { return g_ptx_inst_debug_thread_uid; }get_ptx_inst_debug_thread_uid429,12082
    unsigned    get_texcache_linesize() const { return m_texcache_linesize; }get_texcache_linesize430,12176
    int m_ptx_convert_to_ptxplus;m_ptx_convert_to_ptxplus434,12283
    int m_ptx_use_cuobjdump;m_ptx_use_cuobjdump435,12317
    int m_experimental_lib_support;m_experimental_lib_support436,12346
    unsigned m_ptx_force_max_capability;m_ptx_force_max_capability437,12382
    int   g_ptx_inst_debug_to_file;g_ptx_inst_debug_to_file439,12424
    char* g_ptx_inst_debug_file;g_ptx_inst_debug_file440,12460
    int   g_ptx_inst_debug_thread_uid;g_ptx_inst_debug_thread_uid441,12493
    unsigned m_texcache_linesize;m_texcache_linesize443,12533
class gpgpu_t {gpgpu_t446,12571
    class memory_space *get_global_memory() { return m_global_mem; }get_global_memory456,13033
    class memory_space *get_tex_memory() { return m_tex_mem; }get_tex_memory457,13102
    class memory_space *get_surf_memory() { return m_surf_mem; }get_surf_memory458,13165
    const struct textureReference* get_texref(const std::string &texname) constget_texref464,13566
    const struct cudaArray* get_texarray( const struct textureReference *texref ) constget_texarray470,13847
    const struct textureInfo* get_texinfo( const struct textureReference *texref ) constget_texinfo476,14154
    const struct textureReferenceAttr* get_texattr( const struct textureReference *texref ) constget_texattr483,14468
    const gpgpu_functional_sim_config &get_config() const { return m_function_model_config; }get_config490,14798
    FILE* get_ptx_inst_debug_file() { return ptx_inst_debug_file; }get_ptx_inst_debug_file491,14892
    const gpgpu_functional_sim_config &m_function_model_config;m_function_model_config494,14972
    FILE* ptx_inst_debug_file;ptx_inst_debug_file495,15036
    class memory_space *m_global_mem;m_global_mem497,15068
    class memory_space *m_tex_mem;m_tex_mem498,15106
    class memory_space *m_surf_mem;m_surf_mem499,15141
    unsigned long long m_dev_malloc;m_dev_malloc501,15182
    std::map<std::string, const struct textureReference*> m_NameToTextureRef;m_NameToTextureRef503,15224
    std::map<const struct textureReference*,const struct cudaArray*> m_TextureRefToCudaArray;m_TextureRefToCudaArray504,15302
    std::map<const struct textureReference*, const struct textureInfo*> m_TextureRefToTexureInfo;m_TextureRefToTexureInfo505,15396
    std::map<const struct textureReference*, const struct textureReferenceAttr*> m_TextureRefToAttribute;m_TextureRefToAttribute506,15494
struct gpgpu_ptx_sim_kernel_info gpgpu_ptx_sim_kernel_info509,15604
   int lmem;lmem513,15769
   int smem;smem514,15782
   int cmem;cmem515,15795
   int regs;regs516,15808
   unsigned ptx_version;ptx_version517,15821
   unsigned sm_target;sm_target518,15846
struct gpgpu_ptx_sim_arg {gpgpu_ptx_sim_arg521,15873
   gpgpu_ptx_sim_arg() { m_start=NULL; }gpgpu_ptx_sim_arg522,15900
   gpgpu_ptx_sim_arg(const void *arg, size_t size, size_t offset)gpgpu_ptx_sim_arg523,15941
   const void *m_start;m_start529,16080
   size_t m_nbytes;m_nbytes530,16104
   size_t m_offset;m_offset531,16124
typedef std::list<gpgpu_ptx_sim_arg> gpgpu_ptx_sim_arg_list_t;gpgpu_ptx_sim_arg_list_t534,16148
class memory_space_t {memory_space_t536,16212
   memory_space_t() { m_type = undefined_space; m_bank=0; }memory_space_t538,16243
   memory_space_t( const enum _memory_space_t &from ) { m_type = from; m_bank = 0; }memory_space_t539,16303
   bool operator==( const memory_space_t &x ) const { return (m_bank == x.m_bank) && (m_type == x.m_type); }operator ==540,16388
   bool operator!=( const memory_space_t &x ) const { return !(*this == x); }operator !=541,16497
   bool operator<( const memory_space_t &x ) const operator <542,16575
   enum _memory_space_t get_type() const { return m_type; }get_type552,16822
   unsigned get_bank() const { return m_bank; }get_bank553,16882
   void set_bank( unsigned b ) { m_bank = b; }set_bank554,16930
   bool is_const() const { return (m_type == const_space) || (m_type == param_space_kernel); }is_const555,16977
   bool is_local() const { return (m_type == local_space) || (m_type == param_space_local); }is_local556,17072
   bool is_global() const { return (m_type == global_space); }is_global557,17166
   enum _memory_space_t m_type;m_type560,17239
   unsigned m_bank; // n in ".const[n]"; note .const == .const[0] (see PTX 2.1 manual, sec. 5.1.3)m_bank561,17271
const unsigned MAX_MEMORY_ACCESS_SIZE = 128;MAX_MEMORY_ACCESS_SIZE564,17374
typedef std::bitset<MAX_MEMORY_ACCESS_SIZE> mem_access_byte_mask_t;mem_access_byte_mask_t565,17419
#define NO_PARTIAL_WRITE NO_PARTIAL_WRITE566,17487
#define MEM_ACCESS_TYPE_TUP_DEF MEM_ACCESS_TYPE_TUP_DEF568,17540
#define MA_TUP_BEGIN(MA_TUP_BEGIN584,17990
#define MA_TUP(MA_TUP585,18023
#define MA_TUP_END(MA_TUP_END586,18043
#undef MA_TUP_BEGINMA_TUP_BEGIN588,18092
#undef MA_TUPMA_TUP589,18112
#undef MA_TUP_ENDMA_TUP_END590,18126
enum cache_operator_type {cache_operator_type594,18215
    CACHE_UNDEFINED, CACHE_UNDEFINED595,18242
    CACHE_ALL,          // .caCACHE_ALL598,18278
    CACHE_LAST_USE,     // .luCACHE_LAST_USE599,18309
    CACHE_VOLATILE,     // .cvCACHE_VOLATILE600,18340
    CACHE_STREAMING,    // .csCACHE_STREAMING603,18420
    CACHE_GLOBAL,       // .cgCACHE_GLOBAL604,18451
    CACHE_WRITE_BACK,   // .wbCACHE_WRITE_BACK607,18497
    CACHE_WRITE_THROUGH // .wtCACHE_WRITE_THROUGH608,18528
class mem_access_t {mem_access_t611,18563
   mem_access_t() { init(); }mem_access_t613,18592
   mem_access_t( mem_access_type type, mem_access_t614,18622
   mem_access_t( mem_access_type type, mem_access_t625,18881
   new_addr_type get_addr() const { return m_addr; }get_addr640,19302
   void set_addr(new_addr_type addr) {m_addr=addr;}set_addr641,19355
   unsigned get_size() const { return m_req_size; }get_size642,19407
   const active_mask_t &get_warp_mask() const { return m_warp_mask; }get_warp_mask643,19459
   bool is_write() const { return m_write; }is_write644,19529
   enum mem_access_type get_type() const { return m_type; }get_type645,19574
   mem_access_byte_mask_t get_byte_mask() const { return m_byte_mask; }get_byte_mask646,19634
   void print(FILE *fp) constprint648,19707
   void init() init666,20465
   unsigned      m_uid;m_uid673,20562
   new_addr_type m_addr;     // request addressm_addr674,20586
   bool          m_write;m_write675,20634
   unsigned      m_req_size; // bytesm_req_size676,20660
   mem_access_type m_type;m_type677,20698
   active_mask_t m_warp_mask;m_warp_mask678,20725
   mem_access_byte_mask_t m_byte_mask;m_byte_mask679,20755
   static unsigned sm_next_access_uid;sm_next_access_uid681,20795
class mem_fetch_interface {mem_fetch_interface686,20856
class mem_fetch_allocator {mem_fetch_allocator692,21002
#define MAX_REG_OPERANDS MAX_REG_OPERANDS699,21340
struct dram_callback_t {dram_callback_t701,21368
   dram_callback_t() { function=NULL; instruction=NULL; thread=NULL; }dram_callback_t702,21393
   void (*function)(const class inst_t*, class ptx_thread_info*);function703,21464
   const class inst_t* instruction;instruction705,21531
   class ptx_thread_info *thread;thread706,21567
class inst_t {inst_t709,21605
    inst_t()inst_t711,21628
    bool valid() const { return m_decoded; }valid741,22435
    virtual void print_insn( FILE *fp ) const print_insn742,22480
    bool is_load() const { return (op == LOAD_OP || memory_op == memory_load); }is_load746,22588
    bool is_store() const { return (op == STORE_OP || memory_op == memory_store); }is_store747,22669
    unsigned get_num_operands() const {return num_operands;}get_num_operands748,22753
    unsigned get_num_regs() const {return num_regs;}get_num_regs749,22814
    void set_num_regs(unsigned num) {num_regs=num;}set_num_regs750,22867
    void set_num_operands(unsigned num) {num_operands=num;}set_num_operands751,22919
    void set_bar_id(unsigned id) {bar_id=id;}set_bar_id752,22979
    void set_bar_count(unsigned count) {bar_count=count;}set_bar_count753,23025
    address_type pc;        // program counter address of instructionpc755,23084
    unsigned isize;         // size of instruction in bytes isize756,23154
    op_type op;             // opcode (uarch visible)op757,23215
    barrier_type bar_type;bar_type759,23270
    reduction_type red_type;red_type760,23297
    unsigned bar_id;bar_id761,23326
    unsigned bar_count;bar_count762,23347
    types_of_operands oprnd_type;     // code (uarch visible) identify if the operation is an interger or a floating pointoprnd_type764,23372
    special_ops sp_op;           // code (uarch visible) identify if int_alu, fp_alu, int_mul ....sp_op765,23495
    operation_pipeline op_pipe;  // code (uarch visible) identify the pipeline of the operation (SP, SFU or MEM)op_pipe766,23594
    mem_operation mem_op;        // code (uarch visible) identify memory typemem_op767,23707
    _memory_op_t memory_op; // memory_op used by ptxplus memory_op768,23785
    unsigned num_operands;num_operands769,23843
    unsigned num_regs; // count vector operand as one register operandnum_regs770,23870
    address_type reconvergence_pc; // -1 => not a branch, -2 => use function return addressreconvergence_pc772,23942
    unsigned out[4];out774,24039
    unsigned in[4];in775,24060
    unsigned char is_vectorin;is_vectorin776,24080
    unsigned char is_vectorout;is_vectorout777,24111
    int pred; // predicate register numberpred778,24143
    int ar1, ar2;ar1779,24186
    int ar1, ar2;ar2779,24186
        int dst[MAX_REG_OPERANDS];dst782,24269
        int src[MAX_REG_OPERANDS];src783,24304
    } arch_reg;arch_reg784,24339
    unsigned latency; // operation latency latency786,24441
    unsigned initiation_interval;initiation_interval787,24485
    unsigned data_size; // what is the size of the word being operated on?data_size789,24520
    memory_space_t space;space790,24595
    cache_operator_type cache_op;cache_op791,24621
    bool m_decoded;m_decoded794,24667
    virtual void pre_decode() {}pre_decode795,24687
enum divergence_support_t {divergence_support_t798,24724
   POST_DOMINATOR = 1,POST_DOMINATOR799,24752
   NUM_SIMD_MODELNUM_SIMD_MODEL800,24775
const unsigned MAX_ACCESSES_PER_INSN_PER_THREAD = 8;MAX_ACCESSES_PER_INSN_PER_THREAD803,24797
class warp_inst_t: public inst_t {warp_inst_t805,24851
    warp_inst_t() warp_inst_t808,24914
    warp_inst_t( const core_config *config ) warp_inst_t814,25009
    virtual ~warp_inst_t(){~warp_inst_t826,25343
    void clear() clear833,25584
    void issue( const active_mask_t &mask, unsigned warp_id, unsigned long long cycle, int dynamic_warp_id ) issue837,25638
    const active_mask_t & get_active_mask() constget_active_mask849,26053
    void set_addr( unsigned n, new_addr_type addr ) set_addr855,26266
    void set_addr( unsigned n, new_addr_type* addr, unsigned num_addrs )set_addr863,26542
    struct transaction_info {transaction_info874,26953
        std::bitset<4> chunks; // bitmask: 32-byte chunks accessedchunks875,26983
        mem_access_byte_mask_t bytes;bytes876,27050
        active_mask_t active; // threads in this transactionactive877,27088
        bool test_bytes(unsigned start_bit, unsigned end_bit) {test_bytes879,27150
    void add_callback( unsigned lane_id, add_callback892,27752
    virtual void print_insn(FILE *fp) const print_insn913,28592
    bool active( unsigned thread ) const { return m_warp_active_mask.test(thread); }active919,28823
    unsigned active_count() const { return m_warp_active_mask.count(); }active_count920,28908
    unsigned issued_count() const { assert(m_empty == false); return m_warp_issued_mask.count(); }  // for instruction counting issued_count921,28981
    bool empty() const { return m_empty; }empty922,29110
    unsigned warp_id() const warp_id923,29153
    unsigned dynamic_warp_id() const dynamic_warp_id928,29251
    bool has_callback( unsigned n ) consthas_callback933,29365
    new_addr_type get_addr( unsigned n ) constget_addr938,29551
    bool isatomic() const { return m_isatomic; }isatomic944,29709
    unsigned warp_size() const { return m_config->warp_size; }warp_size946,29759
    bool accessq_empty() const { return m_accessq.empty(); }accessq_empty948,29823
    unsigned accessq_count() const { return m_accessq.size(); }accessq_count949,29884
    const mem_access_t &accessq_back() { return m_accessq.back(); }accessq_back950,29948
    void accessq_pop_back() { m_accessq.pop_back(); }accessq_pop_back951,30016
    bool dispatch_delay()dispatch_delay953,30071
    bool has_dispatch_delay(){has_dispatch_delay960,30186
    unsigned get_uid() const { return m_uid; }get_uid965,30284
    unsigned m_uid;m_uid970,30345
    bool m_empty;m_empty971,30365
    bool m_cache_hit;m_cache_hit972,30383
    unsigned long long issue_cycle;issue_cycle973,30405
    unsigned cycles; // used for implementing initiation interval delaycycles974,30441
    bool m_isatomic;m_isatomic975,30513
    bool m_is_printf;m_is_printf976,30534
    unsigned m_warp_id;m_warp_id977,30556
    unsigned m_dynamic_warp_id; m_dynamic_warp_id978,30580
    const core_config *m_config; m_config979,30613
    active_mask_t m_warp_active_mask; // dynamic active mask for timing model (after predication)m_warp_active_mask980,30647
    active_mask_t m_warp_issued_mask; // active mask at issue (prior to predication test) -- for instruction countingm_warp_issued_mask981,30745
    struct per_thread_info {per_thread_info983,30864
        per_thread_info() {per_thread_info984,30893
        dram_callback_t callback;callback988,31037
        new_addr_type memreqaddr[MAX_ACCESSES_PER_INSN_PER_THREAD]; // effective address, upto 8 different requests (to support 32B access in 8 chunks of 4B each)memreqaddr989,31071
    bool m_per_scalar_thread_valid;m_per_scalar_thread_valid991,31241
    std::vector<per_thread_info> m_per_scalar_thread;m_per_scalar_thread992,31277
    bool m_mem_accesses_created;m_mem_accesses_created993,31331
    std::list<mem_access_t> m_accessq;m_accessq994,31364
    static unsigned sm_next_uid;sm_next_uid996,31404
class core_t {core_t1007,31721
        core_t( gpgpu_sim *gpu, core_t1009,31748
        virtual ~core_t() { free(m_thread); }~core_t1038,32831
        class gpgpu_sim * get_gpu() {return m_gpu;}get_gpu1042,33108
        kernel_info_t * get_kernel_info(){ return m_kernel;}get_kernel_info1050,33626
        unsigned get_warp_size() const { return m_warp_size; }get_warp_size1051,33687
        void and_reduction(unsigned ctaid, unsigned barid, bool value) { reduction_storage[ctaid][barid] &= value; }and_reduction1052,33750
        void or_reduction(unsigned ctaid, unsigned barid, bool value) { reduction_storage[ctaid][barid] |= value; }or_reduction1053,33867
        void popc_reduction(unsigned ctaid, unsigned barid, bool value) { reduction_storage[ctaid][barid] += value;}popc_reduction1054,33983
        unsigned get_reduction_value(unsigned ctaid, unsigned barid) {return reduction_storage[ctaid][barid];}get_reduction_value1055,34100
        class gpgpu_sim *m_gpu;m_gpu1057,34226
        kernel_info_t *m_kernel;m_kernel1058,34258
        simt_stack  **m_simt_stack; // pdom based reconvergence context for each warpm_simt_stack1059,34291
        class ptx_thread_info ** m_thread;m_thread1060,34377
        unsigned m_warp_size;m_warp_size1061,34420
        unsigned m_warp_count;m_warp_count1062,34450
        unsigned reduction_storage[MAX_CTA_PER_SHADER][MAX_BARRIERS_PER_CTA];reduction_storage1063,34481
class register_set {register_set1068,34612
	register_set(unsigned num, const char* name){register_set1070,34641
	bool has_free(){has_free1076,34790
	bool has_ready(){has_ready1084,34929
	void move_in( warp_inst_t *&src ){move_in1093,35074
	void move_out_to( warp_inst_t *&dest ){move_out_to1100,35259
	warp_inst_t** get_ready(){get_ready1105,35366
	void print(FILE* fp) const{print1120,35671
	warp_inst_t ** get_free(){get_free1129,35869
	std::vector<warp_inst_t*> regs;regs1140,36073
	const char* m_name;m_name1141,36106

stream_manager.cc,1550
unsigned CUstream_st::sm_next_stream_uid = 0;sm_next_stream_uid33,1745
CUstream_st::CUstream_st() CUstream_st35,1792
bool CUstream_st::empty()empty42,1920
bool CUstream_st::busy()busy50,2076
void CUstream_st::synchronize() synchronize58,2224
void CUstream_st::push( const stream_operation &op )push69,2456
void CUstream_st::record_next_done()record_next_done77,2645
stream_operation CUstream_st::next()next88,2858
void CUstream_st::print(FILE *fp)print98,3089
void stream_operation::do_operation( gpgpu_sim *gpu )do_operation114,3565
void stream_operation::print( FILE *fp ) constprint177,5784
stream_manager::stream_manager( gpgpu_sim *gpu, bool cuda_launch_blocking ) stream_manager192,6469
bool stream_manager::operation( bool * sim)operation200,6692
bool stream_manager::check_finished_kernel()check_finished_kernel213,7042
bool stream_manager::register_finished_kernel(unsigned grid_uid)register_finished_kernel222,7204
stream_operation stream_manager::front() front239,7658
void stream_manager::add_stream( struct CUstream_st *stream )add_stream274,8819
void stream_manager::destroy_stream( CUstream_st *stream )destroy_stream282,9016
bool stream_manager::concurrent_streams_empty()concurrent_streams_empty299,9436
bool stream_manager::empty_protected()empty_protected314,9832
bool stream_manager::empty()empty326,10106
void stream_manager::print( FILE *fp)print337,10305
void stream_manager::print_impl( FILE *fp)print_impl343,10435
void stream_manager::push( stream_operation op )push356,10823

Makefile,285
DEBUG?=0DEBUG32,1663
TRACE?=1TRACE33,1672
CXXFLAGS = -Wall -DDEBUGCXXFLAGS37,1715
CPP = g++ $(SNOW)CPP56,1984
OEXT = oOEXT57,2002
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)OUTPUT_DIR59,2012
SRCS = $(shell ls *.cc)SRCS60,2044
OBJS = $(SRCS:%.cc=$(OUTPUT_DIR)/%.$(OEXT))OBJS61,2068

option_parser.h,406
typedef class OptionParser *option_parser_t;option_parser_t35,1701
enum option_dtype {option_dtype38,1774
    OPT_INT32,OPT_INT3239,1794
    OPT_UINT32,OPT_UINT3240,1809
    OPT_INT64,OPT_INT6441,1825
    OPT_UINT64,OPT_UINT6442,1840
    OPT_BOOL,OPT_BOOL43,1856
    OPT_FLOAT,OPT_FLOAT44,1870
    OPT_DOUBLE,OPT_DOUBLE45,1885
    OPT_CHAR,OPT_CHAR46,1901
    OPT_CSTROPT_CSTR47,1915

gpgpusim_entrypoint.cc,1436
#define MAX(MAX42,1975
struct gpgpu_ptx_sim_arg *grid_params;grid_params46,2015
sem_t g_sim_signal_start;g_sim_signal_start48,2055
sem_t g_sim_signal_finish;g_sim_signal_finish49,2081
sem_t g_sim_signal_exit;g_sim_signal_exit50,2108
time_t g_simulation_starttime;g_simulation_starttime51,2133
pthread_t g_simulation_thread;g_simulation_thread52,2164
gpgpu_sim_config g_the_gpu_config;g_the_gpu_config54,2196
gpgpu_sim *g_the_gpu;g_the_gpu55,2231
stream_manager *g_stream_manager;g_stream_manager56,2253
static int sg_argc = 3;sg_argc60,2290
static const char *sg_argv[] = {"", "-config","gpgpusim.config"};sg_argv61,2314
void *gpgpu_sim_thread_sequential(void*)gpgpu_sim_thread_sequential67,2421
pthread_mutex_t g_sim_lock = PTHREAD_MUTEX_INITIALIZER;g_sim_lock91,3038
bool g_sim_active = false;g_sim_active92,3094
bool g_sim_done = true;g_sim_done93,3121
void *gpgpu_sim_thread_concurrent(void*)gpgpu_sim_thread_concurrent95,3146
void synchronize()synchronize157,5537
void exit_simulation()exit_simulation174,6053
gpgpu_sim *gpgpu_ptx_sim_init_perf()gpgpu_ptx_sim_init_perf186,6324
void start_sim_thread(int api)start_sim_thread218,7434
void print_simulation_time()print_simulation_time230,7753
int gpgpu_opencl_ptx_sim_main_perf( kernel_info_t *grid )gpgpu_opencl_ptx_sim_main_perf249,8499
int gpgpu_opencl_ptx_sim_main_func( kernel_info_t *grid )gpgpu_opencl_ptx_sim_main_func261,8772

statwrapper.cc,367
Stats* StatCreate (const char * name, double bin_size, int num_bins) {StatCreate5,87
void StatClear(void * st)StatClear11,264
void StatAddSample (void * st, int val)StatAddSample16,322
double StatAverage(void * st) StatAverage21,401
double StatMax(void * st) StatMax26,472
double StatMin(void * st) StatMin31,535
void StatDisp (void * st)StatDisp36,598

statwrapper.h,41
#define STAT_WRAPER_HSTAT_WRAPER_H2,22

option_parser.cc,3701
class OptionRegistryInterface OptionRegistryInterface46,1948
   OptionRegistryInterface(const string optionName, const string optionDesc) OptionRegistryInterface49,1989
   virtual ~OptionRegistryInterface() {}~OptionRegistryInterface53,2153
   const string& GetName() { return m_optionName; }GetName55,2195
   const string& GetDesc() { return m_optionDesc; }GetDesc56,2247
   const bool isParsed() { return m_isParsed; }isParsed57,2299
   string m_optionName;m_optionName64,2525
   string m_optionDesc;m_optionDesc65,2549
   bool m_isParsed; // true if the target variable has been updated by fromString()m_isParsed66,2573
class OptionRegistry : public OptionRegistryInterface OptionRegistry71,2756
   OptionRegistry(const string name, const string desc, T &variable)OptionRegistry74,2821
   virtual ~OptionRegistry() {}~OptionRegistry78,2963
   virtual string toString() toString80,2996
   virtual bool fromString(const string str)fromString87,3107
   virtual bool isFlag() { return false; }isFlag110,3685
   virtual bool assignDefault(const char *str) { return fromString(str); }assignDefault111,3728
   operator T()operator T113,3804
   T &m_variable;m_variable119,3865
bool OptionRegistry<string>::fromString(const string str)fromString124,3944
bool OptionRegistry<char *>::fromString(const string str)fromString133,4126
bool OptionRegistry<char *>::assignDefault(const char *str) assignDefault143,4398
string OptionRegistry<char *>::toString() toString152,4693
bool OptionRegistry<bool>::fromString(const string str)fromString165,4934
bool OptionRegistry<bool>::isFlag() { return true; }isFlag184,5465
class OptionParserOptionParser187,5604
   OptionParser() {}OptionParser190,5633
   ~OptionParser() ~OptionParser191,5654
   void Register(const string optionName, const string optionDesc, T &optionVariable, const char *optionDefault)Register200,5875
   void ParseCommandLine(int argc, const char * const argv[])ParseCommandLine208,6225
   void ParseFile(const char *filename) {ParseFile248,7587
   void ParseString(string inputString, const string delimiters = string(" ;")) {ParseString274,8397
   void ParseStringStream(stringstream &args) {ParseStringStream289,8982
   void Print(FILE *fout)Print326,10131
   typedef list<OptionRegistryInterface*> OptionCollection;OptionCollection344,10796
   OptionCollection m_optionReg;m_optionReg345,10856
   typedef map<string, OptionRegistryInterface*> OptionMap;OptionMap346,10889
   OptionMap m_optionMap;m_optionMap347,10949
option_parser_t option_parser_create() option_parser_create352,11007
void option_parser_destroy(option_parser_t opp)option_parser_destroy358,11149
void option_parser_register(option_parser_t opp, option_parser_register364,11283
void option_parser_cmdline(option_parser_t opp,option_parser_cmdline389,12792
void option_parser_cfgfile(option_parser_t opp,option_parser_cfgfile398,13016
void option_parser_delimited_string(option_parser_t opp,option_parser_delimited_string405,13215
void option_parser_print(option_parser_t opp, option_parser_print413,13513
class testtypetesttype425,13732
   int idata;idata428,13757
   float fdata;fdata429,13771
   string sdata;sdata430,13787
   unsigned long long ulldata;ulldata431,13804
   bool bdata;bdata432,13835
   unsigned int boolint;boolint433,13850
   char * coption;coption434,13875
   testtype() testtype436,13895
int cppinterfacetest(int argc, const char *argv[])cppinterfacetest446,14023
int cinterfacetest(int argc, const char *argv[])cinterfacetest478,15145
int stringparsertest()stringparsertest513,16406
int main(int argc, const char *argv[]) main537,17174

gpgpusim_entrypoint.h,78
#define GPGPUSIM_ENTRYPOINT_H_INCLUDEDGPGPUSIM_ENTRYPOINT_H_INCLUDED29,1642

gpuwattch/XML_Parse.h,25804
#define XML_PARSE_H_XML_PARSE_H_40,2369
enum perf_count_t {perf_count_t69,3489
   TOT_INST=0,TOT_INST70,3510
   FP_INT,FP_INT71,3526
   IC_H,IC_H72,3538
   IC_M,IC_M73,3548
   DC_RH,DC_RH74,3558
   DC_RM,DC_RM75,3569
   DC_WH,DC_WH76,3580
   DC_WM,DC_WM77,3591
   TC_H,TC_H78,3602
   TC_M,TC_M79,3612
   CC_H,CC_H80,3622
   CC_M,CC_M81,3632
   SHRD_ACC,SHRD_ACC82,3642
   REG_RD,REG_RD83,3656
   REG_WR,REG_WR84,3668
   NON_REG_OPs,NON_REG_OPs85,3680
   SP_ACC,SP_ACC86,3697
   SFU_ACC,SFU_ACC87,3709
   FPU_ACC,FPU_ACC88,3722
   MEM_RD,MEM_RD89,3735
   MEM_WR,MEM_WR90,3747
   MEM_PRE,MEM_PRE91,3759
   L2_RH,L2_RH92,3772
   L2_RM,L2_RM93,3783
   L2_WH,L2_WH94,3794
   L2_WM,L2_WM95,3805
   NOC_A,NOC_A96,3816
   PIPE_A,PIPE_A97,3827
   IDLE_CORE_N,IDLE_CORE_N98,3839
   CONST_DYNAMICN,CONST_DYNAMICN99,3856
   NUM_PERFORMANCE_COUNTERSNUM_PERFORMANCE_COUNTERS100,3876
	int prediction_width;prediction_width104,3928
	char prediction_scheme[20];prediction_scheme105,3952
	int predictor_size;predictor_size106,3982
	int predictor_entries;predictor_entries107,4004
	int local_predictor_size[20];local_predictor_size108,4029
	int local_predictor_entries;local_predictor_entries109,4061
	int global_predictor_entries;global_predictor_entries110,4092
	int global_predictor_bits;global_predictor_bits111,4124
	int chooser_predictor_entries;chooser_predictor_entries112,4153
	int chooser_predictor_bits;chooser_predictor_bits113,4186
	double predictor_accesses;predictor_accesses114,4216
} predictor_systemcore;predictor_systemcore115,4245
	int number_entries;number_entries117,4287
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy118,4309
	double total_hits;total_hits119,4414
	double total_accesses;total_accesses120,4435
	double total_misses;total_misses121,4460
	double conflicts;conflicts122,4483
} itlb_systemcore;itlb_systemcore123,4503
	double icache_config[20];icache_config126,4551
	int buffer_sizes[20];buffer_sizes127,4579
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy128,4603
	double total_accesses;total_accesses130,4718
	double read_accesses;read_accesses131,4743
	double read_misses;read_misses132,4767
	double replacements;replacements133,4789
	double read_hits;read_hits134,4812
	double total_hits;total_hits135,4832
	double total_misses;total_misses136,4853
	double miss_buffer_access;miss_buffer_access137,4876
	double fill_buffer_accesses;fill_buffer_accesses138,4905
	double prefetch_buffer_accesses;prefetch_buffer_accesses139,4936
	double prefetch_buffer_writes;prefetch_buffer_writes140,4971
	double prefetch_buffer_reads;prefetch_buffer_reads141,5004
	double prefetch_buffer_hits;prefetch_buffer_hits142,5036
	double conflicts;conflicts143,5067
} icache_systemcore;icache_systemcore144,5087
	int number_entries;number_entries147,5137
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy148,5159
	double total_accesses;total_accesses150,5274
	double read_accesses;read_accesses151,5299
	double write_accesses;write_accesses152,5323
	double write_hits;write_hits153,5348
	double read_hits;read_hits154,5369
	double read_misses;read_misses155,5389
	double write_misses;write_misses156,5411
	double total_hits;total_hits157,5434
	double total_misses;total_misses158,5455
	double conflicts;conflicts159,5478
} dtlb_systemcore;dtlb_systemcore160,5498
	double dcache_config[20];dcache_config163,5546
	int buffer_sizes[20];buffer_sizes164,5574
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy165,5598
	double total_accesses;total_accesses167,5713
	double read_accesses;read_accesses168,5738
	double write_accesses;write_accesses169,5762
	double total_hits;total_hits170,5787
	double total_misses;total_misses171,5808
	double read_hits;read_hits172,5831
	double write_hits;write_hits173,5851
	double read_misses;read_misses174,5872
	double write_misses;write_misses175,5894
	double replacements;replacements176,5917
	double write_backs;write_backs177,5940
	double miss_buffer_access;miss_buffer_access178,5962
	double fill_buffer_accesses;fill_buffer_accesses179,5991
	double prefetch_buffer_accesses;prefetch_buffer_accesses180,6022
	double prefetch_buffer_writes;prefetch_buffer_writes181,6057
	double prefetch_buffer_reads;prefetch_buffer_reads182,6090
	double prefetch_buffer_hits;prefetch_buffer_hits183,6122
	double wbb_writes;wbb_writes184,6153
	double wbb_reads;wbb_reads185,6174
	double conflicts;conflicts186,6194
} dcache_systemcore;dcache_systemcore187,6214
	int BTB_config[20];BTB_config190,6264
	double total_accesses;total_accesses192,6296
	double read_accesses;read_accesses193,6321
	double write_accesses;write_accesses194,6345
	double total_hits;total_hits195,6370
	double total_misses;total_misses196,6391
	double read_hits;read_hits197,6414
	double write_hits;write_hits198,6434
	double read_misses;read_misses199,6455
	double write_misses;write_misses200,6477
	double replacements;replacements201,6500
} BTB_systemcore;BTB_systemcore202,6523
	int clock_rate;clock_rate205,6607
	bool opt_local;opt_local206,6625
	bool x86;x86207,6643
	int machine_bits;machine_bits208,6655
	int virtual_address_width;virtual_address_width209,6675
	int physical_address_width;physical_address_width210,6704
	int opcode_width;opcode_width211,6734
	int micro_opcode_width;micro_opcode_width212,6754
	int instruction_length;instruction_length213,6780
	int machine_type;machine_type214,6806
	int internal_datapath_width;internal_datapath_width215,6826
	int number_hardware_threads;number_hardware_threads216,6857
	int fetch_width;fetch_width217,6888
	int number_instruction_fetch_ports;number_instruction_fetch_ports218,6907
	int decode_width;decode_width219,6945
	int issue_width;issue_width220,6965
	int peak_issue_width;peak_issue_width221,6984
	int commit_width;commit_width222,7008
	int pipelines_per_core[20];pipelines_per_core223,7028
	int pipeline_depth[20];pipeline_depth224,7058
	char FPU[20];FPU225,7084
	char divider_multiplier[20];divider_multiplier226,7100
	int ALU_per_core;ALU_per_core227,7131
	double FPU_per_core;FPU_per_core228,7151
	int MUL_per_core;MUL_per_core229,7174
	int instruction_buffer_size;instruction_buffer_size230,7194
	int decoded_stream_buffer_size;decoded_stream_buffer_size231,7225
	int instruction_window_scheme;instruction_window_scheme232,7259
	int instruction_window_size;instruction_window_size233,7292
	int fp_instruction_window_size;fp_instruction_window_size234,7323
	int ROB_size;ROB_size235,7357
	int archi_Regs_IRF_size;archi_Regs_IRF_size236,7373
	int archi_Regs_FRF_size;archi_Regs_FRF_size237,7400
	int phy_Regs_IRF_size;phy_Regs_IRF_size238,7427
	int phy_Regs_FRF_size;phy_Regs_FRF_size239,7452
	int rename_scheme;rename_scheme240,7477
	int register_windows_size;register_windows_size241,7498
	char LSU_order[20];LSU_order242,7527
	int store_buffer_size;store_buffer_size243,7549
	int load_buffer_size;load_buffer_size244,7574
	int memory_ports;memory_ports245,7598
	char Dcache_dual_pump[20];Dcache_dual_pump246,7618
	int RAS_size;RAS_size247,7647
	int fp_issue_width;fp_issue_width248,7663
	int prediction_width;prediction_width249,7685
	int number_of_BTB;number_of_BTB250,7709
	int number_of_BPT;number_of_BPT251,7730
	bool gpgpu_clock_gated_lanes;gpgpu_clock_gated_lanes252,7751
	double total_instructions;total_instructions255,7832
	double int_instructions;int_instructions256,7861
	double fp_instructions;fp_instructions257,7888
	double branch_instructions;branch_instructions258,7914
	double branch_mispredictions;branch_mispredictions259,7944
	double committed_instructions;committed_instructions260,7976
	double committed_int_instructions;committed_int_instructions261,8009
	double committed_fp_instructions;committed_fp_instructions262,8046
	double load_instructions;load_instructions263,8082
	double store_instructions;store_instructions264,8110
	double total_cycles;total_cycles265,8139
	double idle_cycles;idle_cycles266,8162
	double busy_cycles;busy_cycles267,8184
	double instruction_buffer_reads;instruction_buffer_reads268,8206
	double instruction_buffer_write;instruction_buffer_write269,8241
	double ROB_reads;ROB_reads270,8276
	double ROB_writes;ROB_writes271,8296
	double rename_accesses;rename_accesses272,8317
	double fp_rename_accesses;fp_rename_accesses273,8343
	double rename_reads;rename_reads274,8372
	double rename_writes;rename_writes275,8395
	double fp_rename_reads;fp_rename_reads276,8419
	double fp_rename_writes;fp_rename_writes277,8445
	double inst_window_reads;inst_window_reads278,8472
	double inst_window_writes;inst_window_writes279,8500
	double inst_window_wakeup_accesses;inst_window_wakeup_accesses280,8529
	double inst_window_selections;inst_window_selections281,8567
	double fp_inst_window_reads;fp_inst_window_reads282,8600
	double fp_inst_window_writes;fp_inst_window_writes283,8631
	double fp_inst_window_wakeup_accesses;fp_inst_window_wakeup_accesses284,8663
	double fp_inst_window_selections;fp_inst_window_selections285,8704
	double archi_int_regfile_reads;archi_int_regfile_reads286,8740
	double archi_float_regfile_reads;archi_float_regfile_reads287,8774
	double phy_int_regfile_reads;phy_int_regfile_reads288,8810
	double phy_float_regfile_reads;phy_float_regfile_reads289,8842
	double phy_int_regfile_writes;phy_int_regfile_writes290,8876
	double phy_float_regfile_writes;phy_float_regfile_writes291,8909
	double archi_int_regfile_writes;archi_int_regfile_writes292,8944
	double archi_float_regfile_writes;archi_float_regfile_writes293,8979
	double int_regfile_reads;int_regfile_reads294,9016
	double float_regfile_reads;float_regfile_reads295,9044
	double int_regfile_writes;int_regfile_writes296,9074
	double float_regfile_writes;float_regfile_writes297,9103
	double non_rf_operands;non_rf_operands298,9134
	double windowed_reg_accesses;windowed_reg_accesses299,9160
	double windowed_reg_transports;windowed_reg_transports300,9192
	double function_calls;function_calls301,9226
	double context_switches;context_switches302,9251
	double ialu_accesses;ialu_accesses303,9278
	double fpu_accesses;fpu_accesses304,9302
	double mul_accesses;mul_accesses305,9325
	double sp_average_active_lanes;sp_average_active_lanes306,9348
	double sfu_average_active_lanes;sfu_average_active_lanes307,9382
	double cdb_alu_accesses;cdb_alu_accesses308,9417
	double cdb_mul_accesses;cdb_mul_accesses309,9444
	double cdb_fpu_accesses;cdb_fpu_accesses310,9471
	double load_buffer_reads;load_buffer_reads311,9498
	double load_buffer_writes;load_buffer_writes312,9526
	double load_buffer_cams;load_buffer_cams313,9555
	double store_buffer_reads;store_buffer_reads314,9582
	double store_buffer_writes;store_buffer_writes315,9611
	double store_buffer_cams;store_buffer_cams316,9641
	double store_buffer_forwards;store_buffer_forwards317,9669
	double main_memory_access;main_memory_access318,9701
	double main_memory_read;main_memory_read319,9730
	double main_memory_write;main_memory_write320,9757
	double pipeline_duty_cycle;pipeline_duty_cycle321,9785
	double IFU_duty_cycle ;IFU_duty_cycle323,9817
	double BR_duty_cycle ;BR_duty_cycle324,9843
	double LSU_duty_cycle ;LSU_duty_cycle325,9868
	double MemManU_I_duty_cycle;MemManU_I_duty_cycle326,9894
	double MemManU_D_duty_cycle ;MemManU_D_duty_cycle327,9925
	double ALU_duty_cycle ;ALU_duty_cycle328,9957
	double MUL_duty_cycle ;MUL_duty_cycle329,9983
	double FPU_duty_cycle ;FPU_duty_cycle330,10009
	double ALU_cdb_duty_cycle ;ALU_cdb_duty_cycle331,10035
	double MUL_cdb_duty_cycle ;MUL_cdb_duty_cycle332,10065
	double FPU_cdb_duty_cycle ;FPU_cdb_duty_cycle333,10095
	double num_idle_cores;num_idle_cores335,10127
	int rf_banks;// (4)rf_banks338,10156
   int simd_width;// (8)simd_width339,10178
   int collector_units;// (4)collector_units340,10204
   double core_clock_ratio;// (2.0)core_clock_ratio341,10235
   int warp_size;// (32) warp_size342,10272
	predictor_systemcore predictor;predictor345,10352
	itlb_systemcore itlb;itlb346,10386
	icache_systemcore icache;icache347,10410
	dtlb_systemcore dtlb;dtlb348,10438
	dcache_systemcore dcache;dcache349,10462
	dcache_systemcore ccache;ccache350,10490
	dcache_systemcore tcache;tcache351,10518
	dcache_systemcore sharedmemory; // added by Jingwensharedmemory352,10546
	BTB_systemcore BTB;BTB353,10600
} system_core;system_core355,10624
	int Directory_type;Directory_type358,10668
	double Dir_config[20];Dir_config359,10690
	int buffer_sizes[20];buffer_sizes360,10715
	int clockrate;clockrate361,10739
	int ports[20];ports362,10756
	int device_type;device_type363,10773
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy364,10792
	char threeD_stack[20];threeD_stack365,10897
	double total_accesses;total_accesses367,10932
	double read_accesses;read_accesses368,10957
	double write_accesses;write_accesses369,10981
	double read_misses;read_misses370,11006
	double write_misses;write_misses371,11028
	double conflicts;conflicts372,11051
	double duty_cycle;duty_cycle373,11071
} system_L1Directory;system_L1Directory374,11092
	int Directory_type;Directory_type377,11143
	double Dir_config[20];Dir_config378,11165
	int buffer_sizes[20];buffer_sizes379,11190
	int clockrate;clockrate380,11214
	int ports[20];ports381,11231
	int device_type;device_type382,11248
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy383,11267
	char threeD_stack[20];threeD_stack384,11372
	double total_accesses;total_accesses386,11407
	double read_accesses;read_accesses387,11432
	double write_accesses;write_accesses388,11456
	double read_misses;read_misses389,11481
	double write_misses;write_misses390,11503
	double conflicts;conflicts391,11526
	double duty_cycle;duty_cycle392,11546
} system_L2Directory;system_L2Directory393,11567
	double L2_config[20];L2_config396,11618
	int clockrate;clockrate397,11642
	int ports[20];ports398,11659
	int device_type;device_type399,11676
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy400,11695
	char threeD_stack[20];threeD_stack401,11800
	int buffer_sizes[20];buffer_sizes402,11825
	double total_accesses;total_accesses404,11859
	double read_accesses;read_accesses405,11884
	double write_accesses;write_accesses406,11908
	double total_hits;total_hits407,11933
	double total_misses;total_misses408,11954
	double read_hits;read_hits409,11977
	double write_hits;write_hits410,11997
	double read_misses;read_misses411,12018
	double write_misses;write_misses412,12040
	double replacements;replacements413,12063
	double write_backs;write_backs414,12086
	double miss_buffer_accesses;miss_buffer_accesses415,12108
	double fill_buffer_accesses;fill_buffer_accesses416,12139
	double prefetch_buffer_accesses;prefetch_buffer_accesses417,12170
	double prefetch_buffer_writes;prefetch_buffer_writes418,12205
	double prefetch_buffer_reads;prefetch_buffer_reads419,12238
	double prefetch_buffer_hits;prefetch_buffer_hits420,12270
	double wbb_writes;wbb_writes421,12301
	double wbb_reads;wbb_reads422,12322
	double conflicts;conflicts423,12342
	double duty_cycle;duty_cycle424,12362
	bool   merged_dir;merged_dir426,12385
	double homenode_read_accesses;homenode_read_accesses427,12406
	double homenode_write_accesses;homenode_write_accesses428,12439
	double homenode_read_hits;homenode_read_hits429,12473
	double homenode_write_hits;homenode_write_hits430,12502
	double homenode_read_misses;homenode_read_misses431,12532
	double homenode_write_misses;homenode_write_misses432,12563
	double dir_duty_cycle;dir_duty_cycle433,12595
} system_L2;system_L2434,12620
	double L3_config[20];L3_config437,12662
	int clockrate;clockrate438,12686
	int ports[20];ports439,12703
	int device_type;device_type440,12720
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy441,12739
	char threeD_stack[20];threeD_stack442,12844
	int buffer_sizes[20];buffer_sizes443,12869
	double total_accesses;total_accesses445,12903
	double read_accesses;read_accesses446,12928
	double write_accesses;write_accesses447,12952
	double total_hits;total_hits448,12977
	double total_misses;total_misses449,12998
	double read_hits;read_hits450,13021
	double write_hits;write_hits451,13041
	double read_misses;read_misses452,13062
	double write_misses;write_misses453,13084
	double replacements;replacements454,13107
	double write_backs;write_backs455,13130
	double miss_buffer_accesses;miss_buffer_accesses456,13152
	double fill_buffer_accesses;fill_buffer_accesses457,13183
	double prefetch_buffer_accesses;prefetch_buffer_accesses458,13214
	double prefetch_buffer_writes;prefetch_buffer_writes459,13249
	double prefetch_buffer_reads;prefetch_buffer_reads460,13282
	double prefetch_buffer_hits;prefetch_buffer_hits461,13314
	double wbb_writes;wbb_writes462,13345
	double wbb_reads;wbb_reads463,13366
	double conflicts;conflicts464,13386
	double duty_cycle;duty_cycle465,13406
	bool   merged_dir;merged_dir467,13429
	double homenode_read_accesses;homenode_read_accesses468,13450
	double homenode_write_accesses;homenode_write_accesses469,13483
	double homenode_read_hits;homenode_read_hits470,13517
	double homenode_write_hits;homenode_write_hits471,13546
	double homenode_read_misses;homenode_read_misses472,13576
	double homenode_write_misses;homenode_write_misses473,13607
	double dir_duty_cycle;dir_duty_cycle474,13639
} system_L3;system_L3475,13664
	int number_of_inputs_of_crossbars;number_of_inputs_of_crossbars478,13706
	int number_of_outputs_of_crossbars;number_of_outputs_of_crossbars479,13743
	int flit_bits;flit_bits480,13781
	int input_buffer_entries_per_port;input_buffer_entries_per_port481,13798
	int ports_of_input_buffer[20];ports_of_input_buffer482,13835
	double crossbar_accesses;crossbar_accesses484,13878
} xbar0_systemNoC;xbar0_systemNoC485,13906
	int clockrate;clockrate488,13954
	bool type;type489,13971
	bool has_global_link;has_global_link490,13984
	char topology[20];topology491,14008
	int horizontal_nodes;horizontal_nodes492,14029
	int vertical_nodes;vertical_nodes493,14053
	int link_throughput;link_throughput494,14075
	int link_latency;link_latency495,14098
	int input_ports;input_ports496,14118
	int output_ports;output_ports497,14137
	int virtual_channel_per_port;virtual_channel_per_port498,14157
	int flit_bits;flit_bits499,14189
	int input_buffer_entries_per_vc;input_buffer_entries_per_vc500,14206
	int ports_of_input_buffer[20];ports_of_input_buffer501,14241
	int dual_pump;dual_pump502,14274
	int number_of_crossbars;number_of_crossbars503,14291
	char crossbar_type[20];crossbar_type504,14318
	char crosspoint_type[20];crosspoint_type505,14344
	xbar0_systemNoC xbar0;xbar0506,14372
	int arbiter_type;arbiter_type507,14397
	double chip_coverage;chip_coverage508,14417
	double total_accesses;total_accesses510,14451
	double duty_cycle;duty_cycle511,14476
	double route_over_perc;route_over_perc512,14497
} system_NoC;system_NoC513,14523
	int mem_tech_node;mem_tech_node516,14566
	int device_clock;device_clock517,14587
	int peak_transfer_rate;peak_transfer_rate518,14607
	int internal_prefetch_of_DRAM_chip;internal_prefetch_of_DRAM_chip519,14633
	int capacity_per_channel;capacity_per_channel520,14671
	int number_ranks;number_ranks521,14699
	int num_banks_of_DRAM_chip;num_banks_of_DRAM_chip522,14719
	int Block_width_of_DRAM_chip;Block_width_of_DRAM_chip523,14749
	int output_width_of_DRAM_chip;output_width_of_DRAM_chip524,14781
	int page_size_of_DRAM_chip;page_size_of_DRAM_chip525,14814
	int burstlength_of_DRAM_chip;burstlength_of_DRAM_chip526,14844
	double memory_accesses;memory_accesses529,14887
	double memory_reads;memory_reads530,14913
	double memory_writes;memory_writes531,14936
	double dram_pre;dram_pre532,14960
} system_mem;system_mem533,14979
	double peak_transfer_rate;peak_transfer_rate537,15056
	int number_mcs;number_mcs538,15085
	bool withPHY;withPHY539,15103
	int type;type540,15119
	double duty_cycle;duty_cycle544,15155
	double total_load_perc;total_load_perc545,15176
	int mc_clock;mc_clock548,15216
    int llc_line_length;llc_line_length549,15232
	int memory_channels_per_mc;memory_channels_per_mc550,15258
	int number_ranks;number_ranks551,15288
	int req_window_size_per_channel;req_window_size_per_channel552,15308
	int IO_buffer_size_per_channel;IO_buffer_size_per_channel553,15343
	int databus_width;databus_width554,15377
	int addressbus_width;addressbus_width555,15398
	int PRT_entries;PRT_entries556,15422
	bool LVDS;LVDS557,15441
	double dram_cmd_coeff;dram_cmd_coeff560,15479
	double dram_act_coeff;dram_act_coeff561,15503
	double dram_nop_coeff;dram_nop_coeff562,15527
	double dram_activity_coeff;dram_activity_coeff563,15551
	double dram_pre_coeff;dram_pre_coeff564,15580
	double dram_rd_coeff;dram_rd_coeff565,15604
	double dram_wr_coeff;dram_wr_coeff566,15627
	double dram_req_coeff;dram_req_coeff567,15650
	double dram_const_coeff;dram_const_coeff568,15674
	double memory_accesses;memory_accesses571,15712
	double memory_reads;memory_reads572,15738
	double memory_writes;memory_writes573,15761
	double dram_cmd;dram_cmd576,15802
	double dram_activity;dram_activity577,15821
	double dram_nop;dram_nop578,15845
	double dram_act;dram_act579,15864
	double dram_pre;dram_pre580,15883
	double dram_rd;dram_rd581,15902
	double dram_wr;dram_wr582,15920
	double dram_req;dram_req583,15938
} system_mc;system_mc586,15961
    int clockrate;clockrate590,16005
	int number_units;number_units591,16025
	int type;type592,16045
	double duty_cycle;duty_cycle594,16067
	double total_load_perc;total_load_perc595,16088
} system_niu;system_niu596,16114
    int clockrate;clockrate600,16159
	int number_units;number_units601,16179
	int num_channels;num_channels602,16199
	int type;type603,16219
	bool withPHY;withPHY604,16231
	double duty_cycle;duty_cycle606,16257
	double total_load_perc;total_load_perc607,16278
} system_pcie;system_pcie608,16304
	int GPU_Architecture;GPU_Architecture612,16400
	int number_of_cores;number_of_cores613,16424
	int architecture;architecture614,16447
	int number_of_L1Directories;number_of_L1Directories615,16467
	int number_of_L2Directories;number_of_L2Directories616,16498
	int number_of_L2s;number_of_L2s617,16529
	bool Private_L2;Private_L2618,16550
	int number_of_L3s;number_of_L3s619,16569
	int number_of_NoCs;number_of_NoCs620,16590
	int number_of_dir_levels;number_of_dir_levels621,16612
    int domain_size;domain_size622,16640
    int first_level_dir;first_level_dir623,16662
	int homogeneous_cores;homogeneous_cores625,16729
	int homogeneous_L1Directories;homogeneous_L1Directories626,16754
	int homogeneous_L2Directories;homogeneous_L2Directories627,16787
	double core_tech_node;core_tech_node628,16820
	int target_core_clockrate;target_core_clockrate629,16845
	int target_chip_area;target_chip_area630,16874
	int temperature;temperature631,16898
	int number_cache_levels;number_cache_levels632,16917
	int L1_property;L1_property633,16944
	int L2_property;L2_property634,16963
	int homogeneous_L2s;homogeneous_L2s635,16982
	int L3_property;L3_property636,17005
	int homogeneous_L3s;homogeneous_L3s637,17024
	int homogeneous_NoCs;homogeneous_NoCs638,17047
	int homogeneous_ccs;homogeneous_ccs639,17071
	int Max_area_deviation;Max_area_deviation640,17094
	int Max_power_deviation;Max_power_deviation641,17120
	int device_type;device_type642,17147
	bool longer_channel_device;longer_channel_device643,17166
	bool Embedded;Embedded644,17196
	bool opt_dynamic_power;opt_dynamic_power645,17213
	bool opt_lakage_power;opt_lakage_power646,17239
	bool opt_clockrate;opt_clockrate647,17264
	bool opt_area;opt_area648,17286
	int interconnect_projection_type;interconnect_projection_type649,17303
	int machine_bits;machine_bits650,17339
	int virtual_address_width;virtual_address_width651,17359
	int physical_address_width;physical_address_width652,17388
	int virtual_memory_page_size;virtual_memory_page_size653,17418
	double idle_core_power;idle_core_power654,17450
	double num_idle_cores;num_idle_cores655,17476
	int arch;arch656,17501
    double total_cycles;total_cycles657,17513
    double scaling_coefficients[64];scaling_coefficients659,17570
	system_core core[64];core660,17608
	system_L1Directory L1Directory[64];L1Directory661,17632
	system_L2Directory L2Directory[64];L2Directory662,17670
	system_L2 L2[64];L2663,17708
    system_L2 l2;l2664,17728
	system_L3 L3[64];L3665,17747
    system_NoC NoC[64];NoC666,17767
    system_mem mem;mem667,17792
	system_mc mc;mc668,17813
	system_mc flashc;flashc669,17829
	system_niu niu;niu670,17849
	system_pcie pcie;pcie671,17867
} root_system;root_system672,17887
class ParseXMLParseXML674,17905
	root_system sys;sys680,17996

gpuwattch/array.h,1129
#define ARRAY_H_ARRAY_H_33,1873
class ArrayST :public Component{ArrayST45,2100
  ArrayST(){};ArrayST47,2142
  InputParameter l_ip;l_ip50,2332
  string         name;name51,2355
  enum Device_ty device_ty;device_ty52,2378
  bool opt_local;opt_local53,2406
  enum Core_type core_ty;core_ty54,2424
  bool           is_default;is_default55,2450
  uca_org_t      local_result;local_result56,2479
  statsDef       tdp_stats;tdp_stats58,2511
  statsDef       rtp_stats;rtp_stats59,2539
  statsDef       stats_t;stats_t60,2567
  powerDef       power_t;power_t61,2593
class InstCache :public Component{InstCache70,2764
  ArrayST* caches;caches72,2807
  ArrayST* missb;missb73,2826
  ArrayST* ifb;ifb74,2844
  ArrayST* prefetchb;prefetchb75,2860
  powerDef power_t;//temp value holder for both (max) power and runtime powerpower_t76,2882
  InstCache(){caches=0;missb=0;ifb=0;prefetchb=0;};InstCache77,2960
  ~InstCache(){~InstCache78,3012
class DataCache :public InstCache{DataCache90,3379
  ArrayST* wbb;wbb92,3422
  DataCache(){wbb=0;};DataCache93,3438
  ~DataCache(){~DataCache94,3461

gpuwattch/processor.h,3351
#define PROCESSOR_H_PROCESSOR_H_39,2330
class Processor : public ComponentProcessor57,2724
	ParseXML *XML;XML60,2771
	vector<Core *> cores;cores61,2787
    vector<SharedCache *> l2array;l2array62,2810
    vector<SharedCache *> l3array;l3array63,2845
    vector<SharedCache *> l1dirarray;l1dirarray64,2880
    vector<SharedCache *> l2dirarray;l2dirarray65,2918
    vector<NoC *>  nocs;nocs66,2956
    MemoryController * mc;mc67,2981
    NIUController    * niu;niu68,3008
    PCIeController   * pcie;pcie69,3036
    FlashController  * flashcontroller;flashcontroller70,3065
    InputParameter interface_ip;interface_ip71,3105
    double exClockRate;exClockRate72,3138
    ProcParam procdynp;procdynp73,3162
		double dyn_power_before_scaling;dyn_power_before_scaling75,3221
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;core79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l279,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l379,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l1dir79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l2dir79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;noc79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;mcs79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;cc79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;nius79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;pcies79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;flashcontrollers79,3325
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numCore80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL280,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL380,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numNOC80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL1Dir80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL2Dir80,3411
    double l2_power;l2_power88,3842
	double idle_core_power;idle_core_power89,3863
    double get_const_dynamic_power()get_const_dynamic_power91,3889
#define COALESCE_SCALE COALESCE_SCALE103,4724
    double get_coefficient_readcoalescing()get_coefficient_readcoalescing104,4750
    double get_coefficient_writecoalescing()get_coefficient_writecoalescing115,5197
	 double get_coefficient_noc_accesses() {get_coefficient_noc_accesses127,5650
	 double get_coefficient_l2_read_hits(){get_coefficient_l2_read_hits137,6058
	 double get_coefficient_l2_read_misses(){get_coefficient_l2_read_misses144,6270
	 double get_coefficient_l2_write_hits(){get_coefficient_l2_write_hits152,6496
	 double get_coefficient_l2_write_misses(){get_coefficient_l2_write_misses159,6708
	 double get_coefficient_mem_reads()get_coefficient_mem_reads179,7730
	 double get_coefficient_mem_writes()get_coefficient_mem_writes223,9993
	 double get_coefficient_mem_pre()get_coefficient_mem_pre273,11882

gpuwattch/main.cc,96
int main(int argc,char *argv[])main44,2061
void print_usage(char * argv0)print_usage95,3000

gpuwattch/technology_xeon_core.cc,300
double wire_resistance(double resistivity, double wire_width, double wire_thickness,wire_resistance37,1909
double wire_capacitance(double wire_width, double wire_thickness, double wire_spacing,wire_capacitance45,2261
void init_tech_params(double technology, bool is_tag)init_tech_params57,2839

gpuwattch/iocontrollers.cc,1023
NIUController::NIUController(ParseXML *XML_interface,InputParameter* interface_ip_)NIUController72,3266
void NIUController::computeEnergy(bool is_tdp)computeEnergy151,8032
void NIUController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy168,8271
void NIUController::set_niu_param()set_niu_param193,9166
PCIeController::PCIeController(ParseXML *XML_interface,InputParameter* interface_ip_)PCIeController204,9582
void PCIeController::computeEnergy(bool is_tdp)computeEnergy278,13750
void PCIeController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy295,13992
void PCIeController::set_pcie_param()set_pcie_param320,14891
FlashController::FlashController(ParseXML *XML_interface,InputParameter* interface_ip_)FlashController334,15427
void FlashController::computeEnergy(bool is_tdp)computeEnergy386,18189
void FlashController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy403,18428
void FlashController::set_fc_param()set_fc_param428,19357

gpuwattch/makefile,20
TAR = mcpatTAR1,0

gpuwattch/mcpat.mk,713
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/gpuwattchOUTPUT_DIR2,1
TARGET = mcpatTARGET3,43
SHELL = /bin/shSHELL4,58
  NTHREADS = 4NTHREADS9,134
LIBS = -I/usr/lib/ -I/usr/lib64/LIBS13,157
INCS = -lmINCS14,190
CC=CC16,202
CXX=CXX17,206
	CXX = g++ -m64CXX20,249
	CC  = gcc -m64CC21,265
	CXX = g++ -m32CXX23,287
	CC  = gcc -m32CC24,303
  DBG = -Wall DBG28,345
  OPT = -ggdb -fPIC -g -O0 -DNTHREADS=1 -Icacti -lzOPT29,360
  DBG = DBG31,417
  OPT = -O3 -fPIC -msse2 -mfpmath=sse -DNTHREADS=$(NTHREADS) -Icacti -lzOPT32,426
CXXFLAGS = -Wno-unknown-pragmas $(DBG) $(OPT) CXXFLAGS37,605
VPATH = cactiVPATH42,656
SRCS  = \SRCS44,671
OBJS = $(patsubst %.cc,$(OUTPUT_DIR)/%.o,$(SRCS))OBJS81,1203

gpuwattch/sharedcache.h,1398
#define SHAREDCACHE_H_SHAREDCACHE_H_33,1879
class SharedCache :public Component{SharedCache42,2065
    ParseXML * XML;XML44,2112
    int ithCache;ithCache45,2132
	InputParameter interface_ip;interface_ip46,2150
	enum cache_level cacheL;cacheL47,2180
    DataCache unicache;//Shared cacheunicache48,2206
    CacheDynParam cachep;cachep49,2244
    statsDef   homenode_tdp_stats;homenode_tdp_stats50,2270
    statsDef   homenode_rtp_stats;homenode_rtp_stats51,2305
    statsDef   homenode_stats_t;homenode_stats_t52,2340
    double	   dir_overhead;dir_overhead53,2373
    double scktRatio, executionTime;scktRatio58,2553
    double scktRatio, executionTime;executionTime58,2553
    ~SharedCache(){};~SharedCache65,2879
class CCdir :public Component{CCdir68,2905
    ParseXML * XML;XML70,2946
    int ithCache;ithCache71,2966
	InputParameter interface_ip;interface_ip72,2984
    DataCache dc;//Shared cachedc73,3014
    ArrayST * shadow_dir;shadow_dir74,3046
    double scktRatio, clockRate, executionTime;scktRatio79,3220
    double scktRatio, clockRate, executionTime;clockRate79,3220
    double scktRatio, clockRate, executionTime;executionTime79,3220
    Component L2Tot, cc, cc1, ccTot;L2Tot80,3268
    Component L2Tot, cc, cc1, ccTot;cc80,3268
    Component L2Tot, cc, cc1, ccTot;cc180,3268
    Component L2Tot, cc, cc1, ccTot;ccTot80,3268

gpuwattch/version.h,151
#define VERSION_H_VERSION_H_33,1875
#define VER_MAJOR	VER_MAJOR35,1895
#define VER_MINOR	VER_MINOR36,1935
#define VER_UPDATE	VER_UPDATE38,1957

gpuwattch/core.cc,3369
InstFetchU::InstFetchU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)InstFetchU76,4491
BranchPredictor::BranchPredictor(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)BranchPredictor330,19049
SchedulerU::SchedulerU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)SchedulerU485,25987
LoadStoreU::LoadStoreU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)LoadStoreU712,37693
MemManU::MemManU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)MemManU1381,76018
RegFU::RegFU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,double exClockRate,bool exist_)RegFU1457,80182
EXECU::EXECU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, double lsq_height_, const CoreDynParam & dyn_p_,  double exClockRate, bool exist_)EXECU1661,89346
RENAMINGU::RENAMINGU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)RENAMINGU1844,99123
Core::Core(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_)Core2316,123511
void BranchPredictor::computeEnergy(bool is_tdp)computeEnergy2436,126821
void BranchPredictor::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy2532,131308
void InstFetchU::computeEnergy(bool is_tdp)computeEnergy2601,136420
void InstFetchU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy2792,146272
void RENAMINGU::computeEnergy(bool is_tdp)computeEnergy2885,151962
void RENAMINGU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy3224,166599
void SchedulerU::computeEnergy(bool is_tdp)computeEnergy3346,175013
void SchedulerU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy3527,183959
void LoadStoreU::computeEnergy(bool is_tdp)computeEnergy3606,188843
void LoadStoreU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4126,218649
void MemManU::computeEnergy(bool is_tdp)computeEnergy4251,226344
void MemManU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4304,228611
void RegFU::computeEnergy(bool is_tdp)computeEnergy4345,230793
void RegFU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4499,237260
void EXECU::computeEnergy(bool is_tdp)computeEnergy4576,241982
void EXECU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4659,245063
void Core::compute()compute4732,248904
void Core::computeEnergy(bool is_tdp)computeEnergy4818,251262
void Core::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4975,257030
InstFetchU ::~InstFetchU(){~InstFetchU5114,265104
BranchPredictor ::~BranchPredictor(){~BranchPredictor5128,265516
RENAMINGU ::~RENAMINGU(){~RENAMINGU5139,265945
LoadStoreU ::~LoadStoreU(){~LoadStoreU5153,266512
MemManU ::~MemManU(){~MemManU5159,266614
RegFU ::~RegFU(){~RegFU5166,266767
SchedulerU ::~SchedulerU(){~SchedulerU5174,266967
EXECU ::~EXECU(){~EXECU5183,267305
Core ::~Core(){~Core5199,268039
void Core::set_core_param()set_core_param5211,268490

gpuwattch/logic.cc,1901
#define SP_BASE_POWER SP_BASE_POWER39,2328
#define SFU_BASE_POWER SFU_BASE_POWER40,2353
selection_logic::selection_logic(selection_logic45,2432
void selection_logic::selection_power()selection_power75,3424
dep_resource_conflict_check::dep_resource_conflict_check(dep_resource_conflict_check130,6475
void dep_resource_conflict_check::conflict_check_power()conflict_check_power162,7739
double dep_resource_conflict_check::compare_cap()compare_cap183,8819
void dep_resource_conflict_check::leakage_feedback(double temperature)leakage_feedback200,9569
DFFCell::DFFCell(DFFCell216,10443
double DFFCell::fpfp_node_cap(unsigned int fan_in, unsigned int fan_out)fpfp_node_cap236,10963
void DFFCell::compute_DFF_cell()compute_DFF_cell251,11407
Pipeline::Pipeline(Pipeline277,12846
void Pipeline::compute()compute303,13629
void Pipeline::compute_stage_vector()compute_stage_vector333,15172
FunctionalUnit::FunctionalUnit(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, enum FU_type fu_type_, double exClockRate)FunctionalUnit427,20065
void FunctionalUnit::computeEnergy(bool is_tdp)computeEnergy610,31817
void FunctionalUnit::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy707,34836
void FunctionalUnit::leakage_feedback(double temperature)leakage_feedback764,37684
UndiffCore::UndiffCore(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_,  bool embedded_)UndiffCore806,39926
void UndiffCore::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy909,44080
inst_decoder::inst_decoder(inst_decoder940,45548
void inst_decoder::inst_decoder_delay_power()inst_decoder_delay_power1054,49810
void inst_decoder::leakage_feedback(double temperature)leakage_feedback1066,50346
inst_decoder::~inst_decoder()~inst_decoder1093,51433

gpuwattch/arch_const.h,7331
#define ARCH_CONST_H_ARCH_CONST_H_33,1878
	unsigned int capacity;capacity36,1917
	unsigned int assoc;//fullyassoc37,1941
	unsigned int blocksize;blocksize38,1969
} array_inputs;array_inputs39,1994
const int  			number_of_cores =	8;number_of_cores43,2134
const int  			number_of_L2s 	=	1;number_of_L2s44,2169
const int 			number_of_L3s	=	1;number_of_L3s45,2203
const int 			number_of_NoCs	=	1;number_of_NoCs46,2235
const double 		archi_F_sz_nm	=	90.0;archi_F_sz_nm48,2269
const unsigned int 	dev_type		=	0;dev_type49,2306
const double 		CLOCKRATE 		= 	1.2*1e9;CLOCKRATE50,2341
const double 		AF 				= 	0.5;AF51,2380
const bool			embedded		=	false; //NEWembedded53,2444
const bool 			homogeneous_cores	= 	true;homogeneous_cores55,2483
const bool 			temperature		=	360;temperature56,2524
const int			number_cache_levels	=	3;number_cache_levels57,2558
const int			L1_property		=	0; //private 0; coherent 1, shared 2.L1_property58,2595
const int		 	L2_property		=	2;L2_property59,2660
const bool	    	homogeneous_L2s	=	true;homogeneous_L2s60,2691
const bool		    L3_property		= 	2;L3_property61,2731
const bool 			homogeneous_L3s	=	true;homogeneous_L3s62,2766
const double 		Max_area_deviation	=	50;Max_area_deviation63,2804
const double	    Max_dynamic_deviation	=50; //NewMax_dynamic_deviation64,2844
const int 			opt_dynamic_power	=	1;opt_dynamic_power65,2894
const int 			opt_lakage_power	=	0;opt_lakage_power66,2930
const int		 	opt_area			=	0;opt_area67,2965
const int			interconnect_projection_type	=	0;interconnect_projection_type68,2994
const int opcode_length			= 	8;//Niagaraopcode_length72,3103
const int reg_length			=	5;//Niagarareg_length73,3144
const int instruction_length	=	32;//Niagarainstruction_length74,3181
const int data_width			=	64;data_width75,3225
const int opcode_length			= 	8;//16;//Niagaraopcode_length77,3260
const int reg_length			=	7;//Niagarareg_length78,3306
const int instruction_length	=	32;//Niagarainstruction_length79,3343
const int data_width			=	64;data_width80,3387
const int itlbsize=512;itlbsize86,3441
const int itlbassoc=0;//fullyitlbassoc87,3465
const int itlbblocksize=8;itlbblocksize88,3495
const int icachesize=32768;icachesize90,3531
const int icacheassoc=4;icacheassoc91,3559
const int icacheblocksize=32;icacheblocksize92,3584
const int dtlbsize=512;dtlbsize94,3621
const int dtlbassoc=0;//fullydtlbassoc95,3645
const int dtlbblocksize=8;dtlbblocksize96,3675
const int dcachesize=32768;dcachesize98,3711
const int dcacheassoc=4;dcacheassoc99,3739
const int dcacheblocksize=32;dcacheblocksize100,3764
const int dcache_write_buffers=8;dcache_write_buffers101,3794
const int numIBEntries			=	64;numIBEntries105,3855
const int IBsize				=	64;//2*4*instruction_length/8*2;IBsize106,3886
const int IBassoc				=	0;//In Niagara it is still fully associIBassoc107,3941
const int IBblocksize			=	4;IBblocksize108,4004
const int IFBsize=128;//IFBsize111,4084
const int IFBassoc=0;//In Niagara it is still fully associIFBassoc112,4109
const int IFBblocksize=4;IFBblocksize113,4168
const int icache_write_buffers=8;icache_write_buffers118,4198
const int regfilesize=5760;regfilesize121,4253
const int regfileassoc=1;regfileassoc122,4281
const int regfileblocksize=18;regfileblocksize123,4307
const int regwinsize=256;regwinsize125,4352
const int regwinassoc=1;regwinassoc126,4378
const int regwinblocksize=8;regwinblocksize127,4403
const int lsqsize=512;lsqsize132,4455
const int lsqassoc=0;lsqassoc133,4478
const int lsqblocksize=8;lsqblocksize134,4500
const int dfqsize=1024;dfqsize137,4549
const int dfqassoc=1;dfqassoc138,4573
const int dfqblocksize=16;dfqblocksize139,4595
const int l2cachesize=262144;l2cachesize143,4659
const int l2cacheassoc=16;l2cacheassoc144,4689
const int l2cacheblocksize=64;l2cacheblocksize145,4716
const int l2dirsize=1024;l2dirsize148,4763
const int l2dirassoc=0;l2dirassoc149,4789
const int l2dirblocksize=2;l2dirblocksize150,4813
const int PCX_NUMBER_INPUT_PORTS_CROSSBAR = 8;PCX_NUMBER_INPUT_PORTS_CROSSBAR154,4859
const int PCX_NUMBER_OUTPUT_PORTS_CROSSBAR = 9;PCX_NUMBER_OUTPUT_PORTS_CROSSBAR155,4906
const int PCX_NUMBER_SIGNALS_PER_PORT_CROSSBAR =144;PCX_NUMBER_SIGNALS_PER_PORT_CROSSBAR156,4954
const int pcx_buffersize=1024;pcx_buffersize158,5024
const int pcx_bufferassoc=1;pcx_bufferassoc159,5055
const int pcx_bufferblocksize=32;pcx_bufferblocksize160,5084
const int pcx_numbuffer=5;pcx_numbuffer161,5118
const int pcx_arbsize=128;pcx_arbsize163,5159
const int pcx_arbassoc=1;pcx_arbassoc164,5186
const int pcx_arbblocksize=2;pcx_arbblocksize165,5212
const int pcx_numarb=5;pcx_numarb166,5242
const int CPX_NUMBER_INPUT_PORTS_CROSSBAR = 5;CPX_NUMBER_INPUT_PORTS_CROSSBAR169,5273
const int CPX_NUMBER_OUTPUT_PORTS_CROSSBAR = 8;CPX_NUMBER_OUTPUT_PORTS_CROSSBAR170,5320
const int CPX_NUMBER_SIGNALS_PER_PORT_CROSSBAR =150;CPX_NUMBER_SIGNALS_PER_PORT_CROSSBAR171,5368
const int cpx_buffersize=1024;cpx_buffersize173,5438
const int cpx_bufferassoc=1;cpx_bufferassoc174,5469
const int cpx_bufferblocksize=32;cpx_bufferblocksize175,5498
const int cpx_numbuffer=8;cpx_numbuffer176,5532
const int cpx_arbsize=128;cpx_arbsize178,5573
const int cpx_arbassoc=1;cpx_arbassoc179,5600
const int cpx_arbblocksize=2;cpx_arbblocksize180,5626
const int cpx_numarb=8;cpx_numarb181,5656
const int numPhysFloatRegs=256;numPhysFloatRegs187,5685
const int numPhysIntRegs=32;numPhysIntRegs188,5717
const int numROBEntries=192;numROBEntries189,5746
const int umRobs=1;umRobs190,5775
const int BTBEntries=4096;BTBEntries192,5796
const int BTBTagSize=16;BTBTagSize193,5823
const int LFSTSize=1024;LFSTSize194,5848
const int LQEntries=32;LQEntries195,5873
const int RASSize=16;RASSize196,5897
const int SQEntries=32;SQEntries197,5919
const int SSITSize=1024;SSITSize198,5943
const int activity=0;activity199,5968
const int backComSize=5;backComSize200,5990
const int cachePorts=200;cachePorts201,6015
const int choiceCtrBits=2;choiceCtrBits202,6041
const int choicePredictorSize=8192;choicePredictorSize203,6068
const int commitWidth=8;commitWidth206,6106
const int decodeWidth=8;decodeWidth207,6131
const int dispatchWidth=8;dispatchWidth208,6156
const int fetchWidth=8;fetchWidth209,6183
const int issueWidth=1;issueWidth210,6207
const int renameWidth=8;renameWidth211,6231
const int globalCtrBits=2;globalCtrBits214,6291
const int globalHistoryBits=13;globalHistoryBits215,6318
const int globalPredictorSize=8192;globalPredictorSize216,6350
const int localCtrBits=2;localCtrBits220,6389
const int localHistoryBits=11;localHistoryBits221,6415
const int localHistoryTableSize=2048;localHistoryTableSize222,6446
const int localPredictorSize=2048;localPredictorSize223,6484
const double Woutdrvnandn	=30 *0.09;//(24.0 * LSCALE)Woutdrvnandn225,6520
const double Woutdrvnandp	=12.5 *0.09;//(10.0 * LSCALE)Woutdrvnandp226,6574
const double Woutdrvnorn	=7.5*0.09;//(6.0 * LSCALE)Woutdrvnorn227,6630
const double Woutdrvnorp  =50 * 0.09;//	(40.0 * LSCALE)Woutdrvnorp228,6682
const double Woutdrivern	=60*0.09;//(48.0 * LSCALE)Woutdrivern229,6738
const double Woutdriverp	=100 * 0.09;//(80.0 * LSCALE)Woutdriverp230,6790

gpuwattch/xmlParser.h,6664
#define __INCLUDE_XML_NODE____INCLUDE_XML_NODE__118,6481
#define _XMLWIDECHAR_XMLWIDECHAR128,7042
#define _XMLWINDOWS_XMLWINDOWS133,7296
#undef XMLDLLENTRYXMLDLLENTRY137,7343
#define XMLDLLENTRY XMLDLLENTRY141,7416
#define XMLDLLENTRY XMLDLLENTRY143,7464
#define XMLDLLENTRYXMLDLLENTRY146,7519
#undef _XMLWINDOWS_XMLWINDOWS153,7732
#undef _XMLWIDECHAR_XMLWIDECHAR154,7751
#define XMLDLLENTRYXMLDLLENTRY160,7823
    #define _CXML(_CXML169,8073
    #define XMLCSTR XMLCSTR170,8101
    #define XMLSTR XMLSTR171,8137
    #define XMLCHAR XMLCHAR172,8167
    #define _CXML(_CXML174,8201
    #define XMLCSTR XMLCSTR175,8224
    #define XMLSTR XMLSTR176,8257
    #define XMLCHAR XMLCHAR177,8284
    #define FALSE FALSE180,8330
    #define TRUE TRUE183,8382
typedef enum XMLErrorXMLError188,8459
    eXMLErrorNone = 0,eXMLErrorNone190,8483
    eXMLErrorMissingEndTag,eXMLErrorMissingEndTag191,8506
    eXMLErrorNoXMLTagFound,eXMLErrorNoXMLTagFound192,8534
    eXMLErrorEmpty,eXMLErrorEmpty193,8562
    eXMLErrorMissingTagName,eXMLErrorMissingTagName194,8582
    eXMLErrorMissingEndTagName,eXMLErrorMissingEndTagName195,8611
    eXMLErrorUnmatchedEndTag,eXMLErrorUnmatchedEndTag196,8643
    eXMLErrorUnmatchedEndClearTag,eXMLErrorUnmatchedEndClearTag197,8673
    eXMLErrorUnexpectedToken,eXMLErrorUnexpectedToken198,8708
    eXMLErrorNoElements,eXMLErrorNoElements199,8738
    eXMLErrorFileNotFound,eXMLErrorFileNotFound200,8763
    eXMLErrorFirstTagNotFound,eXMLErrorFirstTagNotFound201,8790
    eXMLErrorUnknownCharacterEntity,eXMLErrorUnknownCharacterEntity202,8821
    eXMLErrorCharacterCodeAbove255,eXMLErrorCharacterCodeAbove255203,8858
    eXMLErrorCharConversionError,eXMLErrorCharConversionError204,8894
    eXMLErrorCannotOpenWriteFile,eXMLErrorCannotOpenWriteFile205,8928
    eXMLErrorCannotWriteFile,eXMLErrorCannotWriteFile206,8962
    eXMLErrorBase64DataSizeIsNotMultipleOf4,eXMLErrorBase64DataSizeIsNotMultipleOf4208,8993
    eXMLErrorBase64DecodeIllegalCharacter,eXMLErrorBase64DecodeIllegalCharacter209,9038
    eXMLErrorBase64DecodeTruncatedData,eXMLErrorBase64DecodeTruncatedData210,9081
    eXMLErrorBase64DecodeBufferTooSmalleXMLErrorBase64DecodeBufferTooSmall211,9121
} XMLError;XMLError212,9161
typedef enum XMLElementTypeXMLElementType216,9270
    eNodeChild=0,eNodeChild218,9300
    eNodeAttribute=1,eNodeAttribute219,9318
    eNodeText=2,eNodeText220,9340
    eNodeClear=3,eNodeClear221,9357
    eNodeNULL=4eNodeNULL222,9375
} XMLElementType;XMLElementType223,9391
typedef struct XMLResultsXMLResults226,9473
    enum XMLError error;error228,9501
    int  nLine,nColumn;nLine229,9526
    int  nLine,nColumn;nColumn229,9526
} XMLResults;XMLResults230,9550
typedef struct XMLClear {XMLClear233,9631
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;lpszValue234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;lpszOpenTag234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;lpszCloseTag234,9657
} XMLClear;XMLClear235,9723
typedef struct XMLAttribute {XMLAttribute238,9769
    XMLCSTR lpszName; XMLCSTR lpszValue;lpszName239,9799
    XMLCSTR lpszName; XMLCSTR lpszValue;lpszValue239,9799
} XMLAttribute;XMLAttribute240,9840
typedef int XMLElementPosition;XMLElementPosition243,9924
typedef struct XMLDLLENTRY XMLNodeXMLNode259,10481
    XMLNode(): d(NULL){};XMLNode384,20763
    static XMLNode emptyXMLNode;emptyXMLNode385,20789
    static XMLClear emptyXMLClear;emptyXMLClear386,20822
    static XMLAttribute emptyXMLAttribute;emptyXMLAttribute387,20857
    typedef enum XMLCharEncodingXMLCharEncoding511,30616
        char_encoding_error=0,char_encoding_error513,30655
        char_encoding_UTF8=1,char_encoding_UTF8514,30686
        char_encoding_legacy=2,char_encoding_legacy515,30716
        char_encoding_ShiftJIS=3,char_encoding_ShiftJIS516,30748
        char_encoding_GB2312=4,char_encoding_GB2312517,30782
        char_encoding_Big5=5,char_encoding_Big5518,30814
        char_encoding_GBK=6     // this is actually the same as Big5char_encoding_GBK519,30844
    } XMLCharEncoding;XMLCharEncoding520,30913
      typedef struct XMLNodeDataTag // to allow shallow copy and "intelligent/smart" pointers (automatic delete):XMLNodeDataTag595,35799
          XMLCSTR                lpszName;        // Element name (=NULL if root)lpszName597,35921
          int                    nChild,          // Number of child nodesnChild598,36003
                                 nText,           // Number of text fieldsnText599,36078
                                 nClear,          // Number of Clear fields (comments)nClear600,36153
                                 nAttribute;      // Number of attributesnAttribute601,36240
          char                   isDeclaration;   // Whether node is an XML declaration - '<?xml ?>'isDeclaration602,36314
          struct XMLNodeDataTag  *pParent;        // Pointer to parent element (=NULL if root)pParent603,36415
          XMLNode                *pChild;         // Array of child nodespChild604,36510
          XMLCSTR                *pText;          // Array of text fieldspText605,36584
          XMLClear               *pClear;         // Array of clear fieldspClear606,36658
          XMLAttribute           *pAttribute;     // Array of attributespAttribute607,36733
          int                    *pOrder;         // order of the child_nodes,text_fields,clear_fieldspOrder608,36806
          int                    ref_count;       // for garbage collection (smart pointers)ref_count609,36909
      } XMLNodeData;XMLNodeData610,37002
      XMLNodeData *d;d611,37023
} XMLNode;XMLNode629,37995
typedef struct XMLNodeContentsXMLNodeContents632,38074
    enum XMLElementType etype;etype635,38170
    XMLNode child;child637,38333
    XMLAttribute attrib;attrib638,38352
    XMLCSTR text;text639,38377
    XMLClear clear;clear640,38395
} XMLNodeContents;XMLNodeContents642,38416
typedef struct XMLDLLENTRY ToXMLStringToolToXMLStringTool688,40904
    ToXMLStringTool(): buf(NULL),buflen(0){}ToXMLStringTool691,40957
    XMLSTR buf;buf704,41694
    int buflen;buflen705,41710
} ToXMLStringTool;ToXMLStringTool706,41726
typedef struct XMLDLLENTRY XMLParserBase64ToolXMLParserBase64Tool721,42679
    XMLParserBase64Tool(): buf(NULL),buflen(0){}XMLParserBase64Tool724,42736
    void *buf;buf756,44902
    int buflen;buflen757,44917
}XMLParserBase64Tool;XMLParserBase64Tool759,44962
#undef XMLDLLENTRYXMLDLLENTRY762,44995

gpuwattch/core.h,10541
#define CORE_H_CORE_H_41,2327
class BranchPredictor :public Component {BranchPredictor54,2588
	ParseXML *XML;XML57,2641
	int  ithCore;ithCore58,2657
	InputParameter interface_ip;interface_ip59,2672
	CoreDynParam  coredynp;coredynp60,2702
	double clockRate,executionTime;clockRate61,2727
	double clockRate,executionTime;executionTime61,2727
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead62,2760
	ArrayST * globalBPT;globalBPT63,2816
	ArrayST * localBPT;localBPT64,2838
	ArrayST * L1_localBPT;L1_localBPT65,2859
	ArrayST * L2_localBPT;L2_localBPT66,2883
	ArrayST * chooser;chooser67,2907
	ArrayST * RAS;RAS68,2927
	bool exist;exist69,2943
class InstFetchU :public Component {InstFetchU78,3238
	ParseXML *XML;XML81,3286
	int  ithCore;ithCore82,3302
	InputParameter interface_ip;interface_ip83,3317
	CoreDynParam  coredynp;coredynp84,3347
	double clockRate,executionTime;clockRate85,3372
	double clockRate,executionTime;executionTime85,3372
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead86,3405
	enum Cache_policy cache_p;cache_p87,3461
	InstCache icache;icache88,3489
	ArrayST * IB;IB89,3508
	ArrayST * BTB;BTB90,3523
	BranchPredictor * BPT;BPT91,3539
	inst_decoder * ID_inst;ID_inst92,3563
	inst_decoder * ID_operand;ID_operand93,3588
	inst_decoder * ID_misc;ID_misc94,3616
	bool exist;exist95,3641
class SchedulerU :public Component {SchedulerU104,3926
	ParseXML *XML;XML107,3974
	int  ithCore;ithCore108,3990
	InputParameter interface_ip;interface_ip109,4005
	CoreDynParam  coredynp;coredynp110,4035
	double clockRate,executionTime;clockRate111,4060
	double clockRate,executionTime;executionTime111,4060
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead112,4093
	double Iw_height, fp_Iw_height,ROB_height;Iw_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;fp_Iw_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;ROB_height113,4149
	ArrayST         * int_inst_window;int_inst_window114,4193
	ArrayST         * fp_inst_window;fp_inst_window115,4229
	ArrayST         * ROB;ROB116,4264
    selection_logic * instruction_selection;instruction_selection117,4288
    bool exist;exist118,4333
class RENAMINGU :public Component {RENAMINGU126,4624
	ParseXML *XML;XML129,4671
	int  ithCore;ithCore130,4687
	InputParameter interface_ip;interface_ip131,4702
	double clockRate,executionTime;clockRate132,4732
	double clockRate,executionTime;executionTime132,4732
	CoreDynParam  coredynp;coredynp133,4765
	ArrayST * iFRAT;iFRAT134,4790
	ArrayST * fFRAT;fFRAT135,4808
	ArrayST * iRRAT;iRRAT136,4826
	ArrayST * fRRAT;fRRAT137,4844
	ArrayST * ifreeL;ifreeL138,4862
	ArrayST * ffreeL;ffreeL139,4881
	dep_resource_conflict_check * idcl;idcl140,4900
	dep_resource_conflict_check * fdcl;fdcl141,4937
	ArrayST * RAHT;//register alias history table Used to store GCRAHT142,4974
	bool exist;exist143,5038
class LoadStoreU :public Component {LoadStoreU152,5323
	ParseXML *XML;XML155,5371
	int  ithCore;ithCore156,5387
	InputParameter interface_ip;interface_ip157,5402
	CoreDynParam  coredynp;coredynp158,5432
	enum Cache_policy cache_p;cache_p159,5457
	double clockRate,executionTime;clockRate160,5485
	double clockRate,executionTime;executionTime160,5485
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead161,5518
	double lsq_height;lsq_height162,5574
	DataCache dcache;dcache163,5594
	DataCache ccache;ccache164,5613
	DataCache tcache;tcache165,5632
	DataCache sharedmemory;sharedmemory166,5651
	ArrayST * LSQ;//it is actually the store queue but for inorder processors it serves as both loadQ and StoreQLSQ167,5676
	ArrayST * LoadQ;LoadQ168,5786
	vector<NoC *>  nocs;nocs169,5804
	bool exist;exist170,5826
   Crossbar *xbar_shared;xbar_shared171,5839
	Component noc;noc172,5865
class MemManU :public Component {MemManU181,6236
	ParseXML *XML;XML184,6281
	int  ithCore;ithCore185,6297
	InputParameter interface_ip;interface_ip186,6312
	CoreDynParam  coredynp;coredynp187,6342
	double clockRate,executionTime;clockRate188,6367
	double clockRate,executionTime;executionTime188,6367
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead189,6400
	ArrayST * itlb;itlb190,6456
	ArrayST * dtlb;dtlb191,6473
	bool exist;exist192,6490
class RegFU :public Component {RegFU200,6770
	ParseXML *XML;XML203,6813
	int  ithCore;ithCore204,6829
	InputParameter interface_ip;interface_ip205,6844
	CoreDynParam  coredynp;coredynp206,6874
	double clockRate,executionTime;clockRate207,6899
	double clockRate,executionTime;executionTime207,6899
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead208,6932
	double int_regfile_height, fp_regfile_height;int_regfile_height209,6988
	double int_regfile_height, fp_regfile_height;fp_regfile_height209,6988
	ArrayST * IRF;IRF210,7035
	ArrayST * FRF;FRF211,7051
	ArrayST * RFWIN;RFWIN212,7067
	ArrayST * OPC;//Operand collectorsOPC213,7085
	bool exist;exist214,7121
   double exClockRate; exClockRate215,7134
	Crossbar * xbar_rfu;xbar_rfu217,7181
   MCPAT_Arbiter * arbiter_rfu;arbiter_rfu218,7203
class EXECU :public Component {EXECU225,7516
	ParseXML *XML;XML228,7559
	int  ithCore;ithCore229,7575
	InputParameter interface_ip;interface_ip230,7590
	double clockRate,executionTime;clockRate231,7620
	double clockRate,executionTime;executionTime231,7620
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead232,7653
	double lsq_height;lsq_height233,7709
	CoreDynParam  coredynp;coredynp234,7729
	RegFU          * rfu;rfu235,7754
	SchedulerU     * scheu;scheu236,7777
    FunctionalUnit * fp_u;fp_u237,7802
    FunctionalUnit * exeu;exeu238,7829
    FunctionalUnit * mul;mul239,7856
	interconnect * int_bypass;int_bypass240,7882
	interconnect * intTagBypass;intTagBypass241,7910
	interconnect * int_mul_bypass;int_mul_bypass242,7940
	interconnect * intTag_mul_Bypass;intTag_mul_Bypass243,7972
	interconnect * fp_bypass;fp_bypass244,8007
	interconnect * fpTagBypass;fpTagBypass245,8034
	bool exist;exist246,8063
	double rf_fu_clockRate;rf_fu_clockRate247,8076
	Component  bypass;bypass248,8101
class Core :public Component {Core258,8417
	ParseXML *XML;XML261,8459
	int  ithCore;ithCore262,8475
	InputParameter interface_ip;interface_ip263,8490
	double clockRate,executionTime;clockRate264,8520
	double clockRate,executionTime;executionTime264,8520
	double exClockRate;exClockRate265,8553
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead266,8574
	InstFetchU * ifu;ifu267,8630
	LoadStoreU * lsu;lsu268,8649
	MemManU    * mmu;mmu269,8668
	EXECU      * exu;exu270,8687
	RENAMINGU  * rnu;rnu271,8706
	double IdleCoreEnergy;IdleCoreEnergy272,8725
	double IdlePower_PerCore;IdlePower_PerCore273,8749
    Pipeline   * corepipe;corepipe274,8776
    UndiffCore * undiffCore;undiffCore275,8803
    SharedCache * l2cache;l2cache276,8832
    CoreDynParam  coredynp;coredynp277,8859
	double Pipeline_energy;Pipeline_energy278,8887
	float get_coefficient_icache_hits(){get_coefficient_icache_hits286,9198
	float get_coefficient_icache_misses(){get_coefficient_icache_misses291,9374
	float get_coefficient_tot_insts(){get_coefficient_tot_insts304,9973
	float get_coefficient_fpint_insts(){get_coefficient_fpint_insts314,10297
	float get_coefficient_dcache_readhits()get_coefficient_dcache_readhits324,10663
	float get_coefficient_dcache_readmisses()get_coefficient_dcache_readmisses332,10878
	float get_coefficient_dcache_writehits()get_coefficient_dcache_writehits346,11624
	float get_coefficient_dcache_writemisses(){get_coefficient_dcache_writemisses353,11819
	float get_coefficient_tcache_readhits()get_coefficient_tcache_readhits372,12926
	float get_coefficient_tcache_readmisses()get_coefficient_tcache_readmisses380,13141
	float get_coefficient_tcache_readmisses1(){get_coefficient_tcache_readmisses1394,13888
	float get_coefficient_tcache_readmisses2(){get_coefficient_tcache_readmisses2399,14002
	float get_coefficient_ccache_readhits()get_coefficient_ccache_readhits411,14662
	float get_coefficient_ccache_readmisses()get_coefficient_ccache_readmisses417,15030
	float get_coefficient_sharedmemory_readhits()get_coefficient_sharedmemory_readhits430,15754
	float get_coefficient_lsq_accesses()get_coefficient_lsq_accesses439,15980
	float get_coefficient_regreads_accesses(){get_coefficient_regreads_accesses449,16278
	float get_coefficient_regwrites_accesses(){return ((exu->rfu->IRF->local_result.power.writeOp.dynamic/32)*(4*2)/*/1.5*/);}get_coefficient_regwrites_accesses458,16638
	float get_coefficient_noregfileops_accesses(){return ((exu->rfu->xbar_rfu->power.readOp.dynamic/(32/**1.5*/))+get_coefficient_noregfileops_accesses460,16763
	float get_coefficient_ialu_accesses(){get_coefficient_ialu_accesses464,17006
	float get_coefficient_sfu_accesses(){get_coefficient_sfu_accesses469,17168
	float get_coefficient_fpu_accesses(){get_coefficient_fpu_accesses474,17328
	float get_coefficient_duty_cycle()get_coefficient_duty_cycle479,17490

gpuwattch/xmlParser.cc,24200
#define _CRT_SECURE_NO_DEPRECATE_CRT_SECURE_NO_DEPRECATE84,3964
#define WIN32_LEAN_AND_MEANWIN32_LEAN_AND_MEAN92,4121
XMLCSTR XMLNode::getVersion() { return _CXML("v2.39"); }getVersion103,4459
void freeXMLString(XMLSTR t){if(t)free(t);}freeXMLString104,4516
static XMLNode::XMLCharEncoding characterEncoding=XMLNode::char_encoding_UTF8;characterEncoding106,4561
static char guessWideCharChars=1, dropWhiteSpace=1, removeCommentsInMiddleOfText=1;guessWideCharChars107,4640
static char guessWideCharChars=1, dropWhiteSpace=1, removeCommentsInMiddleOfText=1;dropWhiteSpace107,4640
static char guessWideCharChars=1, dropWhiteSpace=1, removeCommentsInMiddleOfText=1;removeCommentsInMiddleOfText107,4640
inline int mmin( const int t1, const int t2 ) { return t1 < t2 ? t1 : t2; }mmin109,4725
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;lpszOpen116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;openTagLen116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;lpszClose116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;ALLXMLClearTag116,5158
static ALLXMLClearTag XMLClearTags[] =XMLClearTags117,5245
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;s131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;l131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;c131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;XMLCharacterEntity131,5916
static XMLCharacterEntity XMLEntities[] =XMLEntities132,5983
#define INDENTCHAR INDENTCHAR145,6457
XMLCSTR XMLNode::getError(XMLError xerror)getError149,6651
char myIsTextWideChar(const void *b, int len) { return FALSE; }myIsTextWideChar189,9336
    char myIsTextWideChar(const void *b, int len) // inspired by the Wine API: RtlIsTextUnicodemyIsTextWideChar192,9458
    char myIsTextWideChar(const void *b,int l) { return (char)IsTextUnicode((CONST LPVOID)b,l,NULL); };myIsTextWideChar224,10598
        wchar_t *myMultiByteToWideChar(const char *s, XMLNode::XMLCharEncoding ce)myMultiByteToWideChar231,10860
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode) { return _wfopen(filename,mode); }xfopen243,11559
        static inline int xstrlen(XMLCSTR c)   { return (int)wcslen(c); }xstrlen244,11660
        static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return _wcsnicmp(c1,c2,l);}xstrnicmp245,11734
        static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return wcsncmp(c1,c2,l);}xstrncmp246,11831
        static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return _wcsicmp(c1,c2); }xstricmp247,11925
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)wcsstr(c1,c2); }xstrstr248,12012
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)wcscpy(c1,c2); }xstrcpy249,12107
        char *myWideCharToMultiByte(const wchar_t *s)myWideCharToMultiByte251,12211
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode) { return fopen(filename,mode); }xfopen277,13629
        static inline int xstrlen(XMLCSTR c)   { return (int)strlen(c); }xstrlen278,13728
            static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return strnicmp(c1,c2,l);}xstrnicmp280,13830
            static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return stricmp(c1,c2); }xstricmp281,13930
            static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return _strnicmp(c1,c2,l);}xstrnicmp283,14034
            static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return _stricmp(c1,c2); }xstricmp284,14135
        static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return strncmp(c1,c2,l);}xstrncmp286,14241
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)strstr(c1,c2); }xstrstr287,14335
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)strcpy(c1,c2); }xstrcpy288,14430
        char *myWideCharToMultiByte(const wchar_t *s) { return NULL; }myWideCharToMultiByte293,14587
        char *myWideCharToMultiByte(const wchar_t *s)myWideCharToMultiByte295,14668
        wchar_t *myMultiByteToWideChar(const char *s, XMLNode::XMLCharEncoding ce)myMultiByteToWideChar307,15014
        int xstrlen(XMLCSTR c)   { return wcslen(c); }xstrlen317,15375
           static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return wsncasecmp(c1,c2,l);}xstrnicmp321,15497
           static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return wsncmp(c1,c2,l);}xstrncmp322,15598
           static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return wscasecmp(c1,c2); }xstricmp323,15694
           static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return wcsncasecmp(c1,c2,l);}xstrnicmp326,15818
           static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return wcsncmp(c1,c2,l);}xstrncmp327,15920
           static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return wcscasecmp(c1,c2); }xstricmp328,16017
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)wcsstr(c1,c2); }xstrstr330,16124
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)wcscpy(c1,c2); }xstrcpy331,16219
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode)xfopen332,16313
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode) { return fopen(filename,mode); }xfopen342,16682
        static inline int xstrlen(XMLCSTR c)   { return strlen(c); }xstrlen343,16781
        static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return strncasecmp(c1,c2,l);}xstrnicmp344,16850
        static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return strncmp(c1,c2,l);}xstrncmp345,16949
        static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return strcasecmp(c1,c2); }xstricmp346,17043
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)strstr(c1,c2); }xstrstr347,17132
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)strcpy(c1,c2); }xstrcpy348,17227
    static inline int _strnicmp(const char *c1,const char *c2, int l) { return strncasecmp(c1,c2,l);}_strnicmp350,17332
        char    xmltob(XMLCSTR t,int     v){ if (t&&(*t)) return (char)_wtoi(t); return v; }xmltob363,18015
        int     xmltoi(XMLCSTR t,int     v){ if (t&&(*t)) return _wtoi(t); return v; }xmltoi364,18108
        long    xmltol(XMLCSTR t,long    v){ if (t&&(*t)) return _wtol(t); return v; }xmltol365,18195
        double  xmltof(XMLCSTR t,double  v){ if (t&&(*t)) wscanf(t, "%f", &v); /*v=_wtof(t);*/ return v; }xmltof366,18282
           char    xmltob(XMLCSTR t,int     v){ if (t) return (char)wstol(t,NULL,10); return v; }xmltob371,18466
           int     xmltoi(XMLCSTR t,int     v){ if (t) return (int)wstol(t,NULL,10); return v; }xmltoi372,18564
           long    xmltol(XMLCSTR t,long    v){ if (t) return wstol(t,NULL,10); return v; }xmltol373,18661
           char    xmltob(XMLCSTR t,int     v){ if (t) return (char)wcstol(t,NULL,10); return v; }xmltob376,18786
           int     xmltoi(XMLCSTR t,int     v){ if (t) return (int)wcstol(t,NULL,10); return v; }xmltoi377,18885
           long    xmltol(XMLCSTR t,long    v){ if (t) return wcstol(t,NULL,10); return v; }xmltol378,18983
		double  xmltof(XMLCSTR t,double  v){ if (t&&(*t)) wscanf(t, "%f", &v); /*v=_wtof(t);*/ return v; }xmltof380,19091
    char    xmltob(XMLCSTR t,char    v){ if (t&&(*t)) return (char)atoi(t); return v; }xmltob383,19209
    int     xmltoi(XMLCSTR t,int     v){ if (t&&(*t)) return atoi(t); return v; }xmltoi384,19297
    long    xmltol(XMLCSTR t,long    v){ if (t&&(*t)) return atol(t); return v; }xmltol385,19379
    double  xmltof(XMLCSTR t,double  v){ if (t&&(*t)) return atof(t); return v; }xmltof386,19461
XMLCSTR xmltoa(XMLCSTR t,XMLCSTR v){ if (t)       return  t; return v; }xmltoa388,19550
XMLCHAR xmltoc(XMLCSTR t,XMLCHAR v){ if (t&&(*t)) return *t; return v; }xmltoc389,19623
XMLNode XMLNode::openFileHelper(XMLCSTR filename, XMLCSTR tag)openFileHelper397,20128
static const char XML_utf8ByteTable[256] =XML_utf8ByteTable452,22447
static const char XML_legacyByteTable[256] =XML_legacyByteTable472,23364
static const char XML_sjisByteTable[256] =XML_sjisByteTable481,23955
static const char XML_gb2312ByteTable[256] =XML_gb2312ByteTable501,24789
static const char XML_gbk_big5_ByteTable[256] =XML_gbk_big5_ByteTable521,25600
static const char *XML_ByteTable=(const char *)XML_utf8ByteTable; // the default is "characterEncoding=XMLNode::encoding_UTF8"XML_ByteTable541,26418
XMLNode XMLNode::emptyXMLNode;emptyXMLNode545,26554
XMLClear XMLNode::emptyXMLClear={ NULL, NULL, NULL};emptyXMLClear546,26585
XMLAttribute XMLNode::emptyXMLAttribute={ NULL, NULL};emptyXMLAttribute547,26638
typedef enum XMLTokenTypeTagXMLTokenTypeTag550,26747
    eTokenText = 0,eTokenText552,26778
    eTokenQuotedText,eTokenQuotedText553,26798
    eTokenTagStart,         /* "<"            */eTokenTagStart554,26820
    eTokenTagEnd,           /* "</"           */eTokenTagEnd555,26869
    eTokenCloseTag,         /* ">"            */eTokenCloseTag556,26918
    eTokenEquals,           /* "="            */eTokenEquals557,26967
    eTokenDeclaration,      /* "<?"           */eTokenDeclaration558,27016
    eTokenShortHandClose,   /* "/>"           */eTokenShortHandClose559,27065
    eTokenClear,eTokenClear560,27114
    eTokenErroreTokenError561,27131
} XMLTokenType;XMLTokenType562,27147
typedef struct XMLXML565,27203
    XMLCSTR                lpXML;lpXML567,27224
    XMLCSTR                lpszText;lpszText568,27258
    int                    nIndex,nIndexMissigEndTag;nIndex569,27295
    int                    nIndex,nIndexMissigEndTag;nIndexMissigEndTag569,27295
    enum XMLError          error;error570,27349
    XMLCSTR                lpEndTag;lpEndTag571,27383
    int                    cbEndTag;cbEndTag572,27420
    XMLCSTR                lpNewElement;lpNewElement573,27457
    int                    cbNewElement;cbNewElement574,27498
    int                    nFirst;nFirst575,27539
} XML;XML576,27574
    ALLXMLClearTag *pClr;pClr580,27599
    XMLCSTR     pStr;pStr581,27625
} NextToken;NextToken582,27647
typedef enum AttribAttrib585,27705
    eAttribName = 0,eAttribName587,27727
    eAttribEquals,eAttribEquals588,27748
    eAttribValueeAttribValue589,27767
} Attrib;Attrib590,27784
typedef enum StatusStatus594,27889
    eInsideTag = 0,eInsideTag596,27911
    eOutsideTageOutsideTag597,27931
} Status;Status598,27947
XMLError XMLNode::writeToFile(XMLCSTR filename, const char *encoding, char nFormat) constwriteToFile600,27958
XMLSTR stringDup(XMLCSTR lpszData, int cbData)stringDup642,29580
XMLSTR ToXMLStringTool::toXMLUnSafe(XMLSTR dest,XMLCSTR source)toXMLUnSafe657,29954
int ToXMLStringTool::lengthXMLString(XMLCSTR source)lengthXMLString689,30708
ToXMLStringTool::~ToXMLStringTool(){ freeBuffer(); }~ToXMLStringTool713,31199
void ToXMLStringTool::freeBuffer(){ if (buf) free(buf); buf=NULL; buflen=0; }freeBuffer714,31252
XMLSTR ToXMLStringTool::toXML(XMLCSTR source)toXML715,31330
XMLSTR fromXMLString(XMLCSTR s, int lo, XML *pXML)fromXMLString723,31542
#define XML_isSPACECHAR(XML_isSPACECHAR839,35310
char myTagCompare(XMLCSTR cclose, XMLCSTR copen)myTagCompare842,35428
static inline XMLCHAR getNextChar(XML *pXML)getNextChar860,35911
static NextToken GetNextToken(XML *pXML, int *pcbToken, enum XMLTokenTypeTag *pType)GetNextToken873,36239
XMLCSTR XMLNode::updateName_WOSD(XMLSTR lpszName)updateName_WOSD1038,41149
XMLNode::XMLNode(struct XMLNodeDataTag *p){ d=p; (p->ref_count)++; }XMLNode1047,41380
XMLNode::XMLNode(XMLNodeData *pParent, XMLSTR lpszName, char isDeclaration)XMLNode1048,41449
XMLNode XMLNode::createXMLTopNode_WOSD(XMLSTR lpszName, char isDeclaration) { return XMLNode(NULL,lpszName,isDeclaration); }createXMLTopNode_WOSD1071,41906
XMLNode XMLNode::createXMLTopNode(XMLCSTR lpszName, char isDeclaration) { return XMLNode(NULL,stringDup(lpszName),isDeclaration); }createXMLTopNode1072,42031
#define MEMORYINCREASE MEMORYINCREASE1074,42164
static inline void myFree(void *p) { if (p) free(p); }myFree1076,42191
static inline void *myRealloc(void *p, int newsize, int memInc, int sizeofElem)myRealloc1077,42246
XMLElementPosition XMLNode::findPosition(XMLNodeData *d, int index, XMLElementType xxtype)findPosition1089,42649
int XMLNode::removeOrderElement(XMLNodeData *d, XMLElementType t, int index)removeOrderElement1097,42936
void *XMLNode::addToOrder(int memoryIncrease,int *_pos, int nc, void *p, int size, XMLElementType xtype)addToOrder1110,43430
XMLNode XMLNode::addChild_priv(int memoryIncrease, XMLSTR lpszName, char isDeclaration, int pos)addChild_priv1137,44341
XMLAttribute *XMLNode::addAttribute_priv(int memoryIncrease,XMLSTR lpszName, XMLSTR lpszValuev)addAttribute_priv1148,44747
XMLCSTR XMLNode::addText_priv(int memoryIncrease, XMLSTR lpszValue, int pos)addText_priv1162,45279
XMLClear *XMLNode::addClear_priv(int memoryIncrease, XMLSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, int pos)addClear_priv1173,45656
char XMLNode::parseClearTag(void *px, void *_pClear)parseClearTag1190,46343
void XMLNode::exactMemory(XMLNodeData *d)exactMemory1233,47637
char XMLNode::maybeAddTxT(void *pa, XMLCSTR tokenPStr)maybeAddTxT1242,48163
int XMLNode::ParseXMLElement(void *pa)ParseXMLElement1282,49774
static void CountLinesAndColumns(XMLCSTR lpXML, int nUpto, XMLResults *pResults)CountLinesAndColumns1693,66856
XMLNode XMLNode::parseString(XMLCSTR lpszXML, XMLCSTR tag, XMLResults *pResults)parseString1716,67398
XMLNode XMLNode::parseFile(XMLCSTR filename, XMLCSTR tag, XMLResults *pResults)parseFile1779,69221
static inline void charmemset(XMLSTR dest,XMLCHAR c,int l) { while (l--) *(dest++)=c; }charmemset1829,71059
int XMLNode::CreateXMLStringR(XMLNodeData *pEntry, XMLSTR lpszMarker, int nFormat)CreateXMLStringR1836,71364
#define LENSTR(LENSTR1848,71740
#undef LENSTRLENSTR2076,79272
XMLSTR XMLNode::createXMLString(int nFormat, int *pnSize) constcreateXMLString2087,79892
int XMLNode::detachFromParent(XMLNodeData *d)detachFromParent2107,80535
XMLNode::~XMLNode()~XMLNode2118,80902
void XMLNode::deleteNodeContent()deleteNodeContent2124,80987
void XMLNode::emptyTheNode(char force)emptyTheNode2130,81144
XMLNode& XMLNode::operator=( const XMLNode& A )operator =2169,82363
XMLNode::XMLNode(const XMLNode &A)XMLNode2181,82588
XMLNode XMLNode::deepCopy() constdeepCopy2188,82689
XMLNode XMLNode::addChild(XMLNode childNode, int pos)addChild2238,84118
void XMLNode::deleteAttribute(int i)deleteAttribute2263,84885
void XMLNode::deleteAttribute(XMLAttribute *a){ if (a) deleteAttribute(a->lpszName); }deleteAttribute2273,85229
void XMLNode::deleteAttribute(XMLCSTR lpszName)deleteAttribute2274,85316
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,int i)updateAttribute_WOSD2281,85446
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLAttribute *newAttribute, XMLAttribute *oldAttribute)updateAttribute_WOSD2296,86043
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,XMLCSTR lpszOldName)updateAttribute_WOSD2302,86380
int XMLNode::indexText(XMLCSTR lpszValue) constindexText2314,86793
void XMLNode::deleteText(int i)deleteText2324,87038
void XMLNode::deleteText(XMLCSTR lpszValue) { deleteText(indexText(lpszValue)); }deleteText2334,87318
XMLCSTR XMLNode::updateText_WOSD(XMLSTR lpszNewValue, int i)updateText_WOSD2336,87401
XMLCSTR XMLNode::updateText_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue)updateText_WOSD2345,87706
void XMLNode::deleteClear(int i)deleteClear2353,87982
int XMLNode::indexClear(XMLCSTR lpszValue) constindexClear2363,88282
void XMLNode::deleteClear(XMLCSTR lpszValue) { deleteClear(indexClear(lpszValue)); }deleteClear2373,88541
void XMLNode::deleteClear(XMLClear *a) { if (a) deleteClear(a->lpszValue); }deleteClear2374,88626
XMLClear *XMLNode::updateClear_WOSD(XMLSTR lpszNewContent, int i)updateClear_WOSD2376,88704
XMLClear *XMLNode::updateClear_WOSD(XMLSTR lpszNewContent, XMLCSTR lpszOldValue)updateClear_WOSD2385,89047
XMLClear *XMLNode::updateClear_WOSD(XMLClear *newP,XMLClear *oldP)updateClear_WOSD2393,89339
int XMLNode::nChildNode(XMLCSTR name) constnChildNode2399,89516
XMLNode XMLNode::getChildNode(XMLCSTR name, int *j) constgetChildNode2412,89758
XMLNode XMLNode::getChildNode(XMLCSTR name, int j) constgetChildNode2430,90114
XMLNode XMLNode::getChildNodeByPath(XMLCSTR _path, char createMissing, XMLCHAR sep)getChildNodeByPath2445,90488
XMLNode XMLNode::getChildNodeByPathNonConst(XMLSTR path, char createIfMissing, XMLCHAR sep)getChildNodeByPathNonConst2453,90725
XMLElementPosition XMLNode::positionOfText     (int i) const { if (i>=d->nText ) i=d->nText-1;  return findPosition(d,i,eNodeText ); }positionOfText2478,91481
XMLElementPosition XMLNode::positionOfClear    (int i) const { if (i>=d->nClear) i=d->nClear-1; return findPosition(d,i,eNodeClear); }positionOfClear2479,91616
XMLElementPosition XMLNode::positionOfChildNode(int i) const { if (i>=d->nChild) i=d->nChild-1; return findPosition(d,i,eNodeChild); }positionOfChildNode2480,91751
XMLElementPosition XMLNode::positionOfText (XMLCSTR lpszValue) const { return positionOfText (indexText (lpszValue)); }positionOfText2481,91886
XMLElementPosition XMLNode::positionOfClear(XMLCSTR lpszValue) const { return positionOfClear(indexClear(lpszValue)); }positionOfClear2482,92006
XMLElementPosition XMLNode::positionOfClear(XMLClear *a) const { if (a) return positionOfClear(a->lpszValue); return positionOfClear(); }positionOfClear2483,92126
XMLElementPosition XMLNode::positionOfChildNode(XMLNode x)  constpositionOfChildNode2484,92264
XMLElementPosition XMLNode::positionOfChildNode(XMLCSTR name, int count) constpositionOfChildNode2493,92525
XMLNode XMLNode::getChildNodeWithAttribute(XMLCSTR name,XMLCSTR attributeName,XMLCSTR attributeValue, int *k) constgetChildNodeWithAttribute2501,92786
XMLCSTR XMLNode::getAttribute(XMLCSTR lpszAttrib, int *j) constgetAttribute2530,93574
char XMLNode::isAttributeSet(XMLCSTR lpszAttrib) constisAttributeSet2548,93960
XMLCSTR XMLNode::getAttribute(XMLCSTR name, int j) constgetAttribute2564,94282
XMLNodeContents XMLNode::enumContents(int i) constenumContents2572,94457
XMLCSTR XMLNode::getName() const { if (!d) return NULL; return d->lpszName;   }getName2595,95046
int XMLNode::nText()       const { if (!d) return 0;    return d->nText;      }nText2596,95126
int XMLNode::nChildNode()  const { if (!d) return 0;    return d->nChild;     }nChildNode2597,95206
int XMLNode::nAttribute()  const { if (!d) return 0;    return d->nAttribute; }nAttribute2598,95286
int XMLNode::nClear()      const { if (!d) return 0;    return d->nClear;     }nClear2599,95366
int XMLNode::nElement()    const { if (!d) return 0;    return d->nAttribute+d->nChild+d->nText+d->nClear; }nElement2600,95446
XMLClear     XMLNode::getClear         (int i) const { if ((!d)||(i>=d->nClear    )) return emptyXMLClear;     return d->pClear[i];     }getClear2601,95555
XMLAttribute XMLNode::getAttribute     (int i) const { if ((!d)||(i>=d->nAttribute)) return emptyXMLAttribute; return d->pAttribute[i]; }getAttribute2602,95693
XMLCSTR      XMLNode::getAttributeName (int i) const { if ((!d)||(i>=d->nAttribute)) return NULL;              return d->pAttribute[i].lpszName;  }getAttributeName2603,95831
XMLCSTR      XMLNode::getAttributeValue(int i) const { if ((!d)||(i>=d->nAttribute)) return NULL;              return d->pAttribute[i].lpszValue; }getAttributeValue2604,95979
XMLCSTR      XMLNode::getText          (int i) const { if ((!d)||(i>=d->nText     )) return NULL;              return d->pText[i];      }getText2605,96127
XMLNode      XMLNode::getChildNode     (int i) const { if ((!d)||(i>=d->nChild    )) return emptyXMLNode;      return d->pChild[i];     }getChildNode2606,96265
XMLNode      XMLNode::getParentNode    (     ) const { if ((!d)||(!d->pParent     )) return emptyXMLNode;      return XMLNode(d->pParent); }getParentNode2607,96403
char         XMLNode::isDeclaration    (     ) const { if (!d) return 0;             return d->isDeclaration; }isDeclaration2608,96544
char         XMLNode::isEmpty          (     ) const { return (d==NULL); }isEmpty2609,96656
XMLNode       XMLNode::emptyNode       (     )       { return XMLNode::emptyXMLNode; }emptyNode2610,96731
XMLNode       XMLNode::addChild(XMLCSTR lpszName, char isDeclaration, XMLElementPosition pos)addChild2612,96819
XMLNode       XMLNode::addChild_WOSD(XMLSTR lpszName, char isDeclaration, XMLElementPosition pos)addChild_WOSD2614,96994
XMLAttribute *XMLNode::addAttribute(XMLCSTR lpszName, XMLCSTR lpszValue)addAttribute2616,97162
XMLAttribute *XMLNode::addAttribute_WOSD(XMLSTR lpszName, XMLSTR lpszValuev)addAttribute_WOSD2618,97323
XMLCSTR       XMLNode::addText(XMLCSTR lpszValue, XMLElementPosition pos)addText2620,97467
XMLCSTR       XMLNode::addText_WOSD(XMLSTR lpszValue, XMLElementPosition pos)addText_WOSD2622,97608
XMLClear     *XMLNode::addClear(XMLCSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, XMLElementPosition pos)addClear2624,97742
XMLClear     *XMLNode::addClear_WOSD(XMLSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, XMLElementPosition pos)addClear_WOSD2626,97941
XMLCSTR       XMLNode::updateName(XMLCSTR lpszName)updateName2628,98133
XMLAttribute *XMLNode::updateAttribute(XMLAttribute *newAttribute, XMLAttribute *oldAttribute)updateAttribute2630,98248
XMLAttribute *XMLNode::updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,int i)updateAttribute2632,98483
XMLAttribute *XMLNode::updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,XMLCSTR lpszOldName)updateAttribute2634,98668
XMLCSTR       XMLNode::updateText(XMLCSTR lpszNewValue, int i)updateText2636,98877
XMLCSTR       XMLNode::updateText(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue)updateText2638,99009
XMLClear     *XMLNode::updateClear(XMLCSTR lpszNewContent, int i)updateClear2640,99167
XMLClear     *XMLNode::updateClear(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue)updateClear2642,99305
XMLClear     *XMLNode::updateClear(XMLClear *newP,XMLClear *oldP)updateClear2644,99465
char XMLNode::setGlobalOptions(XMLCharEncoding _characterEncoding, char _guessWideCharChars,setGlobalOptions2647,99619
XMLNode::XMLCharEncoding XMLNode::guessCharEncoding(void *buf,int l, char useXMLEncodingAttribute)guessCharEncoding2668,100714
#undef XML_isSPACECHARXML_isSPACECHAR2721,102832
static const char base64Fillchar = _CXML('='); // used to mark partial words at the endbase64Fillchar2727,103034
XMLCSTR base64EncodeTable=_CXML("ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/");base64EncodeTable2730,103172
const unsigned char base64DecodeTable[] = {base64DecodeTable2734,103435
XMLParserBase64Tool::~XMLParserBase64Tool(){ freeBuffer(); }~XMLParserBase64Tool2746,104475
void XMLParserBase64Tool::freeBuffer(){ if (buf) free(buf); buf=NULL; buflen=0; }freeBuffer2748,104537
int XMLParserBase64Tool::encodeLength(int inlen, char formatted)encodeLength2750,104620
XMLSTR XMLParserBase64Tool::encode(unsigned char *inbuf, unsigned int inlen, char formatted)encode2757,104776
unsigned int XMLParserBase64Tool::decodeSize(XMLCSTR data,XMLError *xe)decodeSize2792,106030
unsigned char XMLParserBase64Tool::decode(XMLCSTR data, unsigned char *buf, int len, XMLError *xe)decode2814,106764
#define BASE64DECODE_READ_NEXT_CHAR(BASE64DECODE_READ_NEXT_CHAR2823,106975
#undef BASE64DECODE_READ_NEXT_CHARBASE64DECODE_READ_NEXT_CHAR2872,109104
void XMLParserBase64Tool::alloc(int newsize)alloc2874,109140
unsigned char *XMLParserBase64Tool::decode(XMLCSTR data, int *outlen, XMLError *xe)decode2880,109336

gpuwattch/sharedcache.cc,359
SharedCache::SharedCache(ParseXML* XML_interface, int ithCache_, InputParameter* interface_ip_, enum cache_level cacheL_)SharedCache50,2187
void SharedCache::computeEnergy(bool is_tdp)computeEnergy601,28652
void SharedCache::displayEnergy(uint32_t indent,bool is_tdp)displayEnergy851,42636
void SharedCache::set_cache_param()set_cache_param1073,55843

gpuwattch/array.cc,346
#define  GLOBALVARGLOBALVAR32,1856
ArrayST::ArrayST(const InputParameter *configure_interface,ArrayST44,2066
void ArrayST::compute_base_power()compute_base_power65,2614
void ArrayST::optimize_array()optimize_array72,2749
void ArrayST::leakage_feedback(double temperature)leakage_feedback255,9876
ArrayST:: ~ArrayST()~ArrayST298,12113

gpuwattch/basic_components.cc,437
double longer_channel_device_reduction(longer_channel_device_reduction37,1944
statsComponents operator+(const statsComponents & x, const statsComponents & y)operator +86,3367
statsComponents operator*(const statsComponents & x, double const * const y)operator *97,3575
statsDef operator+(const statsDef & x, const statsDef & y)operator +108,3766
statsDef operator*(const statsDef & x, double const * const y)operator *118,3968

gpuwattch/XML_Parse.cc,261
const char * perf_count_label[] = {"TOT_INST,", "FP_INT,", "IC_H,", "IC_M,", "DC_RH,", "DC_RM,", "DC_WH,", "DC_WM,",perf_count_label46,2461
void ParseXML::parse(char* filepath)parse51,2931
void ParseXML::initialize() //Initialize allinitialize1715,135863

gpuwattch/interconnect.cc,172
interconnect::interconnect(interconnect39,1965
interconnect::compute()compute177,5664
void interconnect::leakage_feedback(double temperature)leakage_feedback196,6175

gpuwattch/cacti/technology.cc,300
double wire_resistance(double resistivity, double wire_width, double wire_thickness,wire_resistance37,1915
double wire_capacitance(double wire_width, double wire_thickness, double wire_spacing,wire_capacitance45,2267
void init_tech_params(double technology, bool is_tag)init_tech_params57,2845

gpuwattch/cacti/subarray.cc,233
Subarray::Subarray(const DynamicParameter & dp_, bool is_fa_):Subarray42,1948
Subarray::~Subarray()~Subarray92,3942
double Subarray::get_total_cell_area()get_total_cell_area98,3971
void Subarray::compute_C()compute_C121,5048

gpuwattch/cacti/Ucache.h,1360
#define __UCACHE_H____UCACHE_H__34,1884
class min_values_tmin_values_t42,1980
    double min_delay;min_delay45,2011
    double min_dyn;min_dyn46,2033
    double min_leakage;min_leakage47,2053
    double min_area;min_area48,2077
    double min_cyc;min_cyc49,2098
    min_values_t() : min_delay(BIGNUM), min_dyn(BIGNUM), min_leakage(BIGNUM), min_area(BIGNUM), min_cyc(BIGNUM) { }min_values_t51,2119
struct solutionsolution61,2450
  int    tag_array_index;tag_array_index63,2468
  int    data_array_index;data_array_index64,2494
  list<mem_array *>::iterator tag_array_iter;tag_array_iter65,2521
  list<mem_array *>::iterator data_array_iter;data_array_iter66,2567
  double access_time;access_time67,2614
  double cycle_time;cycle_time68,2636
  double area;area69,2657
  double efficiency;efficiency70,2672
  powerDef total_power;total_power71,2693
struct calc_time_mt_wrapper_structcalc_time_mt_wrapper_struct97,3205
  uint32_t tid;tid99,3242
  bool     is_tag;is_tag100,3258
  bool     pure_ram;pure_ram101,3277
  bool     pure_cam;pure_cam102,3298
  bool     is_main_mem;is_main_mem103,3319
  double   Nspd_min;Nspd_min104,3343
  min_values_t * data_res;data_res106,3365
  min_values_t * tag_res;tag_res107,3392
  list<mem_array *> data_arr;data_arr109,3419
  list<mem_array *> tag_arr;tag_arr110,3449

gpuwattch/cacti/cacti_interface.cc,405
bool mem_array::lt(const mem_array * m1, const mem_array * m2)lt51,2146
void uca_org_t::find_delay()find_delay69,2810
void uca_org_t::find_energy()find_energy107,4106
void uca_org_t::find_area()find_area117,4315
void uca_org_t::adjust_area()adjust_area132,4680
void uca_org_t::find_cyc()find_cyc148,5123
uca_org_t :: uca_org_t()uca_org_t161,5400
void uca_org_t :: cleanup()cleanup168,5463

gpuwattch/cacti/io.cc,1195
InputParameter::parse_cfg(const string & in_file)parse_cfg54,2175
InputParameter::display_ip()display_ip537,15971
powerComponents operator+(const powerComponents & x, const powerComponents & y)operator +613,20161
powerComponents operator*(const powerComponents & x, double const * const y)operator *626,20546
powerDef operator+(const powerDef & x, const powerDef & y)operator +640,20931
powerDef operator*(const powerDef & x, double const * const y)operator *650,21137
uca_org_t cacti_interface(const string & infile_name)cacti_interface660,21316
uca_org_t cacti_interface(cacti_interface723,22769
uca_org_t cacti_interface(cacti_interface918,28647
InputParameter::InputParameter()InputParameter1101,33782
bool InputParameter::error_checking()error_checking1206,36191
void output_data_csv(const uca_org_t & fin_res)output_data_csv1453,41693
void output_UCA(uca_org_t *fr)output_UCA1652,49581
uca_org_t cacti_interface(InputParameter  * const local_interface)cacti_interface2174,75850
uca_org_t init_interface(InputParameter* const local_interface)init_interface2311,79735
void reconfigure(InputParameter *local_interface, uca_org_t *fin_res)reconfigure2444,83566

gpuwattch/cacti/htree2.h,1721
#define __HTREE2_H____HTREE2_H__34,1884
class Htree2 : public ComponentHtree247,2212
    ~Htree2() {};~Htree254,2574
    double in_rise_time, out_rise_time;in_rise_time65,2844
    double in_rise_time, out_rise_time;out_rise_time65,2844
    void set_in_rise_time(double rt)set_in_rise_time67,2885
    double max_unpipelined_link_delay;max_unpipelined_link_delay72,2960
    powerDef power_bit;power_bit73,2999
    double wire_bw;wire_bw77,3036
    double init_wire_bw;  // bus width at rootinit_wire_bw78,3056
    enum Htree_type tree_type;tree_type79,3103
    double htree_hnodes;htree_hnodes80,3134
    double htree_vnodes;htree_vnodes81,3159
    double mat_width;mat_width82,3184
    double mat_height;mat_height83,3206
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;add_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;data_in_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;search_data_in_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;data_out_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;search_data_out_bits84,3229
    int ndbl, ndwl;ndbl85,3318
    int ndbl, ndwl;ndwl85,3318
    bool uca_tree; // should have full bandwidth to access all banks in the array simultaneouslyuca_tree86,3338
    bool search_tree;search_tree87,3435
    enum Wire_type wt;wt89,3458
    double min_w_nmos;min_w_nmos90,3481
    double min_w_pmos;min_w_pmos91,3504
    TechnologyParameter::DeviceType *deviceType;deviceType93,3528

gpuwattch/cacti/main.cc,45
int main(int argc,char *argv[])main38,1922

gpuwattch/cacti/cacti_interface.h,19548
#define __CACTI_INTERFACE_H____CACTI_INTERFACE_H__35,1894
class powerComponentspowerComponents52,2111
    double dynamic;dynamic55,2145
    double leakage;leakage56,2165
    double gate_leakage;gate_leakage57,2185
    double short_circuit;short_circuit58,2210
    double longer_channel_leakage;longer_channel_leakage59,2236
    powerComponents() : dynamic(0), leakage(0), gate_leakage(0), short_circuit(0), longer_channel_leakage(0)  { }powerComponents61,2272
    powerComponents(const powerComponents & obj) { *this = obj; }powerComponents62,2386
    powerComponents & operator=(const powerComponents & rhs)operator =63,2452
    void reset() { dynamic = 0; leakage = 0; gate_leakage = 0; short_circuit = 0;longer_channel_leakage = 0;}reset72,2743
class powerDefpowerDef80,3041
    powerComponents readOp;readOp83,3068
    powerComponents writeOp;writeOp84,3096
    powerComponents searchOp;//Sheng: for CAM and FAsearchOp85,3125
    powerDef() : readOp(), writeOp(), searchOp() { }powerDef87,3179
    void reset() { readOp.reset(); writeOp.reset(); searchOp.reset();}reset88,3232
enum Wire_typeWire_type94,3454
    Global /* gloabl wires with repeaters */,Global96,3471
    Global_5 /* 5% delay penalty */,Global_597,3517
    Global_10 /* 10% delay penalty */,Global_1098,3554
    Global_20 /* 20% delay penalty */,Global_2099,3593
    Global_30 /* 30% delay penalty */,Global_30100,3632
    Low_swing /* differential low power wires with high area overhead */,Low_swing101,3671
    Semi_global /* mid-level wires with repeaters*/,Semi_global102,3745
    Transmission /* tranmission lines with high area overhead */,Transmission103,3798
    Optical /* optical wires */,Optical104,3864
    Invalid_wtypeInvalid_wtype105,3897
class InputParameterInputParameter110,3921
    unsigned int cache_sz;  // in bytescache_sz119,4125
    unsigned int line_sz;line_sz120,4165
    unsigned int assoc;assoc121,4191
    unsigned int nbanks;nbanks122,4215
    unsigned int out_w;// == nr_bits_outout_w123,4240
    bool     specific_tag;specific_tag124,4281
    unsigned int tag_w;tag_w125,4308
    unsigned int access_mode;access_mode126,4332
    unsigned int obj_func_dyn_energy;obj_func_dyn_energy127,4362
    unsigned int obj_func_dyn_power;obj_func_dyn_power128,4400
    unsigned int obj_func_leak_power;obj_func_leak_power129,4437
    unsigned int obj_func_cycle_t;obj_func_cycle_t130,4475
    double   F_sz_nm;          // feature size in nmF_sz_nm132,4511
    double   F_sz_um;          // feature size in umF_sz_um133,4564
    unsigned int num_rw_ports;num_rw_ports134,4617
    unsigned int num_rd_ports;num_rd_ports135,4648
    unsigned int num_wr_ports;num_wr_ports136,4679
    unsigned int num_se_rd_ports;  // number of single ended read portsnum_se_rd_ports137,4710
    unsigned int num_search_ports;  // Sheng: number of search ports for CAMnum_search_ports138,4782
    bool     is_main_mem;is_main_mem139,4859
    bool     is_cache;is_cache140,4885
    bool     pure_ram;pure_ram141,4908
    bool     pure_cam;pure_cam142,4931
    bool     rpters_in_htree;  // if there are repeaters in htree segmentrpters_in_htree143,4954
    unsigned int ver_htree_wires_over_array;ver_htree_wires_over_array144,5028
    unsigned int broadcast_addr_din_over_ver_htrees;broadcast_addr_din_over_ver_htrees145,5073
    unsigned int temp;temp146,5126
    unsigned int ram_cell_tech_type;ram_cell_tech_type148,5150
    unsigned int peri_global_tech_type;peri_global_tech_type149,5187
    unsigned int data_arr_ram_cell_tech_type;data_arr_ram_cell_tech_type150,5227
    unsigned int data_arr_peri_global_tech_type;data_arr_peri_global_tech_type151,5273
    unsigned int tag_arr_ram_cell_tech_type;tag_arr_ram_cell_tech_type152,5322
    unsigned int tag_arr_peri_global_tech_type;tag_arr_peri_global_tech_type153,5367
    unsigned int burst_len;burst_len155,5416
    unsigned int int_prefetch_w;int_prefetch_w156,5444
    unsigned int page_sz_bits;page_sz_bits157,5477
    unsigned int ic_proj_type;      // interconnect_projection_typeic_proj_type159,5509
    unsigned int wire_is_mat_type;  // wire_inside_mat_typewire_is_mat_type160,5577
    unsigned int wire_os_mat_type; // wire_outside_mat_typewire_os_mat_type161,5637
    enum Wire_type wt;wt162,5697
    int force_wiretype;force_wiretype163,5720
    bool print_input_args;print_input_args164,5744
    unsigned int nuca_cache_sz; // TODOnuca_cache_sz165,5771
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndbl166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndwl166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;nspd166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndsam1166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndsam2166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndcm166,5811
    bool force_cache_config;force_cache_config167,5859
    int cache_level;cache_level169,5889
    int cores;cores170,5910
    int nuca_bank_count;nuca_bank_count171,5925
    int force_nuca_bank;force_nuca_bank172,5950
    int delay_wt, dynamic_power_wt, leakage_power_wt,delay_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,dynamic_power_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,leakage_power_wt174,5976
        cycle_time_wt, area_wt;cycle_time_wt175,6030
        cycle_time_wt, area_wt;area_wt175,6030
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,delay_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,dynamic_power_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,leakage_power_wt_nuca176,6062
        cycle_time_wt_nuca, area_wt_nuca;cycle_time_wt_nuca177,6131
        cycle_time_wt_nuca, area_wt_nuca;area_wt_nuca177,6131
    int delay_dev, dynamic_power_dev, leakage_power_dev,delay_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,dynamic_power_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,leakage_power_dev179,6174
        cycle_time_dev, area_dev;cycle_time_dev180,6231
        cycle_time_dev, area_dev;area_dev180,6231
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,delay_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,dynamic_power_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,leakage_power_dev_nuca181,6265
        cycle_time_dev_nuca, area_dev_nuca;cycle_time_dev_nuca182,6337
        cycle_time_dev_nuca, area_dev_nuca;area_dev_nuca182,6337
    int ed; //ED or ED2 optimizationed183,6381
    int nuca;nuca184,6418
    bool     fast_access;fast_access186,6433
    unsigned int block_sz;  // bytesblock_sz187,6459
    unsigned int tag_assoc;tag_assoc188,6496
    unsigned int data_assoc;data_assoc189,6524
    bool     is_seq_acc;is_seq_acc190,6553
    bool     fully_assoc;fully_assoc191,6578
    unsigned int nsets;  // == number_of_setsnsets192,6604
    int print_detail;print_detail193,6650
    bool     add_ecc_b_;add_ecc_b_196,6674
  double throughput;throughput198,6736
  double latency;latency199,6757
  bool pipelinable;pipelinable200,6775
  int pipeline_stages;pipeline_stages201,6795
  int per_stage_vector;per_stage_vector202,6818
  bool with_clock_grid;with_clock_grid203,6842
  int Ndwl;Ndwl208,6887
  int Ndbl;Ndbl209,6899
  double Nspd;Nspd210,6911
  int deg_bl_muxing;deg_bl_muxing211,6926
  int Ndsam_lev_1;Ndsam_lev_1212,6947
  int Ndsam_lev_2;Ndsam_lev_2213,6966
  int number_activated_mats_horizontal_direction;number_activated_mats_horizontal_direction214,6985
  int number_subbanks;number_subbanks215,7035
  int page_size_in_bits;page_size_in_bits216,7058
  double delay_route_to_bank;delay_route_to_bank217,7083
  double delay_crossbar;delay_crossbar218,7113
  double delay_addr_din_horizontal_htree;delay_addr_din_horizontal_htree219,7138
  double delay_addr_din_vertical_htree;delay_addr_din_vertical_htree220,7180
  double delay_row_predecode_driver_and_block;delay_row_predecode_driver_and_block221,7220
  double delay_row_decoder;delay_row_decoder222,7267
  double delay_bitlines;delay_bitlines223,7295
  double delay_sense_amp;delay_sense_amp224,7320
  double delay_subarray_output_driver;delay_subarray_output_driver225,7346
  double delay_bit_mux_predecode_driver_and_block;delay_bit_mux_predecode_driver_and_block226,7385
  double delay_bit_mux_decoder;delay_bit_mux_decoder227,7436
  double delay_senseamp_mux_lev_1_predecode_driver_and_block;delay_senseamp_mux_lev_1_predecode_driver_and_block228,7468
  double delay_senseamp_mux_lev_1_decoder;delay_senseamp_mux_lev_1_decoder229,7530
  double delay_senseamp_mux_lev_2_predecode_driver_and_block;delay_senseamp_mux_lev_2_predecode_driver_and_block230,7573
  double delay_senseamp_mux_lev_2_decoder;delay_senseamp_mux_lev_2_decoder231,7635
  double delay_input_htree;delay_input_htree232,7678
  double delay_output_htree;delay_output_htree233,7706
  double delay_dout_vertical_htree;delay_dout_vertical_htree234,7735
  double delay_dout_horizontal_htree;delay_dout_horizontal_htree235,7771
  double delay_comparator;delay_comparator236,7809
  double access_time;access_time237,7836
  double cycle_time;cycle_time238,7858
  double multisubbank_interleave_cycle_time;multisubbank_interleave_cycle_time239,7879
  double delay_request_network;delay_request_network240,7924
  double delay_inside_mat;delay_inside_mat241,7956
  double delay_reply_network;delay_reply_network242,7983
  double trcd;trcd243,8013
  double cas_latency;cas_latency244,8028
  double precharge_delay;precharge_delay245,8050
  powerDef power_routing_to_bank;power_routing_to_bank246,8076
  powerDef power_addr_input_htree;power_addr_input_htree247,8110
  powerDef power_data_input_htree;power_data_input_htree248,8145
  powerDef power_data_output_htree;power_data_output_htree249,8180
  powerDef power_addr_horizontal_htree;power_addr_horizontal_htree250,8216
  powerDef power_datain_horizontal_htree;power_datain_horizontal_htree251,8256
  powerDef power_dataout_horizontal_htree;power_dataout_horizontal_htree252,8298
  powerDef power_addr_vertical_htree;power_addr_vertical_htree253,8341
  powerDef power_datain_vertical_htree;power_datain_vertical_htree254,8379
  powerDef power_row_predecoder_drivers;power_row_predecoder_drivers255,8419
  powerDef power_row_predecoder_blocks;power_row_predecoder_blocks256,8460
  powerDef power_row_decoders;power_row_decoders257,8500
  powerDef power_bit_mux_predecoder_drivers;power_bit_mux_predecoder_drivers258,8531
  powerDef power_bit_mux_predecoder_blocks;power_bit_mux_predecoder_blocks259,8576
  powerDef power_bit_mux_decoders;power_bit_mux_decoders260,8620
  powerDef power_senseamp_mux_lev_1_predecoder_drivers;power_senseamp_mux_lev_1_predecoder_drivers261,8655
  powerDef power_senseamp_mux_lev_1_predecoder_blocks;power_senseamp_mux_lev_1_predecoder_blocks262,8711
  powerDef power_senseamp_mux_lev_1_decoders;power_senseamp_mux_lev_1_decoders263,8766
  powerDef power_senseamp_mux_lev_2_predecoder_drivers;power_senseamp_mux_lev_2_predecoder_drivers264,8812
  powerDef power_senseamp_mux_lev_2_predecoder_blocks;power_senseamp_mux_lev_2_predecoder_blocks265,8868
  powerDef power_senseamp_mux_lev_2_decoders;power_senseamp_mux_lev_2_decoders266,8923
  powerDef power_bitlines;power_bitlines267,8969
  powerDef power_sense_amps;power_sense_amps268,8996
  powerDef power_prechg_eq_drivers;power_prechg_eq_drivers269,9025
  powerDef power_output_drivers_at_subarray;power_output_drivers_at_subarray270,9061
  powerDef power_dataout_vertical_htree;power_dataout_vertical_htree271,9106
  powerDef power_comparators;power_comparators272,9147
  powerDef power_crossbar;power_crossbar273,9177
  powerDef total_power;total_power274,9204
  double area;area275,9228
  double all_banks_height;all_banks_height276,9243
  double all_banks_width;all_banks_width277,9270
  double bank_height;bank_height278,9296
  double bank_width;bank_width279,9318
  double subarray_memory_cell_area_height;subarray_memory_cell_area_height280,9339
  double subarray_memory_cell_area_width;subarray_memory_cell_area_width281,9382
  double mat_height;mat_height282,9424
  double mat_width;mat_width283,9445
  double routing_area_height_within_bank;routing_area_height_within_bank284,9465
  double routing_area_width_within_bank;routing_area_width_within_bank285,9507
  double area_efficiency;area_efficiency286,9548
  double refresh_power;refresh_power340,12189
  double dram_refresh_period;dram_refresh_period341,12213
  double dram_array_availability;dram_array_availability342,12243
  double dyn_read_energy_from_closed_page;dyn_read_energy_from_closed_page343,12277
  double dyn_read_energy_from_open_page;dyn_read_energy_from_open_page344,12320
  double leak_power_subbank_closed_page;leak_power_subbank_closed_page345,12361
  double leak_power_subbank_open_page;leak_power_subbank_open_page346,12402
  double leak_power_request_and_reply_networks;leak_power_request_and_reply_networks347,12441
  double activate_energy;activate_energy348,12489
  double read_energy;read_energy349,12515
  double write_energy;write_energy350,12537
  double precharge_energy;precharge_energy351,12560
} results_mem_array;results_mem_array352,12587
class uca_org_tuca_org_t355,12610
    mem_array * tag_array2;tag_array2358,12638
    mem_array * data_array2;data_array2359,12666
    double access_time;access_time360,12695
    double cycle_time;cycle_time361,12719
    double area;area362,12742
    double area_efficiency;area_efficiency363,12759
    powerDef power;power364,12787
    double leak_power_with_sleep_transistors_in_mats;leak_power_with_sleep_transistors_in_mats365,12807
    double cache_ht;cache_ht366,12861
    double cache_len;cache_len367,12882
    char file_n[100];file_n368,12904
    double vdd_periph_global;vdd_periph_global369,12926
    bool valid;valid370,12956
    results_mem_array tag_array;tag_array371,12972
    results_mem_array data_array;data_array372,13005
    ~uca_org_t(){};~uca_org_t381,13234
class mem_arraymem_array545,18441
  int    Ndcm;Ndcm548,18469
  int    Ndwl;Ndwl549,18484
  int    Ndbl;Ndbl550,18499
  double Nspd;Nspd551,18514
  int    deg_bl_muxing;deg_bl_muxing552,18529
  int    Ndsam_lev_1;Ndsam_lev_1553,18553
  int    Ndsam_lev_2;Ndsam_lev_2554,18575
  double access_time;access_time555,18597
  double cycle_time;cycle_time556,18619
  double multisubbank_interleave_cycle_time;multisubbank_interleave_cycle_time557,18640
  double area_ram_cells;area_ram_cells558,18685
  double area;area559,18710
  powerDef power;power560,18725
  double delay_senseamp_mux_decoder;delay_senseamp_mux_decoder561,18743
  double delay_before_subarray_output_driver;delay_before_subarray_output_driver562,18780
  double delay_from_subarray_output_driver_to_output;delay_from_subarray_output_driver_to_output563,18826
  double height;height564,18880
  double width;width565,18897
  double mat_height;mat_height567,18914
  double mat_length;mat_length568,18935
  double subarray_length;subarray_length569,18956
  double subarray_height;subarray_height570,18982
  double delay_route_to_bank,delay_route_to_bank572,19009
         delay_input_htree,delay_input_htree573,19039
         delay_row_predecode_driver_and_block,delay_row_predecode_driver_and_block574,19067
         delay_row_decoder,delay_row_decoder575,19114
         delay_bitlines,delay_bitlines576,19142
         delay_sense_amp,delay_sense_amp577,19167
         delay_subarray_output_driver,delay_subarray_output_driver578,19193
         delay_dout_htree,delay_dout_htree579,19232
         delay_comparator,delay_comparator580,19259
         delay_matchlines;delay_matchlines581,19286
  double all_banks_height,all_banks_height583,19314
         all_banks_width,all_banks_width584,19341
         area_efficiency;area_efficiency585,19367
  powerDef power_routing_to_bank;power_routing_to_bank587,19394
  powerDef power_addr_input_htree;power_addr_input_htree588,19428
  powerDef power_data_input_htree;power_data_input_htree589,19463
  powerDef power_data_output_htree;power_data_output_htree590,19498
  powerDef power_htree_in_search;power_htree_in_search591,19534
  powerDef power_htree_out_search;power_htree_out_search592,19568
  powerDef power_row_predecoder_drivers;power_row_predecoder_drivers593,19603
  powerDef power_row_predecoder_blocks;power_row_predecoder_blocks594,19644
  powerDef power_row_decoders;power_row_decoders595,19684
  powerDef power_bit_mux_predecoder_drivers;power_bit_mux_predecoder_drivers596,19715
  powerDef power_bit_mux_predecoder_blocks;power_bit_mux_predecoder_blocks597,19760
  powerDef power_bit_mux_decoders;power_bit_mux_decoders598,19804
  powerDef power_senseamp_mux_lev_1_predecoder_drivers;power_senseamp_mux_lev_1_predecoder_drivers599,19839
  powerDef power_senseamp_mux_lev_1_predecoder_blocks;power_senseamp_mux_lev_1_predecoder_blocks600,19895
  powerDef power_senseamp_mux_lev_1_decoders;power_senseamp_mux_lev_1_decoders601,19950
  powerDef power_senseamp_mux_lev_2_predecoder_drivers;power_senseamp_mux_lev_2_predecoder_drivers602,19996
  powerDef power_senseamp_mux_lev_2_predecoder_blocks;power_senseamp_mux_lev_2_predecoder_blocks603,20052
  powerDef power_senseamp_mux_lev_2_decoders;power_senseamp_mux_lev_2_decoders604,20107
  powerDef power_bitlines;power_bitlines605,20153
  powerDef power_sense_amps;power_sense_amps606,20180
  powerDef power_prechg_eq_drivers;power_prechg_eq_drivers607,20209
  powerDef power_output_drivers_at_subarray;power_output_drivers_at_subarray608,20245
  powerDef power_dataout_vertical_htree;power_dataout_vertical_htree609,20290
  powerDef power_comparators;power_comparators610,20331
  powerDef power_cam_bitline_precharge_eq_drv;power_cam_bitline_precharge_eq_drv612,20362
  powerDef power_searchline;power_searchline613,20409
  powerDef power_searchline_precharge;power_searchline_precharge614,20438
  powerDef power_matchlines;power_matchlines615,20477
  powerDef power_matchline_precharge;power_matchline_precharge616,20506
  powerDef power_matchline_to_wordline_drv;power_matchline_to_wordline_drv617,20544
  min_values_t *arr_min;arr_min619,20589
  enum Wire_type wt;wt620,20614
  double activate_energy, read_energy, write_energy, precharge_energy,activate_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,read_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,write_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,precharge_energy623,20652
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,refresh_power624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,leak_power_subbank_closed_page624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,leak_power_subbank_open_page624,20723
  leak_power_request_and_reply_networks;leak_power_request_and_reply_networks625,20802
  double precharge_delay;precharge_delay627,20844

gpuwattch/cacti/bank.cc,221
Bank::Bank(const DynamicParameter & dyn_p):Bank38,1904
Bank::~Bank()~Bank121,5297
double Bank::compute_delays(double inrisetime)compute_delays135,5490
void Bank::compute_power_energy()compute_power_energy142,5585

gpuwattch/cacti/makefile,20
TAR = cactiTAR1,0

gpuwattch/cacti/subarray.h,862
#define __SUBARRAY_H____SUBARRAY_H__35,1887
class Subarray : public ComponentSubarray44,1999
    const DynamicParameter & dp;dp50,2119
    unsigned int num_rows;num_rows52,2187
    unsigned int num_cols;num_cols53,2214
    int32_t num_cols_fa_cam;num_cols_fa_cam54,2241
    int32_t num_cols_fa_ram;num_cols_fa_ram55,2270
    Area    cell, cam_cell;cell56,2299
    Area    cell, cam_cell;cam_cell56,2299
    bool    is_fa;is_fa58,2328
    double  C_wl, C_wl_cam, C_wl_ram;C_wl59,2347
    double  C_wl, C_wl_cam, C_wl_ram;C_wl_cam59,2347
    double  C_wl, C_wl_cam, C_wl_ram;C_wl_ram59,2347
    double  R_wl, R_wl_cam, R_wl_ram;R_wl60,2385
    double  R_wl, R_wl_cam, R_wl_ram;R_wl_cam60,2385
    double  R_wl, R_wl_cam, R_wl_ram;R_wl_ram60,2385
    double  C_bl, C_bl_cam;C_bl61,2423
    double  C_bl, C_bl_cam;C_bl_cam61,2423

gpuwattch/cacti/arbiter.h,900
#define __ARBITER____ARBITER__33,1882
class MCPAT_Arbiter : public ComponentMCPAT_Arbiter44,2081
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;NTn167,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;PTn167,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;NTn267,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;PTn267,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;R67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;PTi67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;NTi67,2558
    double flit_size;flit_size68,2606
    double NTtr, PTtr;NTtr69,2628
    double NTtr, PTtr;PTtr69,2628
    double o_len;o_len70,2651
    TechnologyParameter::DeviceType *deviceType;deviceType71,2669
    double TriS1, TriS2;TriS172,2718
    double TriS1, TriS2;TriS272,2718
    double min_w_pmos, Vdd;min_w_pmos73,2743
    double min_w_pmos, Vdd;Vdd73,2743

gpuwattch/cacti/decoder.cc,1551
Decoder::Decoder(Decoder44,2008
void Decoder::compute_widths()compute_widths114,3297
void Decoder::compute_area()compute_area154,4291
double Decoder::compute_delays(double inrisetime)compute_delays190,5629
void Decoder::leakage_feedback(double temperature)leakage_feedback256,7967
PredecBlk::PredecBlk(PredecBlk285,9002
void PredecBlk::compute_widths()compute_widths372,11567
void PredecBlk::compute_area()compute_area559,17750
pair<double, double> PredecBlk::compute_delays(compute_delays707,23317
void PredecBlk::leakage_feedback(double temperature)leakage_feedback899,32705
PredecBlkDrv::PredecBlkDrv(PredecBlkDrv1031,37237
void PredecBlkDrv::compute_widths()compute_widths1096,38827
void PredecBlkDrv::compute_area()compute_area1206,43219
pair<double, double> PredecBlkDrv::compute_delays(compute_delays1253,45559
double PredecBlkDrv::get_rdOp_dynamic_E(int num_act_mats_hor_dir)get_rdOp_dynamic_E1327,48988
Predec::Predec(Predec1335,49226
void PredecBlkDrv::leakage_feedback(double temperature)leakage_feedback1365,51011
double Predec::compute_delays(double inrisetime)compute_delays1401,52756
void Predec::leakage_feedback(double temperature)leakage_feedback1432,54129
pair<double, double> Predec::get_max_delay_before_decoder(get_max_delay_before_decoder1465,56020
Driver::Driver(double c_gate_load_, double c_wire_load_, double r_wire_load_, bool is_dram)Driver1499,56847
void Driver::compute_widths()compute_widths1519,57236
double Driver::compute_delay(double inrisetime)compute_delay1541,57721

gpuwattch/cacti/component.h,273
#define __COMPONENT_H____COMPONENT_H__35,1888
class ComponentComponent45,2006
    Area area;area51,2070
    powerDef power,rt_power;power52,2085
    powerDef power,rt_power;rt_power52,2085
    double delay;delay53,2114
    double cycle_time;cycle_time54,2132

gpuwattch/cacti/nuca.h,796
#define __NUCA_H____NUCA_H__34,1882
class nuca_org_t {nuca_org_t49,2118
    Component nuca_pda;nuca_pda54,2237
    Component bank_pda;bank_pda55,2261
    Component wire_pda;wire_pda56,2285
    Wire *h_wire;h_wire57,2309
    Wire *v_wire;v_wire58,2327
    MCPAT_Router *router;router59,2345
    double contention;contention64,2512
    double avg_hops;avg_hops67,2565
    int rows;rows68,2586
    int columns;columns69,2600
    int bank_count;bank_count70,2617
class Nuca : public ComponentNuca75,2643
    TechnologyParameter::DeviceType *deviceType;deviceType94,3156
    int wt_min, wt_max;wt_min95,3205
    int wt_min, wt_max;wt_max95,3205
    Wire *wire_vertical[WIRE_TYPES],wire_vertical96,3229
         *wire_horizontal[WIRE_TYPES];wire_horizontal97,3266

gpuwattch/cacti/parameter.h,8446
#define __PARAMETER_H____PARAMETER_H__35,1888
class TechnologyParameterTechnologyParameter43,2059
  class DeviceTypeDeviceType46,2096
    double C_g_ideal;C_g_ideal49,2130
    double C_fringe;C_fringe50,2152
    double C_overlap;C_overlap51,2173
    double C_junc;  // C_junc_areaC_junc52,2195
    double C_junc_sidewall;C_junc_sidewall53,2230
    double l_phy;l_phy54,2258
    double l_elec;l_elec55,2276
    double R_nch_on;R_nch_on56,2295
    double R_pch_on;R_pch_on57,2316
    double Vdd;Vdd58,2337
    double Vth;Vth59,2353
    double I_on_n;I_on_n60,2369
    double I_on_p;I_on_p61,2388
    double I_off_n;I_off_n62,2407
    double I_off_p;I_off_p63,2427
    double I_g_on_n;I_g_on_n64,2447
    double I_g_on_p;I_g_on_p65,2468
    double C_ox;C_ox66,2489
    double t_ox;t_ox67,2506
    double n_to_p_eff_curr_drv_ratio;n_to_p_eff_curr_drv_ratio68,2523
    double long_channel_leakage_reduction;long_channel_leakage_reduction69,2561
    DeviceType(): C_g_ideal(0), C_fringe(0), C_overlap(0), C_junc(0),DeviceType71,2605
    void reset()reset76,2987
  class InterconnectTypeInterconnectType102,3520
    double pitch;pitch105,3560
    double R_per_um;R_per_um106,3578
    double C_per_um;C_per_um107,3599
    double horiz_dielectric_constant;horiz_dielectric_constant108,3620
    double vert_dielectric_constant;vert_dielectric_constant109,3658
    double aspect_ratio;aspect_ratio110,3695
    double miller_value;miller_value111,3720
    double ild_thickness;ild_thickness112,3745
    InterconnectType(): pitch(0), R_per_um(0), C_per_um(0) { };InterconnectType114,3772
    void reset()reset116,3837
  class MemoryTypeMemoryType130,4114
    double b_w;b_w133,4148
    double b_h;b_h134,4164
    double cell_a_w;cell_a_w135,4180
    double cell_pmos_w;cell_pmos_w136,4201
    double cell_nmos_w;cell_nmos_w137,4225
    double Vbitpre;Vbitpre138,4249
    void reset()reset140,4270
  class ScalingFactorScalingFactor153,4460
    double logic_scaling_co_eff;logic_scaling_co_eff156,4497
    double core_tx_density;core_tx_density157,4530
    double long_channel_leakage_reduction;long_channel_leakage_reduction158,4558
    ScalingFactor(): logic_scaling_co_eff(0), core_tx_density(0),ScalingFactor160,4602
    void reset()reset163,4712
  double ram_wl_stitching_overhead_;ram_wl_stitching_overhead_173,4886
  double min_w_nmos_;min_w_nmos_174,4923
  double max_w_nmos_;max_w_nmos_175,4945
  double max_w_nmos_dec;max_w_nmos_dec176,4967
  double unit_len_wire_del;unit_len_wire_del177,4992
  double FO4;FO4178,5020
  double kinv;kinv179,5034
  double vpp;vpp180,5049
  double w_sense_en;w_sense_en181,5063
  double w_sense_n;w_sense_n182,5084
  double w_sense_p;w_sense_p183,5104
  double sense_delay;sense_delay184,5124
  double sense_dy_power;sense_dy_power185,5146
  double w_iso;w_iso186,5171
  double w_poly_contact;w_poly_contact187,5187
  double spacing_poly_to_poly;spacing_poly_to_poly188,5212
  double spacing_poly_to_contact;spacing_poly_to_contact189,5243
  double w_comp_inv_p1;w_comp_inv_p1191,5278
  double w_comp_inv_p2;w_comp_inv_p2192,5302
  double w_comp_inv_p3;w_comp_inv_p3193,5326
  double w_comp_inv_n1;w_comp_inv_n1194,5350
  double w_comp_inv_n2;w_comp_inv_n2195,5374
  double w_comp_inv_n3;w_comp_inv_n3196,5398
  double w_eval_inv_p;w_eval_inv_p197,5422
  double w_eval_inv_n;w_eval_inv_n198,5445
  double w_comp_n;w_comp_n199,5468
  double w_comp_p;w_comp_p200,5487
  double dram_cell_I_on;dram_cell_I_on202,5507
  double dram_cell_Vdd;dram_cell_Vdd203,5532
  double dram_cell_I_off_worst_case_len_temp;dram_cell_I_off_worst_case_len_temp204,5556
  double dram_cell_C;dram_cell_C205,5602
  double gm_sense_amp_latch;gm_sense_amp_latch206,5624
  double w_nmos_b_mux;w_nmos_b_mux208,5654
  double w_nmos_sa_mux;w_nmos_sa_mux209,5677
  double w_pmos_bl_precharge;w_pmos_bl_precharge210,5701
  double w_pmos_bl_eq;w_pmos_bl_eq211,5731
  double MIN_GAP_BET_P_AND_N_DIFFS;MIN_GAP_BET_P_AND_N_DIFFS212,5754
  double MIN_GAP_BET_SAME_TYPE_DIFFS;MIN_GAP_BET_SAME_TYPE_DIFFS213,5790
  double HPOWERRAIL;HPOWERRAIL214,5828
  double cell_h_def;cell_h_def215,5849
  double chip_layout_overhead;chip_layout_overhead217,5871
  double macro_layout_overhead;macro_layout_overhead218,5902
  double sckt_co_eff;sckt_co_eff219,5934
  double fringe_cap;fringe_cap221,5957
  uint64_t h_dec;h_dec223,5979
  DeviceType sram_cell;   // SRAM cell transistorsram_cell225,5998
  DeviceType dram_acc;    // DRAM access transistordram_acc226,6048
  DeviceType dram_wl;     // DRAM wordline transistordram_wl227,6100
  DeviceType peri_global; // peripheral globalperi_global228,6154
  DeviceType cam_cell;   // SRAM cell transistorcam_cell229,6201
  InterconnectType wire_local;wire_local231,6251
  InterconnectType wire_inside_mat;wire_inside_mat232,6282
  InterconnectType wire_outside_mat;wire_outside_mat233,6318
  ScalingFactor scaling_factor;scaling_factor235,6356
  MemoryType sram;sram237,6389
  MemoryType dram;dram238,6408
  MemoryType cam;cam239,6427
  void reset()reset243,6484
class DynamicParameterDynamicParameter285,7321
    bool is_tag;is_tag288,7356
    bool pure_ram;pure_ram289,7373
    bool pure_cam;pure_cam290,7392
    bool fully_assoc;fully_assoc291,7411
    int tagbits;tagbits292,7433
    int num_subarrays;  // only for leakage computation  -- the number of subarrays per banknum_subarrays293,7450
    int num_mats;       // only for leakage computation  -- the number of mats per banknum_mats294,7543
    double Nspd;Nspd295,7631
    int Ndwl;Ndwl296,7648
    int Ndbl;Ndbl297,7662
    int Ndcm;Ndcm298,7676
    int deg_bl_muxing;deg_bl_muxing299,7690
    int deg_senseamp_muxing_non_associativity;deg_senseamp_muxing_non_associativity300,7713
    int Ndsam_lev_1;Ndsam_lev_1301,7760
    int Ndsam_lev_2;Ndsam_lev_2302,7781
    int number_addr_bits_mat;             // per portnumber_addr_bits_mat303,7802
    int number_subbanks_decode;           // per_portnumber_subbanks_decode304,7856
    int num_di_b_bank_per_port;num_di_b_bank_per_port305,7910
    int num_do_b_bank_per_port;num_do_b_bank_per_port306,7942
    int num_di_b_mat;num_di_b_mat307,7974
    int num_do_b_mat;num_do_b_mat308,7996
    int num_di_b_subbank;num_di_b_subbank309,8018
    int num_do_b_subbank;num_do_b_subbank310,8044
    int num_si_b_mat;num_si_b_mat312,8071
    int num_so_b_mat;num_so_b_mat313,8093
    int num_si_b_subbank;num_si_b_subbank314,8115
    int num_so_b_subbank;num_so_b_subbank315,8141
	int num_si_b_bank_per_port;num_si_b_bank_per_port316,8167
	int num_so_b_bank_per_port;num_so_b_bank_per_port317,8196
    int number_way_select_signals_mat;number_way_select_signals_mat319,8226
    int num_act_mats_hor_dir;num_act_mats_hor_dir320,8265
    int num_act_mats_hor_dir_sl;num_act_mats_hor_dir_sl322,8296
    bool is_dram;is_dram323,8329
    double V_b_sense;V_b_sense324,8347
    unsigned int num_r_subarray;num_r_subarray325,8369
    unsigned int num_c_subarray;num_c_subarray326,8402
    int tag_num_r_subarray;//sheng: fully associative cache tag and data must be computed together, data and tag must be separatetag_num_r_subarray327,8435
    int tag_num_c_subarray;tag_num_c_subarray328,8565
    int data_num_r_subarray;data_num_r_subarray329,8593
    int data_num_c_subarray;data_num_c_subarray330,8622
    int num_mats_h_dir;num_mats_h_dir331,8651
    int num_mats_v_dir;num_mats_v_dir332,8675
    uint32_t ram_cell_tech_type;ram_cell_tech_type333,8699
    double dram_refresh_period;dram_refresh_period334,8732
    int use_inp_params;use_inp_params349,9124
    unsigned int num_rw_ports;num_rw_ports350,9148
    unsigned int num_rd_ports;num_rd_ports351,9179
    unsigned int num_wr_ports;num_wr_ports352,9210
    unsigned int num_se_rd_ports;  // number of single ended read portsnum_se_rd_ports353,9241
    unsigned int num_search_ports;num_search_ports354,9313
    unsigned int out_w;// == nr_bits_outout_w355,9348
    bool   is_main_mem;is_main_mem356,9389
    Area   cell, cam_cell;//cell is the sram_cell in both nomal cache/ram and FA.cell357,9413
    Area   cell, cam_cell;//cell is the sram_cell in both nomal cache/ram and FA.cam_cell357,9413
    bool   is_valid;is_valid358,9495

gpuwattch/cacti/wire.cc,1499
Wire::Wire(Wire35,1945
    Component Wire::global;global70,2978
    Component Wire::global_5;global_571,3006
    Component Wire::global_10;global_1072,3036
    Component Wire::global_20;global_2073,3067
    Component Wire::global_30;global_3074,3098
    Component Wire::low_swing;low_swing75,3129
    int Wire::initialized;initialized77,3161
    double Wire::wire_width_init;wire_width_init78,3188
    double Wire::wire_spacing_init;wire_spacing_init79,3222
Wire::Wire(double w_s, double s_s, enum Wire_placement wp, double resis, TechnologyParameter::DeviceType *dt)Wire82,3260
Wire::~Wire()~Wire117,4204
Wire::calculate_wire_stats()calculate_wire_stats124,4230
Wire::signal_fall_time ()signal_fall_time223,7898
double Wire::signal_rise_time ()signal_rise_time247,8769
double Wire::wire_cap (double len /* in m */, bool call_from_outside)wire_cap285,10034
Wire::wire_res (double len /*(in m)*/)wire_res363,12665
Wire::low_swing_model()low_swing_model400,13667
#define RES_ADJ RES_ADJ422,14348
#define VOL_SWING VOL_SWING509,17822
Wire::sense_amp_input_cap()sense_amp_input_cap542,19141
void Wire::delay_optimal_wire ()delay_optimal_wire551,19402
#define Ishort_ckt Ishort_ckt593,20928
Wire::init_wire(){init_wire613,21853
void Wire::update_fullswing()update_fullswing656,23003
powerDef Wire::wire_model (double space, double size, double *delay)wire_model713,24524
#define Ishort_ckt Ishort_ckt754,25801
Wire::print_wire()print_wire771,26433

gpuwattch/cacti/const.h,5484
#define __CONST_H____CONST_H__33,1882
const int ADDRESS_BITS = 42;ADDRESS_BITS55,2312
const int EXTRA_TAG_BITS = 5;EXTRA_TAG_BITS60,2580
const unsigned int MAXDATAN     = 512;      // maximum for Ndwl and NdblMAXDATAN64,2653
const unsigned int MAXSUBARRAYS = 1048576;  // maximum subarrays for data and tag arraysMAXSUBARRAYS65,2726
const unsigned int MAXDATASPD   = 256;      // maximum for NspdMAXDATASPD66,2815
const unsigned int MAX_COL_MUX  = 256;MAX_COL_MUX67,2879
#define ROUTER_TYPES ROUTER_TYPES71,2921
#define WIRE_TYPES WIRE_TYPES72,2944
const double Cpolywire = 0;Cpolywire74,2966
#define VTHFA1 VTHFA179,3095
#define VTHFA2 VTHFA280,3124
#define VTHFA3 VTHFA381,3153
#define VTHFA4 VTHFA482,3182
#define VTHFA5 VTHFA583,3211
#define VTHFA6 VTHFA684,3240
#define VSINV VSINV85,3269
#define VTHCOMPINV VTHCOMPINV86,3298
#define VTHMUXNAND VTHMUXNAND87,3327
#define VTHEVALINV VTHEVALINV88,3399
#define VTHSENSEEXTDRV VTHSENSEEXTDRV89,3428
const double WmuxdrvNANDn = 0;WmuxdrvNANDn94,3641
const double WmuxdrvNANDp = 0;WmuxdrvNANDp95,3672
#define BIGNUM BIGNUM103,3851
#define INF INF104,3871
#define MAX(MAX105,3891
#define MIN(MIN106,3928
#define RISE RISE109,4016
#define FALL FALL110,4031
#define NCH NCH111,4046
#define PCH PCH112,4061
#define EPSILON EPSILON115,4078
#define EPSILON2 EPSILON2131,5207
#define EPSILON3 EPSILON3132,5228
#define MINSUBARRAYROWS MINSUBARRAYROWS135,5251
#define MAXSUBARRAYROWS MAXSUBARRAYROWS138,5546
#define MINSUBARRAYCOLS MINSUBARRAYCOLS140,5697
#define MAXSUBARRAYCOLS MAXSUBARRAYCOLS141,5723
#define INV INV144,5756
#define NOR NOR145,5770
#define NAND NAND146,5784
#define NUMBER_TECH_FLAVORS NUMBER_TECH_FLAVORS149,5801
#define NUMBER_INTERCONNECT_PROJECTION_TYPES NUMBER_INTERCONNECT_PROJECTION_TYPES151,5832
#define NUMBER_WIRE_TYPES NUMBER_WIRE_TYPES153,5968
const int dram_cell_tech_flavor = 3;dram_cell_tech_flavor157,6084
#define VBITSENSEMIN VBITSENSEMIN160,6123
#define fopt fopt162,6204
#define INPUT_WIRE_TO_INPUT_GATE_CAP_RATIO INPUT_WIRE_TO_INPUT_GATE_CAP_RATIO164,6222
#define BUFFER_SEPARATION_LENGTH_MULTIPLIER BUFFER_SEPARATION_LENGTH_MULTIPLIER165,6267
#define NUMBER_MATS_PER_REDUNDANT_MAT NUMBER_MATS_PER_REDUNDANT_MAT166,6313
#define NUMBER_STACKED_DIE_LAYERS NUMBER_STACKED_DIE_LAYERS168,6354
#define STACKED_DIE_LAYER_ALLOTED_AREA_mm2 STACKED_DIE_LAYER_ALLOTED_AREA_mm2172,6488
#define MAX_PERCENT_AWAY_FROM_ALLOTED_AREA MAX_PERCENT_AWAY_FROM_ALLOTED_AREA176,6667
#define MIN_AREA_EFFICIENCY MIN_AREA_EFFICIENCY180,6827
#define STACKED_DIE_LAYER_ASPECT_RATIO STACKED_DIE_LAYER_ASPECT_RATIO184,6950
#define MAX_PERCENT_AWAY_FROM_ASPECT_RATIO MAX_PERCENT_AWAY_FROM_ASPECT_RATIO188,7083
#define TARGET_CYCLE_TIME_ns TARGET_CYCLE_TIME_ns192,7242
#define NUMBER_PIPELINE_STAGES NUMBER_PIPELINE_STAGES194,7283
#define LENGTH_INTERCONNECT_FROM_BANK_TO_CROSSBAR LENGTH_INTERCONNECT_FROM_BANK_TO_CROSSBAR198,7406
#define IS_CROSSBAR IS_CROSSBAR200,7482
#define NUMBER_INPUT_PORTS_CROSSBAR NUMBER_INPUT_PORTS_CROSSBAR201,7504
#define NUMBER_OUTPUT_PORTS_CROSSBAR NUMBER_OUTPUT_PORTS_CROSSBAR202,7542
#define NUMBER_SIGNALS_PER_PORT_CROSSBAR NUMBER_SIGNALS_PER_PORT_CROSSBAR203,7581
#define MAT_LEAKAGE_REDUCTION_DUE_TO_SLEEP_TRANSISTORS_FACTOR MAT_LEAKAGE_REDUCTION_DUE_TO_SLEEP_TRANSISTORS_FACTOR206,7628
#define LEAKAGE_REDUCTION_DUE_TO_LONG_CHANNEL_HP_TRANSISTORS_FACTOR LEAKAGE_REDUCTION_DUE_TO_LONG_CHANNEL_HP_TRANSISTORS_FACTOR207,7692
#define PAGE_MODE PAGE_MODE209,7763
#define MAIN_MEM_PER_CHIP_STANDBY_CURRENT_mA MAIN_MEM_PER_CHIP_STANDBY_CURRENT_mA211,7784
const double VDD_STORAGE_LOSS_FRACTION_WORST = 0.125;VDD_STORAGE_LOSS_FRACTION_WORST217,8056
const double CU_RESISTIVITY = 0.022; //ohm-micronCU_RESISTIVITY218,8110
const double BULK_CU_RESISTIVITY = 0.018; //ohm-micronBULK_CU_RESISTIVITY219,8160
const double PERMITTIVITY_FREE_SPACE = 8.854e-18; //F/micronPERMITTIVITY_FREE_SPACE220,8215
const static uint32_t sram_num_cells_wl_stitching_ = 16;sram_num_cells_wl_stitching_222,8277
const static uint32_t dram_num_cells_wl_stitching_ = 64;dram_num_cells_wl_stitching_223,8334
const static uint32_t comm_dram_num_cells_wl_stitching_ = 256;comm_dram_num_cells_wl_stitching_224,8391
const static double num_bits_per_ecc_b_          = 8.0;num_bits_per_ecc_b_225,8454
const double    bit_to_byte  = 8.0;bit_to_byte227,8511
#define MAX_NUMBER_GATES_STAGE MAX_NUMBER_GATES_STAGE229,8548
#define MAX_NUMBER_HTREE_NODES MAX_NUMBER_HTREE_NODES230,8582
#define NAND2_LEAK_STACK_FACTOR NAND2_LEAK_STACK_FACTOR231,8616
#define NAND3_LEAK_STACK_FACTOR NAND3_LEAK_STACK_FACTOR232,8652
#define NOR2_LEAK_STACK_FACTOR NOR2_LEAK_STACK_FACTOR233,8688
#define INV_LEAK_STACK_FACTOR INV_LEAK_STACK_FACTOR234,8723
#define MAX_NUMBER_ARRAY_PARTITIONS MAX_NUMBER_ARRAY_PARTITIONS235,8758
enum ram_cell_tech_type_numram_cell_tech_type_num252,9097
  itrs_hp   = 0,itrs_hp254,9127
  itrs_lstp = 1,itrs_lstp255,9144
  itrs_lop  = 2,itrs_lop256,9161
  lp_dram   = 3,lp_dram257,9178
  comm_dram = 4comm_dram258,9195
const double pppm[4]      = {1,1,1,1};pppm261,9215
const double pppm_lkg[4]  = {0,1,1,0};pppm_lkg262,9254
const double pppm_dyn[4]  = {1,0,0,0};pppm_dyn263,9293
const double pppm_Isub[4] = {0,1,0,0};pppm_Isub264,9332
const double pppm_Ig[4]   = {0,0,1,0};pppm_Ig265,9371
const double pppm_sc[4]   = {0,0,0,1};pppm_sc266,9410

gpuwattch/cacti/Ucache.cc,1070
const uint32_t nthreads = NTHREADS;nthreads55,2211
void min_values_t::update_min_values(const min_values_t * val)update_min_values58,2249
void min_values_t::update_min_values(const uca_org_t & res)update_min_values69,2682
void min_values_t::update_min_values(const nuca_org_t * res)update_min_values78,3146
void min_values_t::update_min_values(const mem_array * res)update_min_values87,3721
void * calc_time_mt_wrapper(void * void_obj)calc_time_mt_wrapper98,4197
bool calculate_time(calculate_time232,8458
bool check_uca_org(uca_org_t & u, min_values_t *minval)check_uca_org450,20279
bool check_mem_org(mem_array & u, const min_values_t *minval)check_mem_org474,20948
void find_optimal_uca(uca_org_t *res, min_values_t * minval, list<uca_org_t> & ulist)find_optimal_uca501,21626
void filter_tag_arr(const min_values_t * min, list<mem_array *> & list)filter_tag_arr586,23884
void filter_data_arr(list<mem_array *> & curr_list)filter_data_arr643,25213
void solve(uca_org_t *fin_res)solve684,26396
void update(uca_org_t *fin_res)update884,31634

gpuwattch/cacti/uca.h,2327
#define __UCA_H____UCA_H__35,1882
class UCA : public ComponentUCA44,2005
    DynamicParameter dp;dp52,2205
    Bank   bank;bank53,2230
    Htree2   * htree_in_add;htree_in_add55,2248
    Htree2   * htree_in_data;htree_in_data56,2277
    Htree2   * htree_out_data;htree_out_data57,2307
    Htree2   * htree_in_search;htree_in_search58,2338
    Htree2   * htree_out_search;htree_out_search59,2370
    powerDef power_routing_to_bank;power_routing_to_bank61,2404
    uint32_t nbanks;nbanks63,2441
    int   num_addr_b_bank;num_addr_b_bank65,2463
    int   num_di_b_bank;num_di_b_bank66,2490
    int   num_do_b_bank;num_do_b_bank67,2515
    int   num_si_b_bank;num_si_b_bank68,2540
    int   num_so_b_bank;num_so_b_bank69,2565
    int   RWP, ERP, EWP,SCHP;RWP70,2590
    int   RWP, ERP, EWP,SCHP;ERP70,2590
    int   RWP, ERP, EWP,SCHP;EWP70,2590
    int   RWP, ERP, EWP,SCHP;SCHP70,2590
    double area_all_dataramcells;area_all_dataramcells71,2620
    double dyn_read_energy_from_closed_page;dyn_read_energy_from_closed_page73,2655
    double dyn_read_energy_from_open_page;dyn_read_energy_from_open_page74,2700
    double dyn_read_energy_remaining_words_in_burst;dyn_read_energy_remaining_words_in_burst75,2743
    double refresh_power;  // only for DRAMrefresh_power77,2797
    double activate_energy;activate_energy78,2841
    double read_energy;read_energy79,2869
    double write_energy;write_energy80,2893
    double precharge_energy;precharge_energy81,2918
    double leak_power_subbank_closed_page;leak_power_subbank_closed_page82,2947
    double leak_power_subbank_open_page;leak_power_subbank_open_page83,2990
    double leak_power_request_and_reply_networks;leak_power_request_and_reply_networks84,3031
    double delay_array_to_sa_mux_lev_1_decoder;delay_array_to_sa_mux_lev_1_decoder86,3082
    double delay_array_to_sa_mux_lev_2_decoder;delay_array_to_sa_mux_lev_2_decoder87,3130
    double delay_before_subarray_output_driver;delay_before_subarray_output_driver88,3178
    double delay_from_subarray_out_drv_to_out;delay_from_subarray_out_drv_to_out89,3226
    double access_time;access_time90,3273
    double precharge_delay;precharge_delay91,3297
    double multisubbank_interleave_cycle_time;multisubbank_interleave_cycle_time92,3325

gpuwattch/cacti/decoder.h,5093
#define __DECODER_H____DECODER_H__34,1885
class Decoder : public ComponentDecoder44,2014
    bool   exist;exist57,2298
    int    num_in_signals;num_in_signals58,2316
    double C_ld_dec_out;C_ld_dec_out59,2343
    double R_wire_dec_out;R_wire_dec_out60,2368
    int    num_gates;num_gates61,2395
    int    num_gates_min;num_gates_min62,2417
    double w_dec_n[MAX_NUMBER_GATES_STAGE];w_dec_n63,2443
    double w_dec_p[MAX_NUMBER_GATES_STAGE];w_dec_p64,2487
    double delay;delay65,2531
    bool   fully_assoc;fully_assoc67,2571
    bool   is_dram;is_dram68,2595
    bool   is_wl_tr;is_wl_tr69,2615
    const  Area & cell;cell70,2636
class PredecBlk : public ComponentPredecBlk82,2841
  Decoder * dec;dec94,3100
  bool exist;exist95,3117
  int number_input_addr_bits;number_input_addr_bits96,3131
  double C_ld_predec_blk_out;C_ld_predec_blk_out97,3161
  double R_wire_predec_blk_out;R_wire_predec_blk_out98,3191
  int branch_effort_nand2_gate_output;branch_effort_nand2_gate_output99,3223
  int branch_effort_nand3_gate_output;branch_effort_nand3_gate_output100,3262
  bool   flag_two_unique_paths;flag_two_unique_paths101,3301
  int flag_L2_gate;flag_L2_gate102,3333
  int number_inputs_L1_gate;number_inputs_L1_gate103,3353
  int number_gates_L1_nand2_path;number_gates_L1_nand2_path104,3382
  int number_gates_L1_nand3_path;number_gates_L1_nand3_path105,3416
  int number_gates_L2;number_gates_L2106,3450
  int min_number_gates_L1;min_number_gates_L1107,3473
  int min_number_gates_L2;min_number_gates_L2108,3500
  int num_L1_active_nand2_path;num_L1_active_nand2_path109,3527
  int num_L1_active_nand3_path;num_L1_active_nand3_path110,3559
  double w_L1_nand2_n[MAX_NUMBER_GATES_STAGE];w_L1_nand2_n111,3591
  double w_L1_nand2_p[MAX_NUMBER_GATES_STAGE];w_L1_nand2_p112,3638
  double w_L1_nand3_n[MAX_NUMBER_GATES_STAGE];w_L1_nand3_n113,3685
  double w_L1_nand3_p[MAX_NUMBER_GATES_STAGE];w_L1_nand3_p114,3732
  double w_L2_n[MAX_NUMBER_GATES_STAGE];w_L2_n115,3779
  double w_L2_p[MAX_NUMBER_GATES_STAGE];w_L2_p116,3820
  double delay_nand2_path;delay_nand2_path117,3861
  double delay_nand3_path;delay_nand3_path118,3888
  powerDef power_nand2_path;power_nand2_path119,3915
  powerDef power_nand3_path;power_nand3_path120,3944
  powerDef power_L2;power_L2121,3973
  bool is_dram_;is_dram_123,3995
class PredecBlkDrv : public ComponentPredecBlkDrv135,4248
  int flag_driver_exists;flag_driver_exists143,4384
  int number_input_addr_bits;number_input_addr_bits144,4410
  int number_gates_nand2_path;number_gates_nand2_path145,4440
  int number_gates_nand3_path;number_gates_nand3_path146,4471
  int min_number_gates;min_number_gates147,4502
  int num_buffers_driving_1_nand2_load;num_buffers_driving_1_nand2_load148,4526
  int num_buffers_driving_2_nand2_load;num_buffers_driving_2_nand2_load149,4566
  int num_buffers_driving_4_nand2_load;num_buffers_driving_4_nand2_load150,4606
  int num_buffers_driving_2_nand3_load;num_buffers_driving_2_nand3_load151,4646
  int num_buffers_driving_8_nand3_load;num_buffers_driving_8_nand3_load152,4686
  int num_buffers_nand3_path;num_buffers_nand3_path153,4726
  double c_load_nand2_path_out;c_load_nand2_path_out154,4756
  double c_load_nand3_path_out;c_load_nand3_path_out155,4788
  double r_load_nand2_path_out;r_load_nand2_path_out156,4820
  double r_load_nand3_path_out;r_load_nand3_path_out157,4852
  double width_nand2_path_n[MAX_NUMBER_GATES_STAGE];width_nand2_path_n158,4884
  double width_nand2_path_p[MAX_NUMBER_GATES_STAGE];width_nand2_path_p159,4937
  double width_nand3_path_n[MAX_NUMBER_GATES_STAGE];width_nand3_path_n160,4990
  double width_nand3_path_p[MAX_NUMBER_GATES_STAGE];width_nand3_path_p161,5043
  double delay_nand2_path;delay_nand2_path162,5096
  double delay_nand3_path;delay_nand3_path163,5123
  powerDef power_nand2_path;power_nand2_path164,5150
  powerDef power_nand3_path;power_nand3_path165,5179
  PredecBlk * blk;blk167,5209
  Decoder   * dec;dec168,5228
  bool  is_dram_;is_dram_169,5247
  int   way_select;way_select170,5265
  inline int num_addr_bits_nand2_path()num_addr_bits_nand2_path182,5541
  inline int num_addr_bits_nand3_path()num_addr_bits_nand3_path188,5726
class Predec : public ComponentPredec198,5926
    PredecBlk    * blk1;blk1208,6159
    PredecBlk    * blk2;blk2209,6184
    PredecBlkDrv * drv1;drv1210,6209
    PredecBlkDrv * drv2;drv2211,6234
    powerDef block_power;block_power213,6260
    powerDef driver_power;driver_power214,6286
class Driver : public ComponentDriver225,6504
  int    number_gates;number_gates230,6635
  int    min_number_gates;min_number_gates231,6658
  double width_n[MAX_NUMBER_GATES_STAGE];width_n232,6685
  double width_p[MAX_NUMBER_GATES_STAGE];width_p233,6727
  double c_gate_load;c_gate_load234,6769
  double c_wire_load;c_wire_load235,6791
  double r_wire_load;r_wire_load236,6813
  double delay;delay237,6835
  powerDef power;power238,6851
  bool   is_dram_;is_dram_239,6869

gpuwattch/cacti/crossbar.cc,319
#define ASPECT_THRESHOLD ASPECT_THRESHOLD34,1885
#define ADJ ADJ35,1913
Crossbar::Crossbar(Crossbar37,1928
Crossbar::~Crossbar(){}~Crossbar49,2230
double Crossbar::output_buffer()output_buffer51,2255
void Crossbar::compute_power()compute_power91,4052
void Crossbar::print_crossbar()print_crossbar149,6730

gpuwattch/cacti/highradix.cc,691
#define MAX_WIRE_SCALE MAX_WIRE_SCALE46,2458
HighRadix::HighRadix(HighRadix48,2484
HighRadix::compute_power()compute_power90,3614
void HighRadix::compute_crossbar_power()compute_crossbar_power184,7302
void HighRadix::compute_bus_power()compute_bus_power192,7537
void HighRadix::compute_arb_power()compute_arb_power200,7985
void HighRadix::compute_buff_power()compute_buff_power211,8331
HighRadix::sub_switch_power()sub_switch_power227,8926
HighRadix::~HighRadix()~HighRadix250,9854
Mat * HighRadix::buffer_(double block_sz, double sz)buffer_261,10003
void HighRadix::print_buffer(Component *c)print_buffer308,11480
void HighRadix::print_router()print_router318,11880

gpuwattch/cacti/uca.cc,212
UCA::UCA(const DynamicParameter & dyn_p)UCA40,1922
UCA::~UCA()~UCA112,4955
double UCA::compute_delays(double inrisetime)compute_delays121,5046
void UCA::compute_power_energy()compute_power_energy224,9067

gpuwattch/cacti/io.h,34
#define __IO_H____IO_H__34,1880

gpuwattch/cacti/wire.h,1586
#define __WIRE_H____WIRE_H__35,1883
class Wire : public ComponentWire45,2062
    enum Wire_type wt;wt74,3125
    double wire_spacing;wire_spacing75,3148
    double wire_width;wire_width76,3173
    enum Wire_placement wire_placement;wire_placement77,3196
    double repeater_size;repeater_size78,3236
    double repeater_spacing;repeater_spacing79,3262
    double wire_length;wire_length80,3291
    double in_rise_time, out_rise_time;in_rise_time81,3315
    double in_rise_time, out_rise_time;out_rise_time81,3315
    void set_in_rise_time(double rt)set_in_rise_time83,3356
    static Component global;global87,3430
    static Component global_5;global_588,3459
    static Component global_10;global_1089,3490
    static Component global_20;global_2090,3522
    static Component global_30;global_3091,3554
    static Component low_swing;low_swing92,3586
    static double wire_width_init;wire_width_init93,3618
    static double wire_spacing_init;wire_spacing_init94,3653
    int nsense; // no. of sense amps connected to a low-swing wire if itnsense99,3726
    double w_scale, s_scale;w_scale104,3976
    double w_scale, s_scale;s_scale104,3976
    double resistivity;resistivity105,4005
    list <Component> repeated_wire;repeated_wire107,4097
    static int initialized;initialized109,4162
    Component transmitter;transmitter113,4208
    Component l_wire;l_wire114,4235
    Component sense_amp;sense_amp115,4257
    double min_w_pmos;min_w_pmos117,4283
    TechnologyParameter::DeviceType *deviceType;deviceType119,4307

gpuwattch/cacti/highradix.h,1987
#define __HIGHRADIX____HIGHRADIX__43,2416
#define FLIP_FLOP_L FLIP_FLOP_L57,2682
#define FLIP_FLOP_D FLIP_FLOP_D58,2716
#define ROUTE_LOGIC_D ROUTE_LOGIC_D59,2750
#define ROUTE_LOGIC_L ROUTE_LOGIC_L60,2778
class HighRadix : public ComponentHighRadix62,2807
    double SUB_SWITCH_SZ;SUB_SWITCH_SZ83,3442
    double ROWS;ROWS84,3468
    double FREQUENCY;// GHzFREQUENCY85,3485
    double RADIX;RADIX86,3513
    double VC_COUNT;VC_COUNT87,3531
    double FLIT_SZ;FLIT_SZ88,3552
    double AF;// activity factorAF89,3572
    double DIE_LEN;//uDIE_LEN90,3605
    double DIE_HT;//uDIE_HT91,3628
    double INP_BUFF_ENT;INP_BUFF_ENT92,3650
    double ROW_BUFF_ENT;ROW_BUFF_ENT93,3675
    double COL_BUFF_ENT;COL_BUFF_ENT94,3700
    double INP_BUFF_SZ;INP_BUFF_SZ100,3754
    double COLUMNS;COLUMNS101,3778
    double ROW_BUFF_SZ;ROW_BUFF_SZ102,3798
    double COL_BUFF_SZ;COL_BUFF_SZ103,3822
    Crossbar *cb, *out_cb;cb113,4112
    Crossbar *cb, *out_cb;out_cb113,4112
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;cb_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;vc_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;c_arb114,4139
    Mat *inp_buff, *r_buff, *c_buff;inp_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;r_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;c_buff115,4183
    Component sub_sw;sub_sw116,4220
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;wire_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;buff_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;crossbar_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;arb_tot117,4242
    Wire *hor_bus, *ver_bus;hor_bus118,4299
    Wire *hor_bus, *ver_bus;ver_bus118,4299
    double min_w_pmos;min_w_pmos121,4340
    TechnologyParameter::DeviceType *deviceType;deviceType122,4363
    double num_sub;num_sub123,4412
class Waveguide : public ComponentWaveguide127,4437

gpuwattch/cacti/basic_circuit.h,960
#define __BASIC_CIRCUIT_H____BASIC_CIRCUIT_H__35,1892
#define UNI_LEAK_STACK_FACTOR UNI_LEAK_STACK_FACTOR42,1992
    #define PRINTDW(PRINTDW52,2205
    #define PRINTDW(PRINTDW55,2243
enum Wire_placement {Wire_placement60,2278
    outside_mat,outside_mat61,2300
    inside_mat,inside_mat62,2317
    local_wireslocal_wires63,2333
enum Htree_type {Htree_type68,2355
    Add_htree,Add_htree69,2373
    Data_in_htree,Data_in_htree70,2388
    Data_out_htree,Data_out_htree71,2407
    Search_in_htree,Search_in_htree72,2427
    Search_out_htree,Search_out_htree73,2448
enum Gate_type {Gate_type76,2474
    nmos,nmos77,2491
    pmos,pmos78,2501
	inv,inv79,2511
    nand,nand80,2517
    nor,nor81,2527
    tri,tri82,2536
    tgtg83,2545
enum Half_net_topology {Half_net_topology86,2556
    parallel,parallel87,2581
    seriesseries88,2595
inline void set_pppm(set_pppm222,5319
inline void set_sppm(set_sppm236,5484

gpuwattch/cacti/router.cc,1163
MCPAT_Router::MCPAT_Router(MCPAT_Router36,1885
MCPAT_Router::~MCPAT_Router(){}~MCPAT_Router75,2981
MCPAT_Router::Cw3(double length) {Cw379,3053
MCPAT_Router::gate_cap(double w) {gate_cap86,3215
MCPAT_Router::diff_cap(double w, int type /*0 for n-mos and 1 for p-mos*/,diff_cap92,3355
MCPAT_Router::transmission_buf_inpcap() {transmission_buf_inpcap102,3639
MCPAT_Router::transmission_buf_outcap() {transmission_buf_outcap107,3743
MCPAT_Router::transmission_buf_ctrcap() {transmission_buf_ctrcap112,3847
MCPAT_Router::crossbar_inpline() {crossbar_inpline117,3939
MCPAT_Router::crossbar_outline() {crossbar_outline123,4132
MCPAT_Router::crossbar_ctrline() {crossbar_ctrline129,4325
MCPAT_Router::tr_crossbar_power() {tr_crossbar_power136,4532
void MCPAT_Router::buffer_stats()buffer_stats141,4671
MCPAT_Router::cb_stats ()cb_stats206,6752
MCPAT_Router::get_router_power()get_router_power228,7480
MCPAT_Router::get_router_delay ()get_router_delay258,8447
MCPAT_Router::get_router_area()get_router_area271,8731
MCPAT_Router::calc_router_parameters()calc_router_parameters278,8845
MCPAT_Router::print_router()print_router291,9064

gpuwattch/cacti/nuca.cc,969
unsigned int MIN_BANKSIZE=65536;MIN_BANKSIZE38,1923
#define FIXED_OVERHEAD FIXED_OVERHEAD39,1956
#define LATCH_DELAY LATCH_DELAY40,2050
#define CONTR_2_BANK_LAT CONTR_2_BANK_LAT41,2128
int cont_stats[2 /*l2 or l3*/][5/* cores */][ROUTER_TYPES][7 /*banks*/][8 /* cycle time */];cont_stats43,2156
Nuca::Nuca():deviceType(&(g_tp.peri_global))Nuca45,2250
Nuca::Nuca(Nuca50,2315
Nuca::init_cont()init_cont58,2417
Nuca::print_cont_stats()print_cont_stats85,3112
Nuca::~Nuca(){~Nuca102,3440
Nuca::calc_cycles(double lat, double oper_freq)calc_cycles111,3649
nuca_org_t::~nuca_org_t() {~nuca_org_t122,3892
Nuca::sim_nuca()sim_nuca145,4624
Nuca::print_nuca (nuca_org_t *fr)print_nuca431,13860
Nuca::find_optimal_nuca (list<nuca_org_t *> *n, min_values_t *minval)find_optimal_nuca492,15901
Nuca::check_nuca_org (nuca_org_t *n, min_values_t *minval)check_nuca_org573,18330
Nuca::calculate_nuca_area (nuca_org_t *nuca)calculate_nuca_area598,19066

gpuwattch/cacti/htree2.cc,280
Htree2::Htree2(Htree239,1943
void Htree2::input_nand(double s1, double s2, double l_eff)input_nand104,3800
void Htree2::output_buffer(double s1, double s2, double l_eff)output_buffer135,5260
Htree2::in_htree()in_htree253,11023
void Htree2::out_htree()out_htree454,17517

gpuwattch/cacti/component.cc,502
Component::Component()Component47,2011
Component::~Component()~Component54,2081
double Component::compute_diffusion_width(int num_stacked_in, int num_folded_tr)compute_diffusion_width60,2112
double Component::compute_gate_area(compute_gate_area80,2813
double Component::compute_tr_width_after_folding(compute_tr_width_after_folding150,4660
double Component::height_sense_amplifier(double pitch_sense_amp)height_sense_amplifier170,5307
int Component::logical_effort(logical_effort188,6112

gpuwattch/cacti/crossbar.h,806
#define __CROSSBAR____CROSSBAR__34,1884
class Crossbar : public ComponentCrossbar45,2084
    double n_inp, n_out;n_inp59,2367
    double n_inp, n_out;n_out59,2367
    double flit_size;flit_size60,2392
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_inp_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_out_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_ctr_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_int_cap61,2414
	  double CB_ADJ;CB_ADJ64,2489
	TechnologyParameter::DeviceType *deviceType;deviceType74,3084
    double TriS1, TriS2;TriS175,3130
    double TriS1, TriS2;TriS275,3130
    double min_w_pmos, Vdd;min_w_pmos76,3155
    double min_w_pmos, Vdd;Vdd76,3155

gpuwattch/cacti/mat.h,5013
#define __MAT_H____MAT_H__35,1882
class Mat : public ComponentMat42,1986
    const DynamicParameter & dp;dp50,2183
    Decoder * row_dec;row_dec53,2268
    Decoder * bit_mux_dec;bit_mux_dec54,2291
    Decoder * sa_mux_lev_1_dec;sa_mux_lev_1_dec55,2318
    Decoder * sa_mux_lev_2_dec;sa_mux_lev_2_dec56,2350
    PredecBlk * dummy_way_sel_predec_blk1;dummy_way_sel_predec_blk157,2382
    PredecBlk * dummy_way_sel_predec_blk2;dummy_way_sel_predec_blk258,2425
    PredecBlkDrv * way_sel_drv1;way_sel_drv159,2468
    PredecBlkDrv * dummy_way_sel_predec_blk_drv2;dummy_way_sel_predec_blk_drv260,2501
    Predec * r_predec;r_predec62,2552
    Predec * b_mux_predec;b_mux_predec63,2575
    Predec * sa_mux_lev_1_predec;sa_mux_lev_1_predec64,2602
    Predec * sa_mux_lev_2_predec;sa_mux_lev_2_predec65,2636
    Wire   * subarray_out_wire;subarray_out_wire67,2671
    Driver * bl_precharge_eq_drv;bl_precharge_eq_drv68,2703
    Driver * cam_bl_precharge_eq_drv;//bitline pre-charge circuit is separated for CAM and RAM arrays.cam_bl_precharge_eq_drv69,2737
    Driver * ml_precharge_drv;//matchline prechange driverml_precharge_drv70,2840
    Driver * sl_precharge_eq_drv;//searchline prechage driversl_precharge_eq_drv71,2899
    Driver * sl_data_drv;//search line data driversl_data_drv72,2961
    Driver * ml_to_ram_wl_drv;//search line data driverml_to_ram_wl_drv73,3012
    powerDef power_row_decoders;power_row_decoders76,3070
    powerDef power_bit_mux_decoders;power_bit_mux_decoders77,3103
    powerDef power_sa_mux_lev_1_decoders;power_sa_mux_lev_1_decoders78,3140
    powerDef power_sa_mux_lev_2_decoders;power_sa_mux_lev_2_decoders79,3182
    powerDef power_fa_cam;  // TODO: leakage power is not computed yetpower_fa_cam80,3224
    powerDef power_bl_precharge_eq_drv;power_bl_precharge_eq_drv81,3295
    powerDef power_subarray_out_drv;power_subarray_out_drv82,3335
    powerDef power_cam_all_active;power_cam_all_active83,3372
    powerDef power_searchline_precharge;power_searchline_precharge84,3407
    powerDef power_matchline_precharge;power_matchline_precharge85,3448
    powerDef power_ml_to_ram_wl_drv;power_ml_to_ram_wl_drv86,3488
    double   delay_fa_tag, delay_cam;delay_fa_tag88,3526
    double   delay_fa_tag, delay_cam;delay_cam88,3526
    double   delay_before_decoder;delay_before_decoder89,3564
    double   delay_bitline;delay_bitline90,3599
    double   delay_wl_reset;delay_wl_reset91,3627
    double   delay_bl_restore;delay_bl_restore92,3656
    double   delay_searchline;delay_searchline94,3688
    double   delay_matchchline;delay_matchchline95,3719
    double   delay_cam_sl_restore;delay_cam_sl_restore96,3751
    double   delay_cam_ml_reset;delay_cam_ml_reset97,3786
    double   delay_fa_ram_wl;delay_fa_ram_wl98,3819
    double   delay_hit_miss_reset;delay_hit_miss_reset100,3850
    double   delay_hit_miss;delay_hit_miss101,3885
    Subarray subarray;subarray103,3915
    powerDef power_bitline, power_searchline, power_matchline;power_bitline104,3938
    powerDef power_bitline, power_searchline, power_matchline;power_searchline104,3938
    powerDef power_bitline, power_searchline, power_matchline;power_matchline104,3938
    double   per_bitline_read_energy;per_bitline_read_energy105,4001
    int      deg_bl_muxing;deg_bl_muxing106,4039
    int      num_act_mats_hor_dir;num_act_mats_hor_dir107,4067
    double   delay_writeback;delay_writeback108,4102
    Area     cell,cam_cell;cell109,4132
    Area     cell,cam_cell;cam_cell109,4132
    bool     is_dram,is_fa, pure_cam, camFlag;is_dram110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;is_fa110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;pure_cam110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;camFlag110,4160
    int      num_mats;num_mats111,4207
    powerDef power_sa;power_sa112,4230
    double   delay_sa;delay_sa113,4253
    double   leak_power_sense_amps_closed_page_state;leak_power_sense_amps_closed_page_state114,4276
    double   leak_power_sense_amps_open_page_state;leak_power_sense_amps_open_page_state115,4330
    double   delay_subarray_out_drv;delay_subarray_out_drv116,4382
    double   delay_subarray_out_drv_htree;delay_subarray_out_drv_htree117,4419
    double   delay_comparator;delay_comparator118,4462
    powerDef power_comparator;power_comparator119,4493
    int      num_do_b_mat;num_do_b_mat120,4524
    int      num_so_b_mat;num_so_b_mat121,4551
    int      num_sa_subarray;num_sa_subarray122,4578
    int      num_sa_subarray_search;num_sa_subarray_search123,4608
    double   C_bl;C_bl124,4645
    uint32_t num_subarrays_per_mat;  // the number of subarrays in a matnum_subarrays_per_mat126,4665
    uint32_t num_subarrays_per_row;  // the number of subarrays in a row of a matnum_subarrays_per_row127,4738
    int RWP;RWP140,5317
    int ERP;ERP141,5330
    int EWP;EWP142,5343
    int SCHP;SCHP143,5356

gpuwattch/cacti/parameter.cc,559
TechnologyParameter g_tp;g_tp45,2010
void TechnologyParameter::DeviceType::display(uint32_t indent)display49,2039
void TechnologyParameter::InterconnectType::display(uint32_t indent)display74,3577
void TechnologyParameter::ScalingFactor::display(uint32_t indent)display83,3932
void TechnologyParameter::MemoryType::display(uint32_t indent)display91,4245
void TechnologyParameter::display(uint32_t indent)display105,4842
DynamicParameter::DynamicParameter():DynamicParameter187,9945
DynamicParameter::DynamicParameter(DynamicParameter194,10034

gpuwattch/cacti/bank.h,793
#define __BANK_H____BANK_H__35,1883
class Bank : public ComponentBank43,1986
    const DynamicParameter & dp;dp51,2188
    Mat   mat;mat52,2221
    Htree2 *htree_in_add;htree_in_add53,2236
    Htree2 *htree_in_data;htree_in_data54,2262
    Htree2 *htree_out_data;htree_out_data55,2289
    Htree2 *htree_in_search;htree_in_search56,2317
    Htree2 *htree_out_search;htree_out_search57,2346
    int  num_addr_b_mat;num_addr_b_mat59,2377
    int  num_mats_hor_dir;num_mats_hor_dir60,2402
    int  num_mats_ver_dir;num_mats_ver_dir61,2429
    int  num_addr_b_row_dec;num_addr_b_row_dec63,2457
    int  num_addr_b_routed_to_mat_for_act;num_addr_b_routed_to_mat_for_act64,2486
    int  num_addr_b_routed_to_mat_for_rd_or_wr;num_addr_b_routed_to_mat_for_rd_or_wr65,2529

gpuwattch/cacti/basic_circuit.cc,988
uint32_t _log2(uint64_t num)_log241,1973
bool is_pow2(int64_t val)is_pow261,2183
int powers (int base, int n)powers78,2359
double logtwo (double x)logtwo90,2545
double gate_C(gate_C99,2712
double gate_C_pass(gate_C_pass131,3397
double drain_C_(drain_C_163,4118
double tr_R_on(tr_R_on251,7007
double R_to_w(R_to_w288,7842
double pmos_to_nmos_sz_ratio(pmos_to_nmos_sz_ratio319,8438
double horowitz(horowitz337,8888
double cmos_Ileak(cmos_Ileak364,9575
double simplified_nmos_leakage(simplified_nmos_leakage389,10063
int factorial(int n, int m)factorial412,10525
int combination(int n, int m)combination420,10620
double simplified_pmos_leakage(simplified_pmos_leakage427,10726
double cmos_Ig_n(cmos_Ig_n450,11188
double cmos_Ig_p(cmos_Ig_p473,11635
double cmos_Isub_leakage(cmos_Isub_leakage496,12082
double cmos_Ig_leakage(cmos_Ig_leakage601,15300
double shortcircuit_simple(shortcircuit_simple725,18906
double shortcircuit(shortcircuit773,20946

gpuwattch/cacti/cacti.mk,965
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/gpuwattch/cactiOUTPUT_DIR2,1
TARGET = cactiTARGET3,49
SHELL = /bin/shSHELL4,64
  NTHREADS = 8NTHREADS9,140
LIBS = LIBS13,163
INCS = -lmINCS14,171
  DBG = -Wall DBG17,201
  OPT = -ggdb -g -O0 -DNTHREADS=1  -gstabs+OPT18,216
  DBG = DBG20,265
  OPT = -O3 -msse2 -mfpmath=sse -DNTHREADS=$(NTHREADS)OPT21,274
CXXFLAGS = -Wno-unknown-pragmas $(DBG) $(OPT) CXXFLAGS25,399
	CXX = g++ -m64CXX28,484
	CC  = gcc -m64CC29,500
	CXX = g++ -m32CXX31,522
	CC  = gcc -m32CC32,538
SRCS  = area.cc bank.cc mat.cc main.cc Ucache.cc io.cc technology.cc basic_circuit.cc parameter.cc \SRCS36,563
OBJS = $(patsubst %.cc,$(OUTPUT_DIR)/%.o,$(SRCS))OBJS40,793
PYTHONLIB_SRCS = $(patsubst main.cc, ,$(SRCS)) $(OUTPUT_DIR)/cacti_wrap.ccPYTHONLIB_SRCS41,843
PYTHONLIB_OBJS = $(patsubst %.cc,%.o,$(PYTHONLIB_SRCS)) PYTHONLIB_OBJS42,918
INCLUDES       = -I /usr/include/python2.4 -I /usr/lib/python2.4/configINCLUDES43,975

gpuwattch/cacti/area.h,484
#define __AREA_H____AREA_H__35,1883
class AreaArea42,1982
  double w;w45,2004
  double h;h46,2016
  Area():w(0), h(0), area(0) { }Area48,2029
  double get_w() const { return w; }get_w49,2062
  double get_h() const { return h; }get_h50,2099
  double get_area() constget_area51,2136
  void set_w(double w_) { w = w_; }set_w62,2266
  void set_h(double h_) { h = h_; }set_h63,2302
  void set_area(double a_) { area = a_; }set_area64,2338
  double area;area67,2391

gpuwattch/cacti/router.h,2255
#define __ROUTER_H____ROUTER_H__35,1885
class MCPAT_Router : public ComponentMCPAT_Router50,2130
    Component arbiter, crossbar, buffer;arbiter66,2504
    Component arbiter, crossbar, buffer;crossbar66,2504
    Component arbiter, crossbar, buffer;buffer66,2504
    double cycle_time, max_cyc;cycle_time68,2546
    double cycle_time, max_cyc;max_cyc68,2546
    double flit_size;flit_size69,2578
    double vc_count;vc_count70,2600
    double vc_buffer_size; /* vc size = vc_buffer_size * flit_size */vc_buffer_size71,2621
	TechnologyParameter::DeviceType *deviceType;deviceType74,2703
	double FREQUENCY; // move this to config file --TODOFREQUENCY75,2749
    enum Wire_type wtype;wtype79,2949
    enum Wire_placement wire_placement;wire_placement80,2975
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTtr82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTtr82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;wt82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;ht82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;I82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;O82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTi82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTi82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTid82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTid82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTod82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTod82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;TriS182,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;TriS282,3030
    double M; //network loadM83,3115
    double Vdd;Vdd103,3558
    double min_w_pmos;min_w_pmos110,3697

gpuwattch/cacti/arbiter.cc,586
MCPAT_Arbiter::MCPAT_Arbiter(MCPAT_Arbiter34,1884
MCPAT_Arbiter::~MCPAT_Arbiter(){}~MCPAT_Arbiter55,2499
MCPAT_Arbiter::arb_req() {arb_req58,2541
MCPAT_Arbiter::arb_pri() {arb_pri66,2822
MCPAT_Arbiter::arb_grant() {arb_grant74,3031
MCPAT_Arbiter::arb_int() {arb_int80,3209
MCPAT_Arbiter::compute_power() {compute_power87,3410
MCPAT_Arbiter::Cw3(double length) {Cw3101,4366
MCPAT_Arbiter::crossbar_ctrline() {crossbar_ctrline108,4509
MCPAT_Arbiter::transmission_buf_ctrcap() {transmission_buf_ctrcap116,4745
void MCPAT_Arbiter::print_arbiter()print_arbiter122,4856

gpuwattch/cacti/mat.cc,931
Mat::Mat(const DynamicParameter & dyn_p)Mat38,1903
Mat::~Mat()~Mat428,18425
double Mat::compute_delays(double inrisetime)compute_delays478,19546
double Mat::compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h()compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h604,24293
double Mat::compute_cam_delay(double inrisetime)compute_cam_delay654,26458
double Mat::width_write_driver_or_write_mux()width_write_driver_or_write_mux949,42371
double Mat::compute_comparators_height(compute_comparators_height963,42933
double Mat::compute_bitline_delay(double inrisetime)compute_bitline_delay975,43282
double Mat::compute_sa_delay(double inrisetime)compute_sa_delay1126,50755
double Mat::compute_subarray_out_drv(double inrisetime)compute_subarray_out_drv1165,53040
double Mat::compute_comparator_delay(double inrisetime)compute_comparator_delay1228,57043
void Mat::compute_power_energy()compute_power_energy1318,62027

gpuwattch/cacti/area.cc,0

gpuwattch/noc.cc,472
NoC::NoC(ParseXML *XML_interface, int ithNoC_, InputParameter* interface_ip_, double M_traffic_pattern_, double link_len_)NoC53,2540
void NoC::init_router()init_router105,3950
void NoC ::init_link_bus(double link_len_)init_link_bus122,4934
void NoC::computeEnergy(bool is_tdp)computeEnergy150,5827
void NoC::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy226,9073
void NoC::set_noc_param()set_noc_param319,15826
NoC ::~NoC(){~NoC372,17792

gpuwattch/basic_components.h,16240
#define BASIC_COMPONENTS_H_BASIC_COMPONENTS_H_33,1884
const double cdb_overhead = 1.1;cdb_overhead39,1984
enum FU_type {FU_type41,2018
    FPU,FPU42,2033
    ALU,ALU43,2042
    MULMUL44,2051
enum Core_type {Core_type47,2063
	OOO,OOO48,2080
	InorderInorder49,2086
enum Renaming_type {Renaming_type52,2099
    RAMbased,RAMbased53,2120
	CAMbasedCAMbased54,2134
enum Scheduler_type {Scheduler_type57,2148
    PhysicalRegFile,PhysicalRegFile58,2170
	ReservationStationReservationStation59,2191
enum cache_level {cache_level62,2215
    L2,L263,2234
    L3,L364,2242
    L1Directory,L1Directory65,2250
    L2DirectoryL2Directory66,2267
enum MemoryCtrl_type {MemoryCtrl_type69,2287
	MC,    //memory controllerMC70,2310
	FLASHC //flash controllerFLASHC71,2338
enum Dram_type {Dram_type74,2369
	GDDR5,GDDR575,2386
	GDDR3GDDR376,2394
enum Dir_type {Dir_type80,2406
	ST,//shadowed tagST81,2422
	DC,//directory cacheDC82,2441
	SBT,//static bank tagSBT83,2463
	NonDirNonDir84,2486
enum Cache_policy {Cache_policy88,2499
	Write_through,Write_through89,2519
	Write_backWrite_back90,2535
enum Device_ty {Device_ty93,2551
	Core_device,Core_device94,2568
	Uncore_device,Uncore_device95,2582
	LLC_deviceLLC_device96,2598
class statsComponentsstatsComponents99,2614
    double access;access102,2648
    double hit;hit103,2667
    double miss;miss104,2683
    statsComponents() : access(0), hit(0), miss(0)  {}statsComponents106,2701
    statsComponents(const statsComponents & obj) { *this = obj; }statsComponents107,2756
    statsComponents & operator=(const statsComponents & rhs)operator =108,2822
    void reset() { access = 0; hit = 0; miss = 0;}reset115,2987
class statsDefstatsDef121,3224
    statsComponents readAc;readAc124,3251
    statsComponents writeAc;writeAc125,3279
    statsComponents searchAc;searchAc126,3308
    statsDef() : readAc(), writeAc(),searchAc() { }statsDef128,3339
    void reset() { readAc.reset(); writeAc.reset();searchAc.reset();}reset129,3391
class CoreDynParam {CoreDynParam139,3728
	CoreDynParam(){};CoreDynParam141,3757
	bool opt_local;opt_local157,4225
	bool x86;x86158,4242
	bool Embedded;Embedded159,4253
    enum Core_type  core_ty;core_ty160,4269
	enum Renaming_type rm_ty;rm_ty161,4298
    enum Scheduler_type scheu_ty;scheu_ty162,4325
    double clockRate,executionTime;clockRate163,4359
    double clockRate,executionTime;executionTime163,4359
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;arch_ireg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;arch_freg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;phy_ireg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;phy_freg_width164,4395
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_IRF_entry165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_FRF_entry165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_ifreelist_entries165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_ffreelist_entries165,4470
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;fetchW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;decodeW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;peak_issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;commitW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;peak_commitW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;predictionW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;fp_issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;fp_decodeW166,4555
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;perThreadState167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;globalCheckpoint167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;instruction_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;pc_width167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;opcode_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;micro_opcode_length167,4658
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;num_hthreads168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;pipeline_stages168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;fp_pipeline_stages168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;num_pipelines168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;num_fp_pipelines168,4767
    int  num_alus, num_muls;num_alus169,4860
    int  num_alus, num_muls;num_muls169,4860
    double num_fpus;num_fpus170,4889
    int  int_data_width, fp_data_width,v_address_width, p_address_width;int_data_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;fp_data_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;v_address_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;p_address_width171,4910
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;pipeline_duty_cycle172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;total_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;busy_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;idle_cycles172,4983
    bool regWindowing,multithreaded;regWindowing173,5055
    bool regWindowing,multithreaded;multithreaded173,5055
    double pppm_lkg_multhread[4];pppm_lkg_multhread174,5092
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,IFU_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,BR_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,LSU_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,MemManU_I_duty_cycle175,5126
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,MemManU_D_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,ALU_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,MUL_duty_cycle176,5200
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,FPU_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,ALU_cdb_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,MUL_cdb_duty_cycle177,5261
	       FPU_cdb_duty_cycle;FPU_cdb_duty_cycle178,5324
    ~CoreDynParam(){};~CoreDynParam179,5352
class CacheDynParam {CacheDynParam182,5379
	CacheDynParam(){};CacheDynParam184,5409
    string name;name186,5485
	enum Dir_type    dir_ty;dir_ty187,5502
	double clockRate,executionTime;clockRate188,5528
	double clockRate,executionTime;executionTime188,5528
    double    capacity, blockW, assoc, nbanks;capacity189,5561
    double    capacity, blockW, assoc, nbanks;blockW189,5561
    double    capacity, blockW, assoc, nbanks;assoc189,5561
    double    capacity, blockW, assoc, nbanks;nbanks189,5561
    double throughput, latency;throughput190,5608
    double throughput, latency;latency190,5608
    double duty_cycle, dir_duty_cycle;duty_cycle191,5640
    double duty_cycle, dir_duty_cycle;dir_duty_cycle191,5640
    int missb_size, fu_size, prefetchb_size, wbb_size;missb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;fu_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;prefetchb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;wbb_size193,5704
    ~CacheDynParam(){};~CacheDynParam194,5759
class DRAMParam {DRAMParam197,5787
	DRAMParam(){};DRAMParam199,5813
    string name;name201,5881
    double  clockRate;clockRate202,5898
    double executionTime;executionTime203,5921
    double cmd_coeff;cmd_coeff204,5947
    double activity_coeff;activity_coeff205,5969
    double nop_coeff;nop_coeff206,5996
    double act_coeff;act_coeff207,6018
    double pre_coeff;pre_coeff208,6040
    double rd_coeff;rd_coeff209,6062
    double wr_coeff;wr_coeff210,6083
    double req_coeff;req_coeff211,6104
    double const_coeff;const_coeff212,6126
	int detailed_dram_model; // 1 - to use newly added DRAM model (GDDR5 only), 0 - use empirical modeldetailed_dram_model214,6151
	int idd0;idd0217,6323
	int idd1;idd1218,6334
	int idd2p;idd2p219,6345
	int idd2n;idd2n220,6357
	int idd3p;idd3p221,6369
	int idd3n;idd3n222,6381
	int idd4r;idd4r223,6393
	int idd4w;idd4w224,6405
	int idd5;idd5225,6417
	int idd6;idd6226,6428
	int idd7;idd7227,6439
	double datasheet_vdd;datasheet_vdd230,6525
	double actual_vdd;actual_vdd231,6548
	int t_ccd;t_ccd235,6650
	int t_rrd;t_rrd236,6662
	int t_rcd;t_rcd237,6674
	int t_ras;t_ras238,6686
	int t_rp;t_rp239,6698
	int t_rc;t_rc240,6709
	int t_cl;t_cl241,6720
	int t_cdlr;t_cdlr242,6731
	int t_wr;t_wr243,6744
	int datasheet_operating_clock; // this is specified by DATA SHEET. This is NOT the actual DRAM clockdatasheet_operating_clock247,6808
	int actual_operating_clock;actual_operating_clock248,6910
	int bank_width; // in bitsbank_width251,6987
	int dqs_signal_width; // in bitsdqs_signal_width252,7015
	int extra_dq_write_signal_width; //in bitsextra_dq_write_signal_width253,7049
	int per_dq_read_power; // in mWper_dq_read_power254,7093
	int per_dq_write_power; // in mWper_dq_write_power255,7126
    ~DRAMParam(){};~DRAMParam257,7161
class MCParam {MCParam260,7185
	MCParam(){};MCParam262,7209
    string name;name264,7273
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;clockRate265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;num_mcs265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;peakDataTransferRate265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;num_channels265,7290
    int	   llcBlockSize, dataBusWidth, addressBusWidth;llcBlockSize269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;dataBusWidth269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;addressBusWidth269,7437
    int    opcodeW;opcodeW270,7493
    int    memAccesses;memAccesses271,7513
    int    memRank;memRank272,7537
    int    type;type273,7557
    double frontend_duty_cycle, duty_cycle, perc_load;frontend_duty_cycle274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;duty_cycle274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;perc_load274,7574
    double executionTime, reads, writes;executionTime275,7629
    double executionTime, reads, writes;reads275,7629
    double executionTime, reads, writes;writes275,7629
    bool   LVDS, withPHY;LVDS276,7670
    bool   LVDS, withPHY;withPHY276,7670
    ~MCParam(){};~MCParam278,7697
class NoCParam {NoCParam281,7719
	NoCParam(){};NoCParam283,7744
    string name;name285,7810
    double  clockRate;clockRate286,7827
    int	   flit_size;flit_size287,7850
    int    input_ports, output_ports, min_ports, global_linked_ports;input_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;output_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;min_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;global_linked_ports288,7872
    int    virtual_channel_per_port,input_buffer_entries_per_vc;virtual_channel_per_port289,7942
    int    virtual_channel_per_port,input_buffer_entries_per_vc;input_buffer_entries_per_vc289,7942
    int    horizontal_nodes,vertical_nodes, total_nodes;horizontal_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;vertical_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;total_nodes290,8007
    double executionTime, total_access, link_throughput,link_latency,executionTime291,8064
    double executionTime, total_access, link_throughput,link_latency,total_access291,8064
    double executionTime, total_access, link_throughput,link_latency,link_throughput291,8064
    double executionTime, total_access, link_throughput,link_latency,link_latency291,8064
		   duty_cycle, chip_coverage, route_over_perc;duty_cycle292,8134
		   duty_cycle, chip_coverage, route_over_perc;chip_coverage292,8134
		   duty_cycle, chip_coverage, route_over_perc;route_over_perc292,8134
    bool   has_global_link, type;has_global_link293,8183
    bool   has_global_link, type;type293,8183
    ~NoCParam(){};~NoCParam295,8218
class ProcParam {ProcParam298,8241
	ProcParam(){};ProcParam300,8267
    string name;name302,8335
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numCore303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL2303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL3303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numNOC303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL1Dir303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL2Dir303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numMC303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numMCChannel303,8352
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoCore304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL2304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL3304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoNOC304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL1Dir304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL2Dir304,8432
    ~ProcParam(){};~ProcParam306,8499
class NIUParam {NIUParam309,8523
	NIUParam(){};NIUParam311,8548
    string name;name313,8614
    double  clockRate;clockRate314,8631
    int    num_units;num_units315,8654
    int    type;type316,8676
    double duty_cycle, perc_load;duty_cycle317,8693
    double duty_cycle, perc_load;perc_load317,8693
    ~NIUParam(){};~NIUParam318,8727
class PCIeParam {PCIeParam321,8750
	PCIeParam(){};PCIeParam323,8776
    string name;name325,8844
    double  clockRate;clockRate326,8861
    int    num_channels, num_units;num_channels327,8884
    int    num_channels, num_units;num_units327,8884
    bool   withPHY;withPHY328,8920
    int    type;type329,8940
    double duty_cycle, perc_load;duty_cycle330,8957
    double duty_cycle, perc_load;perc_load330,8957
    ~PCIeParam(){};~PCIeParam331,8991

gpuwattch/globalvar.h,148
#define GLOBALVAR_H_GLOBALVAR_H_34,1878
#define EXTERNEXTERN37,1918
#define EXTERN EXTERN39,1939
EXTERN bool opt_for_clk;opt_for_clk42,1969

gpuwattch/logic.h,5704
#define LOGIC_H_LOGIC_H_39,2326
class selection_logic : public Component{selection_logic59,2721
	bool is_default;is_default65,3040
	InputParameter l_ip;l_ip66,3058
	uca_org_t local_result;local_result67,3080
	const ParseXML *XML_interface;XML_interface68,3105
	int win_entries;win_entries69,3137
	int issue_width;issue_width70,3155
	int num_threads;num_threads71,3173
	enum Device_ty device_ty;device_ty72,3191
	enum Core_type core_ty;core_ty73,3218
class dep_resource_conflict_check : public Component{dep_resource_conflict_check79,3326
	InputParameter l_ip;l_ip82,3532
	uca_org_t local_result;local_result83,3554
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;WNORn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;WNORp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wevalinvp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wevalinvn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wcompn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wcompp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wcomppreequ84,3579
	CoreDynParam  coredynp;coredynp85,3652
	int compare_bits;compare_bits86,3677
	bool is_default;is_default87,3696
	statsDef       tdp_stats;tdp_stats88,3714
	statsDef       rtp_stats;rtp_stats89,3741
	statsDef       stats_t;stats_t90,3768
	powerDef       power_t;power_t91,3793
	~dep_resource_conflict_check(){~dep_resource_conflict_check95,3872
class inst_decoder: public Component{inst_decoder102,3983
	bool is_default;is_default111,4259
	int  opcode_length;opcode_length112,4277
	int  num_decoders;num_decoders113,4298
	bool x86;x86114,4318
	int  num_decoder_segments;num_decoder_segments115,4329
	int  num_decoded_signals;num_decoded_signals116,4357
	InputParameter l_ip;l_ip117,4384
	uca_org_t local_result;local_result118,4406
	enum Device_ty device_ty;device_ty119,4431
	enum Core_type core_ty;core_ty120,4458
	Decoder * final_dec;final_dec122,4484
	Predec *  pre_dec;pre_dec123,4506
	statsDef       tdp_stats;tdp_stats125,4527
	statsDef       rtp_stats;rtp_stats126,4554
	statsDef       stats_t;stats_t127,4581
	powerDef       power_t;power_t128,4606
class DFFCell : public Component {DFFCell134,4731
	InputParameter l_ip;l_ip138,4903
	bool is_dram;is_dram139,4925
	double cell_load;cell_load140,4940
	double WdecNANDn;WdecNANDn141,4959
	double WdecNANDp;WdecNANDp142,4978
	double clock_cap;clock_cap143,4997
	int    model;model144,5016
	int    n_switch;n_switch145,5031
	int    n_keep_1;n_keep_1146,5049
	int    n_keep_0;n_keep_0147,5067
	int    n_clock;n_clock148,5085
	powerDef e_switch;e_switch149,5102
	powerDef e_keep_1;e_keep_1150,5122
	powerDef e_keep_0;e_keep_0151,5142
	powerDef e_clock;e_clock152,5162
class Pipeline : public Component{Pipeline158,5283
	InputParameter l_ip;l_ip161,5500
	uca_org_t local_result;local_result162,5522
	CoreDynParam  coredynp;coredynp163,5547
	enum Device_ty device_ty;device_ty164,5572
	bool is_core_pipeline, is_default;is_core_pipeline165,5599
	bool is_core_pipeline, is_default;is_default165,5599
	double num_piperegs;num_piperegs166,5635
	bool process_ind;process_ind169,5724
	double WNANDn ;WNANDn170,5743
	double WNANDp;WNANDp171,5760
	double load_per_pipeline_stage;load_per_pipeline_stage172,5776
	~Pipeline(){~Pipeline179,6115
class FunctionalUnit :public Component{FunctionalUnit196,6601
	ParseXML *XML;XML198,6649
	int  ithCore;ithCore199,6665
	InputParameter interface_ip;interface_ip200,6680
	CoreDynParam  coredynp;coredynp201,6710
	double FU_height;FU_height202,6735
	double clockRate,executionTime;clockRate203,6754
	double clockRate,executionTime;executionTime203,6754
	double num_fu;num_fu204,6787
	double energy, base_energy,per_access_energy, leakage, gate_leakage;energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;base_energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;per_access_energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;leakage205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;gate_leakage205,6803
	bool  is_default;is_default206,6873
	enum FU_type fu_type;fu_type207,6892
	statsDef       tdp_stats;tdp_stats208,6915
	statsDef       rtp_stats;rtp_stats209,6942
	statsDef       stats_t;stats_t210,6969
	powerDef       power_t;power_t211,6994
class UndiffCore :public Component{UndiffCore220,7348
	ParseXML *XML;XML223,7544
	int  ithCore;ithCore224,7560
	InputParameter interface_ip;interface_ip225,7575
	CoreDynParam  coredynp;coredynp226,7605
	double clockRate,executionTime;clockRate227,7630
	double clockRate,executionTime;executionTime227,7630
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead228,7663
	enum  Core_type core_ty;core_ty229,7719
	bool   opt_performance, embedded;opt_performance230,7745
	bool   opt_performance, embedded;embedded230,7745
	double pipeline_stage,num_hthreads,issue_width;pipeline_stage231,7780
	double pipeline_stage,num_hthreads,issue_width;num_hthreads231,7780
	double pipeline_stage,num_hthreads,issue_width;issue_width231,7780
	bool   is_default;is_default232,7829
	~UndiffCore(){};~UndiffCore235,7930
	bool exist;exist236,7948

gpuwattch/mcpatXeonCore.mk,529
TARGET = mcpatXeonCoreTARGET1,0
SHELL = /bin/shSHELL2,23
  NTHREADS = 4NTHREADS7,99
LIBS = LIBS11,122
INCS = -lmINCS12,130
  DBG = -Wall DBG15,160
  OPT = -ggdb -g -O0 -DNTHREADS=1 -IcactiOPT16,175
  DBG = DBG18,222
  OPT = -O3 -msse2 -mfpmath=sse -DNTHREADS=$(NTHREADS) -IcactiOPT19,231
CXXFLAGS = -Wno-unknown-pragmas $(DBG) $(OPT) CXXFLAGS24,400
CXX = g++ -m32CXX25,447
CC  = gcc -m32CC26,462
VPATH = cactiVPATH28,478
SRCS  = \SRCS30,493
OBJS = $(patsubst %.cc,obj_$(TAG)/%.o,$(SRCS))OBJS64,1007

gpuwattch/memoryctrl.cc,1561
MCBackend::MCBackend(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCBackend78,4265
void MCBackend::compute()compute90,4485
void MCBackend::computeEnergy(bool is_tdp)computeEnergy145,8377
MCPHY::MCPHY(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCPHY181,9516
void MCPHY::compute()compute191,9726
void MCPHY::computeEnergy(bool is_tdp)computeEnergy249,12980
MCFrontEnd::MCFrontEnd(ParseXML *XML_interface,InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCFrontEnd290,14475
void DRAM::computeEnergy(bool is_tdp)computeEnergy483,23871
void MCFrontEnd::computeEnergy(bool is_tdp)computeEnergy501,24356
 #define COALESCE_SCALE COALESCE_SCALE610,30602
void MCFrontEnd::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy639,32163
DRAM::DRAM(ParseXML *XML_interface,InputParameter* interface_ip_, enum Dram_type dram_type_)DRAM722,37901
MemoryController::MemoryController(ParseXML *XML_interface,InputParameter* interface_ip_, enum MemoryCtrl_type mc_type_,enum Dram_type dram_type_)MemoryController731,38095
void MemoryController::computeEnergy(bool is_tdp)computeEnergy799,41120
void MemoryController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy846,42580
void DRAM::set_dram_param()set_dram_param906,46044
void MemoryController::set_mc_param()set_mc_param919,46525
MCFrontEnd ::~MCFrontEnd(){~MCFrontEnd978,49440
MemoryController ::~MemoryController(){~MemoryController986,49731

gpuwattch/gpgpu_sim_wrapper.cc,3890
#define SP_BASE_POWER SP_BASE_POWER30,1695
#define SFU_BASE_POWER SFU_BASE_POWER31,1719
static const char * pwr_cmp_label[] = {"IBP,", "ICP,", "DCP,", "TCP,", "CCP,", "SHRDP,", "RFP,", "SPP,",pwr_cmp_label34,1747
enum pwr_cmp_t {pwr_cmp_t38,1978
   IBP=0,IBP39,1995
   ICP,ICP40,2005
   DCP,DCP41,2013
   TCP,TCP42,2021
   CCP,CCP43,2029
   SHRDP,SHRDP44,2037
   RFP,RFP45,2047
   SPP,SPP46,2055
   SFUP,SFUP47,2063
   FPUP,FPUP48,2072
   SCHEDP,SCHEDP49,2081
   L2CP,L2CP50,2092
   MCP,MCP51,2101
   NOCP,NOCP52,2109
   DRAMP,DRAMP53,2118
   PIPEP,PIPEP54,2128
   IDLE_COREP,IDLE_COREP55,2138
   CONST_DYNAMICP,CONST_DYNAMICP56,2153
   NUM_COMPONENTS_MODELLEDNUM_COMPONENTS_MODELLED57,2172
gpgpu_sim_wrapper::gpgpu_sim_wrapper( bool power_simulation_enabled, char* xmlfile) {gpgpu_sim_wrapper61,2204
gpgpu_sim_wrapper::~gpgpu_sim_wrapper() { }~gpgpu_sim_wrapper114,3792
bool gpgpu_sim_wrapper::sanity_check(double a, double b)sanity_check116,3837
void gpgpu_sim_wrapper::init_mcpat(char* xmlfile, char* powerfilename, char* power_trace_filename,char* metric_trace_filename,init_mcpat125,3998
void gpgpu_sim_wrapper::reset_counters(){reset_counters219,7351
void gpgpu_sim_wrapper::set_inst_power(bool clk_gated_lanes, double tot_cycles, double busy_cycles, double tot_inst, double int_inst, double fp_inst, double load_inst, double store_inst, double committed_inst)set_inst_power239,7760
void gpgpu_sim_wrapper::set_regfile_power(double reads, double writes,double ops)set_regfile_power254,8624
void gpgpu_sim_wrapper::set_icache_power(double hits, double misses)set_icache_power267,9075
void gpgpu_sim_wrapper::set_ccache_power(double hits, double misses)set_ccache_power277,9426
void gpgpu_sim_wrapper::set_tcache_power(double hits, double misses)set_tcache_power287,9890
void gpgpu_sim_wrapper::set_shrd_mem_power(double accesses)set_shrd_mem_power296,10352
void gpgpu_sim_wrapper::set_l1cache_power(double read_hits, double read_misses, double write_hits, double write_misses)set_l1cache_power304,10556
void gpgpu_sim_wrapper::set_l2cache_power(double read_hits, double read_misses, double write_hits, double write_misses)set_l2cache_power320,11417
void gpgpu_sim_wrapper::set_idle_core_power(double num_idle_core)set_idle_core_power335,12477
void gpgpu_sim_wrapper::set_duty_cycle_power(double duty_cycle)set_duty_cycle_power341,12638
void gpgpu_sim_wrapper::set_mem_ctrl_power(double reads, double writes, double dram_precharge)set_mem_ctrl_power348,12839
void gpgpu_sim_wrapper::set_exec_unit_power(double fpu_accesses, double ialu_accesses, double sfu_accesses)set_exec_unit_power360,13399
void gpgpu_sim_wrapper::set_active_lanes_power(double sp_avg_active_lane, double sfu_avg_active_lane)set_active_lanes_power375,13954
void gpgpu_sim_wrapper::set_NoC_power(double noc_tot_reads, double noc_tot_writes )set_NoC_power381,14187
void gpgpu_sim_wrapper::power_metrics_calculations()power_metrics_calculations388,14474
void gpgpu_sim_wrapper::print_trace_files()print_trace_files438,16098
void gpgpu_sim_wrapper::update_coefficients()update_coefficients457,16505
void gpgpu_sim_wrapper::update_components_power()update_components_power541,21988
void gpgpu_sim_wrapper::compute()compute609,25232
void gpgpu_sim_wrapper::print_power_kernel_stats(double gpu_sim_cycle, double gpu_tot_sim_cycle, double init_value, const std::string & kernel_info_string, bool print_trace)print_power_kernel_stats613,25288
void gpgpu_sim_wrapper::dump()dump662,27456
void gpgpu_sim_wrapper::print_steady_state(int position, double init_val){print_steady_state668,27548
void gpgpu_sim_wrapper::detect_print_steady_state(int position, double init_val)detect_print_steady_state693,28504
void gpgpu_sim_wrapper::open_files()open_files743,30167
void gpgpu_sim_wrapper::close_files()close_files752,30436

gpuwattch/memoryctrl.h,2114
#define MEMORYCTRL_H_MEMORYCTRL_H_40,2332
class MCBackend : public Component {MCBackend50,2535
    InputParameter l_ip;l_ip52,2582
    uca_org_t local_result;local_result53,2607
	enum MemoryCtrl_type mc_type;mc_type54,2635
    MCParam  mcp;mcp55,2666
    statsDef tdp_stats;tdp_stats56,2684
    statsDef rtp_stats;rtp_stats57,2708
    statsDef stats_t;stats_t58,2732
    powerDef power_t;power_t59,2754
    ~MCBackend(){};~MCBackend64,3014
class MCPHY : public Component {MCPHY67,3038
    InputParameter l_ip;l_ip69,3081
    uca_org_t local_result;local_result70,3106
	enum MemoryCtrl_type mc_type;mc_type71,3134
    MCParam  mcp;mcp72,3165
    statsDef       tdp_stats;tdp_stats73,3183
    statsDef       rtp_stats;rtp_stats74,3213
    statsDef       stats_t;stats_t75,3243
    powerDef       power_t;power_t76,3271
    ~MCPHY(){};~MCPHY81,3533
class MCFrontEnd : public Component {MCFrontEnd84,3553
	ParseXML *XML;XML86,3601
	InputParameter interface_ip;interface_ip87,3617
	enum MemoryCtrl_type mc_type;mc_type88,3647
	MCParam  mcp;mcp89,3678
	selection_logic * MC_arb;MC_arb90,3693
	ArrayST  * frontendBuffer;frontendBuffer91,3720
	ArrayST  * readBuffer;readBuffer92,3748
	ArrayST  * writeBuffer;writeBuffer93,3772
	ArrayST * PRT;PRT95,3798
	ArrayST * threadMasks;threadMasks96,3814
	ArrayST * PRC;PRC97,3838
	double coalesce_scale;coalesce_scale98,3854
class DRAM : public Component {DRAM106,4148
	ParseXML *XML;XML108,4190
	InputParameter interface_ip;interface_ip109,4206
	enum Dram_type dram_type;dram_type110,4236
    DRAMParam  dramp;dramp111,4263
    powerDef       power_t;power_t112,4285
class MemoryController : public Component {MemoryController120,4571
	ParseXML *XML;XML122,4625
	InputParameter interface_ip;interface_ip123,4641
	enum MemoryCtrl_type mc_type;mc_type124,4671
    MCParam  mcp;mcp125,4702
    DRAM * dram;dram126,4720
	MCFrontEnd * frontend;frontend127,4737
    MCBackend * transecEngine;transecEngine128,4761
    MCPHY	 * PHY;PHY129,4792
    Pipeline * pipeLogic;pipeLogic130,4810

gpuwattch/processor.cc,528
Processor::Processor(ParseXML *XML_interface)Processor55,2628
void Processor::compute () compute443,18902
void Processor::displayDeviceType(int device_type_, uint32_t indent)displayDeviceType632,25224
void Processor::displayInterconnectType(int interconnect_type_, uint32_t indent)displayInterconnectType661,25968
void Processor::displayEnergy(uint32_t indent, int plevel, bool is_tdp_parm)displayEnergy681,26510
void Processor::set_proc_param()set_proc_param914,39319
Processor::~Processor(){~Processor1023,43909

gpuwattch/iocontrollers.h,989
#define IOCONTROLLERS_H_IOCONTROLLERS_H_32,1880
class NIUController : public Component {NIUController45,2118
	ParseXML *XML;XML47,2169
	InputParameter interface_ip;interface_ip48,2185
    NIUParam  niup;niup49,2215
    powerDef power_t;power_t50,2235
    uca_org_t local_result;local_result51,2257
    ~NIUController(){};~NIUController56,2507
class PCIeController : public Component {PCIeController59,2535
	ParseXML *XML;XML61,2587
	InputParameter interface_ip;interface_ip62,2603
    PCIeParam  pciep;pciep63,2633
    powerDef power_t;power_t64,2655
    uca_org_t local_result;local_result65,2677
    ~PCIeController(){};~PCIeController70,2929
class FlashController : public Component {FlashController73,2958
	ParseXML *XML;XML75,3011
	InputParameter interface_ip;interface_ip76,3027
    MCParam  fcp;fcp77,3057
    powerDef power_t;power_t78,3075
    uca_org_t local_result;local_result79,3097
    ~FlashController(){};~FlashController84,3348

gpuwattch/noc.h,1126
#define NOC_H_NOC_H_40,2325
class NoC :public Component {NoC49,2513
	ParseXML *XML;XML52,2554
	int  ithNoC;ithNoC53,2570
	InputParameter interface_ip;interface_ip54,2584
	double link_len;link_len55,2614
	double executionTime;executionTime56,2632
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead57,2655
	MCPAT_Router * router;router58,2711
	interconnect * link_bus;link_bus59,2735
	NoCParam  nocdynp;nocdynp60,2761
	uca_org_t local_result;local_result61,2781
	statsDef       tdp_stats;tdp_stats62,2806
	statsDef       rtp_stats;rtp_stats63,2833
	statsDef       stats_t;stats_t64,2860
	powerDef       power_t;power_t65,2885
	Component      link_bus_tot_per_Router;link_bus_tot_per_Router66,2910
	bool link_bus_exist;link_bus_exist67,2951
	bool router_exist;router_exist68,2973
	string name, link_name;name69,2993
	string name, link_name;link_name69,2993
	double M_traffic_pattern;M_traffic_pattern70,3018

gpuwattch/gpgpu_sim_wrapper.h,3288
#define GPGPU_SIM_WRAPPER_H_GPGPU_SIM_WRAPPER_H_29,1671
struct avg_max_min_counters{avg_max_min_counters45,1924
	T avg;avg46,1953
	T max;max47,1961
	T min;min48,1969
	avg_max_min_counters(){avg=0; max=0; min=0;}avg_max_min_counters50,1978
class gpgpu_sim_wrapper {gpgpu_sim_wrapper53,2028
	Processor* proc;proc93,4142
	ParseXML * p;p94,4160
    double const_dynamic_power;const_dynamic_power96,4199
    double proc_power;proc_power97,4231
    unsigned num_perf_counters; // # of performance countersnum_perf_counters99,4255
    unsigned num_pwr_cmps; // # of components modellednum_pwr_cmps100,4316
    int kernel_sample_count; // # of samples per kernelkernel_sample_count101,4371
    int total_sample_count; // # of samples per benchmarktotal_sample_count102,4427
    std::vector< avg_max_min_counters<double> > kernel_cmp_pwr; // Per-kernel component power avg/max/min valueskernel_cmp_pwr104,4486
    std::vector< avg_max_min_counters<double> > kernel_cmp_perf_counters; // Per-kernel component avg/max/min performance counterskernel_cmp_perf_counters105,4599
    double kernel_tot_power; // Total per-kernel powerkernel_tot_power107,4731
    avg_max_min_counters<double> kernel_power; // Per-kernel power avg/max/min valueskernel_power108,4786
    avg_max_min_counters<double> gpu_tot_power; // Global GPU power avg/max/min values (across kernels)gpu_tot_power109,4872
    bool has_written_avg;has_written_avg111,4977
    std::vector<double> sample_cmp_pwr; // Current sample component powerssample_cmp_pwr113,5004
    std::vector<double> sample_perf_counters; // Current sample component perf. countssample_perf_counters114,5079
    std::vector<double> initpower_coeff;initpower_coeff115,5166
    std::vector<double> effpower_coeff;effpower_coeff116,5207
    unsigned sample_start;sample_start119,5292
    double sample_val;sample_val120,5319
    double init_inst_val;init_inst_val121,5342
    std::vector<double> samples;samples122,5368
    std::vector<double> samples_counter;samples_counter123,5401
    std::vector<double> pwr_counter;pwr_counter124,5442
    char *xml_filename;xml_filename126,5480
    char *g_power_filename;g_power_filename127,5504
    char *g_power_trace_filename;g_power_trace_filename128,5532
    char *g_metric_trace_filename;g_metric_trace_filename129,5566
    char * g_steady_state_tracking_filename;g_steady_state_tracking_filename130,5601
    bool g_power_simulation_enabled;g_power_simulation_enabled131,5646
    bool g_steady_power_levels_enabled;g_steady_power_levels_enabled132,5683
    bool g_power_trace_enabled;g_power_trace_enabled133,5723
    bool g_power_per_cycle_dump;g_power_per_cycle_dump134,5755
	double   gpu_steady_power_deviation;gpu_steady_power_deviation135,5788
	double   gpu_steady_min_period;gpu_steady_min_period136,5826
	int g_power_trace_zlevel;g_power_trace_zlevel137,5859
    double gpu_stat_sample_frequency;gpu_stat_sample_frequency138,5886
    int gpu_stat_sample_freq;gpu_stat_sample_freq139,5924
    std::ofstream powerfile;powerfile141,5955
    gzFile power_trace_file;power_trace_file142,5984
    gzFile metric_trace_file;metric_trace_file143,6013
    gzFile steady_state_tacking_file;steady_state_tacking_file144,6043

gpuwattch/interconnect.h,1889
#define __INTERCONNECT_H____INTERCONNECT_H__34,1884
class interconnect : public Componentinterconnect48,2284
    ~interconnect() {};~interconnect65,2873
	string   name;name68,2918
	enum Device_ty device_ty;device_ty69,2934
    double in_rise_time, out_rise_time;in_rise_time70,2961
    double in_rise_time, out_rise_time;out_rise_time70,2961
	InputParameter l_ip;l_ip71,3001
	uca_org_t local_result;local_result72,3023
    Area no_device_under_wire_area;no_device_under_wire_area73,3048
    void set_in_rise_time(double rt)set_in_rise_time74,3084
    double max_unpipelined_link_delay;max_unpipelined_link_delay80,3210
    powerDef power_bit;power_bit81,3249
    double wire_bw;wire_bw83,3274
    double init_wire_bw;  // bus width at rootinit_wire_bw84,3294
    double base_width;base_width85,3341
    double base_height;base_height86,3364
    int data_width;data_width87,3388
    enum Wire_type wt;wt88,3408
    double width_scaling, space_scaling;width_scaling89,3431
    double width_scaling, space_scaling;space_scaling89,3431
    int start_wiring_level;start_wiring_level90,3472
    double length;length91,3500
    double min_w_nmos;min_w_nmos92,3519
    double min_w_pmos;min_w_pmos93,3542
    double latency, throughput;latency94,3565
    double latency, throughput;throughput94,3565
    bool  latency_overflow;latency_overflow95,3597
    bool  throughput_overflow;throughput_overflow96,3625
    double  interconnect_latency;interconnect_latency97,3656
    double  interconnect_throughput;interconnect_throughput98,3690
    bool opt_local;opt_local99,3727
    enum Core_type core_ty;core_ty100,3747
    bool pipelinable;pipelinable101,3775
    double route_over_perc;route_over_perc102,3797
    int  num_pipe_stages;num_pipe_stages103,3825
    TechnologyParameter::DeviceType *deviceType;deviceType106,3863

cuda-sim/ptx_loader.cc,1235
memory_space *g_global_mem;g_global_mem38,1766
memory_space *g_tex_mem;g_tex_mem39,1794
memory_space *g_surf_mem;g_surf_mem40,1819
memory_space *g_param_mem;g_param_mem41,1845
bool g_override_embedded_ptx = false;g_override_embedded_ptx42,1872
const char *g_ptxinfo_filename;g_ptxinfo_filename49,2001
static bool g_save_embedded_ptx;g_save_embedded_ptx54,2113
bool g_keep_intermediate_files;g_keep_intermediate_files55,2146
bool m_ptx_save_converted_ptxplus;m_ptx_save_converted_ptxplus56,2178
bool keep_intermediate_files() {return g_keep_intermediate_files;}keep_intermediate_files58,2214
void ptx_reg_options(option_parser_t opp)ptx_reg_options60,2282
void print_ptx_file( const char *p, unsigned source_num, const char *filename )print_ptx_file74,2907
char* gpgpu_ptx_sim_convert_ptx_and_sass_to_ptxplus(const std::string ptxfilename, const std::string elffilename, const std::string sassfilename)gpgpu_ptx_sim_convert_ptx_and_sass_to_ptxplus100,3640
symbol_table *gpgpu_ptx_sim_load_ptx_from_string( const char *p, unsigned source_num )gpgpu_ptx_sim_load_ptx_from_string153,5279
void gpgpu_ptxinfo_load_from_string( const char *p_for_info, unsigned source_num )gpgpu_ptxinfo_load_from_string185,6233

cuda-sim/ptx-stats.cc,4057
bool enable_ptx_file_line_stats;enable_ptx_file_line_stats37,1790
char * ptx_line_stats_filename = NULL;ptx_line_stats_filename38,1823
void ptx_file_line_stats_options(option_parser_t opp)ptx_file_line_stats_options40,1863
class ptx_file_line ptx_file_line53,2442
    ptx_file_line(const char* s, int l) {ptx_file_line56,2473
    bool operator<(const ptx_file_line &other) const {operator <64,2629
    bool operator==(const ptx_file_line &other) const {operator ==75,2897
    std::string st;st79,3013
    unsigned line;line80,3033
class ptx_file_line_statsptx_file_line_stats84,3118
    ptx_file_line_stats() ptx_file_line_stats87,3154
    unsigned long exec_count;exec_count94,3417
    unsigned long long latency;latency95,3447
    unsigned long long dram_traffic;dram_traffic96,3479
    unsigned long long smem_n_way_bank_conflict_total;  // total number of banks accessed by this instructionsmem_n_way_bank_conflict_total97,3516
    unsigned long smem_warp_count;                      // number of warps accessing shared memorysmem_warp_count98,3626
    unsigned long long gmem_n_access_total; // number of uncoalesced access in total from this instructiongmem_n_access_total99,3725
    unsigned long gmem_warp_count;          // number of warps causing these uncoalesced accessgmem_warp_count100,3832
    unsigned long long exposed_latency; // latency exposed as pipeline bubbles (attributed to this instruction)exposed_latency101,3928
    unsigned long long warp_divergence; // number of warp divergence occured at this instructionwarp_divergence102,4040
typedef tr1_hash_map<ptx_file_line, ptx_file_line_stats> ptx_file_line_stats_map_t;ptx_file_line_stats_map_t106,4171
struct hash_ptx_file_linehash_ptx_file_line108,4261
    std::size_t operator()(const ptx_file_line & pfline) const {operator ()110,4289
typedef tr1_hash_map<ptx_file_line, ptx_file_line_stats, hash_ptx_file_line> ptx_file_line_stats_map_t;ptx_file_line_stats_map_t115,4441
static ptx_file_line_stats_map_t ptx_file_line_stats_tracker;ptx_file_line_stats_tracker118,4553
void ptx_file_line_stats_write_file()ptx_file_line_stats_write_file121,4647
void ptx_file_line_stats_add_exec_count(const ptx_instruction *pInsn)ptx_file_line_stats_add_exec_count150,5985
void ptx_file_line_stats_add_latency(unsigned pc, unsigned latency)ptx_file_line_stats_add_latency157,6339
void ptx_file_line_stats_add_dram_traffic(unsigned pc, unsigned dram_traffic)ptx_file_line_stats_add_dram_traffic166,6723
void ptx_file_line_stats_add_smem_bank_conflict(unsigned pc, unsigned n_way_bkconflict)ptx_file_line_stats_add_smem_bank_conflict175,7177
void ptx_file_line_stats_add_uncoalesced_gmem(unsigned pc, unsigned n_access)ptx_file_line_stats_add_uncoalesced_gmem186,7732
class ptx_inflight_memory_insn_trackerptx_inflight_memory_insn_tracker197,8258
    typedef std::map<const ptx_instruction *, int> insn_count_map;insn_count_map200,8307
    void add_count(const ptx_instruction * pInsn, int count = 1)add_count202,8375
    void sub_count(const ptx_instruction * pInsn, int count = 1)sub_count207,8504
    void attribute_exposed_latency(int count = 1)attribute_exposed_latency221,8903
    insn_count_map ptx_inflight_memory_insns;ptx_inflight_memory_insns234,9455
static ptx_inflight_memory_insn_tracker *inflight_mem_tracker = NULL;inflight_mem_tracker237,9505
void ptx_file_line_stats_create_exposed_latency_tracker(int n_shader_cores)ptx_file_line_stats_create_exposed_latency_tracker239,9576
void ptx_file_line_stats_add_inflight_memory_insn(int sc_id, unsigned pc)ptx_file_line_stats_add_inflight_memory_insn245,9776
void ptx_file_line_stats_sub_inflight_memory_insn(int sc_id, unsigned pc)ptx_file_line_stats_sub_inflight_memory_insn253,10020
void ptx_file_line_stats_commit_exposed_latency(int sc_id, int exposed_latency)ptx_file_line_stats_commit_exposed_latency261,10326
void ptx_file_line_stats_add_warp_divergence(unsigned pc, unsigned n_way_divergence)ptx_file_line_stats_add_warp_divergence268,10584

cuda-sim/ptx_ir.cc,5435
#define STR_SIZE STR_SIZE42,1880
unsigned symbol::sm_next_uid = 1;sm_next_uid44,1903
unsigned symbol::get_uid()get_uid46,1938
void symbol::add_initializer( const std::list<operand_info> &init )add_initializer52,2024
void symbol::print_info(FILE *fp) constprint_info57,2122
symbol_table::symbol_table() symbol_table80,2750
symbol_table::symbol_table( const char *scope_name, unsigned entry_point, symbol_table *parent )symbol_table85,2801
void symbol_table::set_name( const char *name )set_name100,3202
const ptx_version &symbol_table::get_ptx_version() const get_ptx_version105,3292
unsigned symbol_table::get_sm_target() const get_sm_target111,3449
void symbol_table::set_ptx_version( float ver, unsigned ext ) set_ptx_version118,3608
void symbol_table::set_sm_target( const char *target, const char *ext, const char *ext2 )set_sm_target123,3719
symbol *symbol_table::lookup( const char *identifier ) lookup128,3860
symbol *symbol_table::add_variable( const char *identifier, const type_info *type, unsigned size, const char *filename, unsigned line )add_variable141,4171
void symbol_table::add_function( function_info *func, const char *filename, unsigned linenumber )add_function160,4736
bool symbol_table::add_function_decl( const char *name, int entry_point, function_info **func_info, symbol_table **sym_table )add_function_decl175,5306
type_info *symbol_table::add_type( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec )add_type220,7291
type_info *symbol_table::add_type( function_info *func )add_type230,7675
type_info *symbol_table::get_array_type( type_info *base_type, unsigned array_dim ) get_array_type239,7840
void symbol_table::set_label_address( const symbol *label, unsigned addr )set_label_address248,8080
void symbol_table::dump()dump256,8330
unsigned operand_info::sm_next_uid=1;sm_next_uid272,8750
unsigned operand_info::get_uid()get_uid274,8789
std::list<ptx_instruction*>::iterator function_info::find_next_real_instruction( std::list<ptx_instruction*>::iterator i)find_next_real_instruction280,8881
void function_info::create_basic_blocks()create_basic_blocks287,9093
void function_info::print_basic_blocks()print_basic_blocks354,11372
void function_info::print_basic_block_links()print_basic_block_links385,12545
operand_info* function_info::find_break_target( ptx_instruction * p_break_insn ) //find the target of a break instruction find_break_target409,13431
void function_info::connect_basic_blocks( ) //iterate across m_basic_blocks of function, connecting basic blocks togetherconnect_basic_blocks443,14646
bool function_info::connect_break_targets() //connecting break instructions with proper targetsconnect_break_targets491,17086
void intersect( std::set<int> &A, const std::set<int> &B )intersect538,19189
bool is_equal( const std::set<int> &A, const std::set<int> &B )is_equal552,19530
void print_set(const std::set<int> &A)print_set562,19788
void function_info::find_dominators( )find_dominators571,19954
void function_info::find_postdominators( )find_postdominators609,21686
void function_info::find_ipostdominators( )find_ipostdominators640,23172
void function_info::find_idominators( )find_idominators683,25286
void function_info::print_dominators()print_dominators729,27483
void function_info::print_postdominators()print_postdominators741,27909
void function_info::print_ipostdominators()print_ipostdominators753,28351
void function_info::print_idominators()print_idominators763,28687
unsigned function_info::get_num_reconvergence_pairs()get_num_reconvergence_pairs773,29011
void function_info::get_reconvergence_pairs(gpgpu_recon_t* recon_points)get_reconvergence_pairs787,29454
void function_info::print_basic_block_dot()print_basic_block_dot826,31309
unsigned ptx_kernel_shmem_size( void *kernel_impl )ptx_kernel_shmem_size843,31857
unsigned ptx_kernel_nregs( void *kernel_impl )ptx_kernel_nregs850,32073
unsigned type_info_key::type_decode( size_t &size, int &basic_type ) consttype_decode857,32284
unsigned type_info_key::type_decode( int type, size_t &size, int &basic_type )type_decode863,32438
arg_buffer_t copy_arg_to_buffer(ptx_thread_info * thread, operand_info actual_param_op, const symbol * formal_param)copy_arg_to_buffer894,33784
void copy_args_into_buffer_list( const ptx_instruction * pI, copy_args_into_buffer_list913,34644
void copy_buffer_to_frame(ptx_thread_info * thread, const arg_buffer_t &a) copy_buffer_to_frame927,35287
void copy_buffer_list_into_frame(ptx_thread_info * thread, arg_buffer_list_t &arg_values) copy_buffer_list_into_frame943,35879
static std::list<operand_info> check_operands( int opcode,check_operands953,36117
ptx_instruction::ptx_instruction( int opcode, ptx_instruction998,37977
void ptx_instruction::print_insn() constprint_insn1208,44147
void ptx_instruction::print_insn( FILE *fp ) constprint_insn1214,44235
std::string ptx_instruction::to_string() constto_string1219,44337
unsigned function_info::sm_next_uid = 1;sm_next_uid1235,44920
function_info::function_info(int entry_point ) function_info1237,44962
unsigned function_info::print_insn( unsigned pc, FILE * fp ) constprint_insn1253,45375
std::string function_info::get_insn_str( unsigned pc ) constget_insn_str1277,46162
void gpgpu_ptx_assemble( std::string kname, void *kinfo )gpgpu_ptx_assemble1297,46801

cuda-sim/ptx.y,4385
input:	/* empty */input211,5197
function_defn: function_decl { set_symtab($1); func_header(".skip"); } statement_block { end_function(); }function_defn217,5295
block_spec: MAXNTID_DIRECTIVE INT_OPERAND COMMA INT_OPERAND COMMA INT_OPERAND {func_header_info_int(".maxntid", $2);block_spec221,5521
block_spec_list: block_specblock_spec_list228,6010
function_decl: function_decl_header LEFT_PAREN { start_function($1); func_header_info("(");} param_entry RIGHT_PAREN {func_header_info(")");} function_ident_param { $$ = reset_symtab(); }function_decl232,6072
function_ident_param: IDENTIFIER { add_function_name($1); } LEFT_PAREN {func_header_info("(");} param_list RIGHT_PAREN { g_func_decl=0; func_header_info(")"); } function_ident_param237,6465
function_decl_header: ENTRY_DIRECTIVE { $$ = 1; g_func_decl=1; func_header(".entry"); }function_decl_header241,6688
param_list: /*empty*/param_list247,7016
param_entry: PARAM_DIRECTIVE { add_space_spec(param_space_unclassified,0); } variable_spec ptr_spec identifier_spec { add_function_arg(); }param_entry251,7153
ptr_spec: /*empty*/ptr_spec254,7398
ptr_space_spec: GLOBAL_DIRECTIVE { add_ptr_spec(global_space); }ptr_space_spec258,7512
ptr_align_spec: ALIGN_DIRECTIVE INT_OPERANDptr_align_spec262,7707
statement_block: LEFT_BRACE statement_list RIGHT_BRACE statement_block264,7752
statement_list: directive_statement { add_directive(); }statement_list266,7809
directive_statement: variable_declaration SEMI_COLONdirective_statement274,8093
variable_declaration: variable_spec identifier_list { add_variables(); }variable_declaration287,8779
variable_spec: var_spec_list { set_variable_type(); }variable_spec293,9109
identifier_list: identifier_specidentifier_list295,9164
identifier_spec: IDENTIFIER { add_identifier($1,0,NON_ARRAY_IDENTIFIER); func_header_info($1);}identifier_spec298,9240
var_spec_list: var_spec var_spec_list315,10086
var_spec: space_spec var_spec318,10140
align_spec: ALIGN_DIRECTIVE INT_OPERAND { add_alignment_spec($2); }align_spec324,10236
space_spec: REG_DIRECTIVE {  add_space_spec(reg_space,0); }space_spec326,10305
addressable_spec: CONST_DIRECTIVE {  add_space_spec(const_space,$1); }addressable_spec331,10442
type_spec: scalar_type type_spec340,10876
vector_spec:  V2_TYPE {  add_option(V2_TYPE); func_header_info(".v2");}vector_spec344,10933
scalar_type: S8_TYPE { add_scalar_type_spec( S8_TYPE ); }scalar_type349,11139
initializer_list: LEFT_BRACE literal_list RIGHT_BRACE { add_array_initializer(); } initializer_list373,12326
literal_list: literal_operandliteral_list376,12484
instruction_statement:  instruction SEMI_COLONinstruction_statement379,12554
instruction: opcode_spec LEFT_PAREN operand RIGHT_PAREN { set_return(); } COMMA operand COMMA LEFT_PAREN operand_list RIGHT_PARENinstruction383,12682
opcode_spec: OPCODE { add_opcode($1); } option_listopcode_spec390,12977
pred_spec: PRED IDENTIFIER  { add_pred($2,0, -1); }pred_spec393,13060
option_list: optionoption_list408,13754
option: type_specoption411,13799
atomic_operation_spec: ATOMIC_AND { add_option(ATOMIC_AND); } atomic_operation_spec448,15221
rounding_mode: floating_point_rounding_moderounding_mode461,15719
floating_point_rounding_mode: RN_OPTION { add_option(RN_OPTION); } floating_point_rounding_mode464,15790
integer_rounding_mode: RNI_OPTION { add_option(RNI_OPTION); } integer_rounding_mode470,15988
compare_spec:EQ_OPTION { add_option(EQ_OPTION); } compare_spec476,16186
operand_list: operandoperand_list496,16955
operand: IDENTIFIER  { add_scalar_operand( $1 ); }operand499,17009
vector_operand: LEFT_BRACE IDENTIFIER COMMA IDENTIFIER RIGHT_BRACE { add_2vector_operand($2,$4); }vector_operand521,18470
tex_operand: LEFT_SQUARE_BRACKET IDENTIFIER COMMA { add_scalar_operand($2); }tex_operand527,18874
builtin_operand: SPECIAL_REGISTER DIMENSION_MODIFIER { add_builtin_operand($1,$2); }builtin_operand532,19001
memory_operand : LEFT_SQUARE_BRACKET address_expression RIGHT_SQUARE_BRACKET { add_memory_operand(); }memory_operand536,19149
twin_operand : IDENTIFIER PLUS IDENTIFIER { add_double_operand($1,$3); change_double_operand_type(1); }twin_operand543,19671
literal_operand : INT_OPERAND { add_literal_int($1); }literal_operand552,20499
address_expression: IDENTIFIER { add_address_operand($1,0); }address_expression557,20648

cuda-sim/ptx_sim.cc,2956
std::set<unsigned long long> g_ptx_cta_info_sm_idx_used;g_ptx_cta_info_sm_idx_used37,1812
unsigned long long g_ptx_cta_info_uid = 1;g_ptx_cta_info_uid38,1869
ptx_cta_info::ptx_cta_info( unsigned sm_idx )ptx_cta_info40,1913
void ptx_cta_info::add_thread( ptx_thread_info *thd )add_thread49,2156
unsigned ptx_cta_info::num_threads() constnum_threads54,2248
void ptx_cta_info::check_cta_thread_status_and_reset()check_cta_thread_status_and_reset59,2331
void ptx_cta_info::register_thread_exit( ptx_thread_info *thd )register_thread_exit115,4422
void ptx_cta_info::register_deleted_thread( ptx_thread_info *thd )register_deleted_thread121,4621
unsigned ptx_cta_info::get_sm_idx() constget_sm_idx126,4729
unsigned g_ptx_thread_info_uid_next=1;g_ptx_thread_info_uid_next131,4796
unsigned g_ptx_thread_info_delete_count=0;g_ptx_thread_info_delete_count132,4835
ptx_thread_info::~ptx_thread_info()~ptx_thread_info134,4879
ptx_thread_info::ptx_thread_info( kernel_info_t &kernel )ptx_thread_info139,4957
const ptx_version &ptx_thread_info::get_ptx_version() const get_ptx_version178,6001
void ptx_thread_info::set_done() set_done183,6111
unsigned ptx_thread_info::get_builtin( int builtin_id, unsigned dim_mod ) get_builtin190,6237
void ptx_thread_info::set_info( function_info *func ) set_info280,8943
void ptx_thread_info::cpy_tid_to_reg( dim3 tid )cpy_tid_to_reg287,9095
void ptx_thread_info::print_insn( unsigned pc, FILE * fp ) constprint_insn302,9423
static void print_reg( FILE *fp, std::string name, ptx_reg_t value, symbol_table *symtab )print_reg307,9528
static void print_reg( std::string name, ptx_reg_t value, symbol_table *symtab )print_reg346,11441
void ptx_thread_info::callstack_push( unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )callstack_push351,11567
void ptx_thread_info::callstack_push_plus( unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )callstack_push_plus365,12185
bool ptx_thread_info::callstack_pop()callstack_pop379,12777
bool ptx_thread_info::callstack_pop_plus()callstack_pop_plus413,13953
void ptx_thread_info::dump_callstack() constdump_callstack446,15102
std::string ptx_thread_info::get_location() constget_location474,16117
const ptx_instruction *ptx_thread_info::get_inst() constget_inst482,16356
const ptx_instruction *ptx_thread_info::get_inst( addr_t pc ) constget_inst487,16464
void ptx_thread_info::dump_regs( FILE *fp )dump_regs492,16581
void ptx_thread_info::dump_modifiedregs(FILE *fp)dump_modifiedregs507,17017
void ptx_thread_info::push_breakaddr(const operand_info &breakaddr) push_breakaddr535,18032
const operand_info& ptx_thread_info::pop_breakaddr() pop_breakaddr540,18139
void ptx_thread_info::set_npc( const function_info *f )set_npc551,18383
void feature_not_implemented( const char *f ) feature_not_implemented559,18572

cuda-sim/memory.cc,1028
template<unsigned BSIZE> memory_space_impl<BSIZE>::memory_space_impl( std::string name, unsigned hash_size )memory_space_impl32,1685
template<unsigned BSIZE> void memory_space_impl<BSIZE>::write( mem_addr_t addr, size_t length, const void *data, class ptx_thread_info *thd, const ptx_instruction *pI)write47,2111
template<unsigned BSIZE> void memory_space_impl<BSIZE>::read_single_block( mem_addr_t blk_idx, mem_addr_t addr, size_t length, void *data) constread_single_block89,3691
template<unsigned BSIZE> void memory_space_impl<BSIZE>::read( mem_addr_t addr, size_t length, void *data ) constread110,4704
template<unsigned BSIZE> void memory_space_impl<BSIZE>::print( const char *format, FILE *fout ) constprint142,5815
template<unsigned BSIZE> void memory_space_impl<BSIZE>::set_watch( addr_t addr, unsigned watchpoint ) set_watch151,6145
void g_print_memory_space(memory_space *mem, const char *format = "%08x", FILE *fout = stdout) g_print_memory_space161,6448
int main(int argc, char *argv[] )main168,6596

cuda-sim/ptx_loader.h,60
#define PTX_LOADER_H_INCLUDEDPTX_LOADER_H_INCLUDED29,1633

cuda-sim/cuda-sim.h,752
#define CUDASIM_H_INCLUDEDCUDASIM_H_INCLUDED29,1630
class functionalCoreSim: public core_tfunctionalCoreSim85,4186
    functionalCoreSim(kernel_info_t * kernel, gpgpu_sim *g, unsigned warp_size)functionalCoreSim88,4239
    virtual ~functionalCoreSim(){~functionalCoreSim94,4508
    virtual bool warp_waiting_at_barrier( unsigned warp_id ) const  warp_waiting_at_barrier102,4752
    virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)checkExecutionStatusAndUpdate111,5065
    unsigned * m_liveThreadCount;m_liveThreadCount122,5438
    bool* m_warpAtBarrier;m_warpAtBarrier123,5472
#define RECONVERGE_RETURN_PC RECONVERGE_RETURN_PC126,5503
#define NO_BRANCH_DIVERGENCE NO_BRANCH_DIVERGENCE127,5551

cuda-sim/cuda-math.h,1630
#define CUDA_MATHCUDA_MATH68,3616
#undef maxmax71,3664
#undef minmin72,3675
namespace cuda_math {cuda_math73,3686
#define __attribute__(__attribute__74,3708
#undef INT_MAXINT_MAX75,3779
   struct int4 {int479,3839
      int x, y, z, w;x80,3856
      int x, y, z, w;y80,3856
      int x, y, z, w;z80,3856
      int x, y, z, w;w80,3856
   struct uint4 {uint482,3884
      unsigned int x, y, z, w;x83,3902
      unsigned int x, y, z, w;y83,3902
      unsigned int x, y, z, w;z83,3902
      unsigned int x, y, z, w;w83,3902
   struct float4 {float485,3939
      float x, y, z, w;x86,3958
      float x, y, z, w;y86,3958
      float x, y, z, w;z86,3958
      float x, y, z, w;w86,3958
   struct float2 {float288,3988
      float x, y;x89,4007
      float x, y;y89,4007
   typedef struct int4 int4;int494,4055
   typedef struct uint4 uint4;uint495,4084
   typedef struct float4 float4;float496,4115
   typedef struct float2 float2;float297,4148
#define CUDA_FLOAT_MATH_FUNCTIONSCUDA_FLOAT_MATH_FUNCTIONS101,4228
#define __CUDA_INTERNAL_COMPILATION____CUDA_INTERNAL_COMPILATION__103,4288
#undef __CUDA_INTERNAL_COMPILATION____CUDA_INTERNAL_COMPILATION__105,4354
#undef __attribute____attribute__106,4391
int float2int(float a, enum cudaRoundMode mode)float2int109,4445
unsigned int float2uint(float a, enum cudaRoundMode mode)float2uint115,4582
float __ll2float_rz(long long int a) {__ll2float_rz120,4688
float __ll2float_ru(long long int a) {__ll2float_ru127,4857
float __ll2float_rd(long long int a) {__ll2float_rd134,5022
int isnanf(float a) isnanf358,10135

cuda-sim/cuda_device_printf.h,72
#define CUDA_DEVICE_PRINTF_INCLUDEDCUDA_DEVICE_PRINTF_INCLUDED29,1639

cuda-sim/ptx_parser.cc,7319
static const struct core_config *g_shader_core_config;g_shader_core_config36,1783
void set_ptx_warp_size(const struct core_config * warp_size)set_ptx_warp_size37,1838
static bool g_debug_ir_generation=false;g_debug_ir_generation42,1939
const char *g_filename;g_filename43,1980
unsigned g_max_regs_per_thread = 0;g_max_regs_per_thread44,2004
static symbol_table *g_global_allfiles_symbol_table = NULL;g_global_allfiles_symbol_table47,2087
static symbol_table *g_global_symbol_table = NULL;g_global_symbol_table48,2147
std::map<std::string,symbol_table*> g_sym_name_to_symbol_table;g_sym_name_to_symbol_table49,2198
static symbol_table *g_current_symbol_table = NULL;g_current_symbol_table50,2262
static std::list<ptx_instruction*> g_instructions;g_instructions51,2314
static symbol *g_last_symbol = NULL;g_last_symbol52,2365
int g_error_detected = 0;g_error_detected54,2403
memory_space_t g_space_spec = undefined_space;g_space_spec57,2455
memory_space_t g_ptr_spec = undefined_space;g_ptr_spec58,2502
int g_scalar_type_spec = -1;g_scalar_type_spec59,2547
int g_vector_spec = -1;g_vector_spec60,2576
int g_alignment_spec = -1;g_alignment_spec61,2600
int g_extern_spec = 0;g_extern_spec62,2627
type_info *g_var_type = NULL;g_var_type65,2682
const symbol *g_pred;g_pred68,2746
int g_neg_pred;g_neg_pred69,2768
int g_pred_mod;g_pred_mod70,2784
symbol *g_label;g_label71,2800
int g_opcode = -1;g_opcode72,2817
std::list<operand_info> g_operands;g_operands73,2836
std::list<int> g_options;g_options74,2872
std::list<int> g_scalar_type;g_scalar_type75,2898
#define PTX_PARSE_DPRINTF(PTX_PARSE_DPRINTF77,2929
static unsigned g_entry_func_param_index=0;g_entry_func_param_index86,3181
static function_info *g_func_info = NULL;g_func_info87,3225
static std::map<unsigned,std::string> g_ptx_token_decode;g_ptx_token_decode88,3267
static operand_info g_return_var;g_return_var89,3325
const char *decode_token( int type )decode_token91,3360
void read_parser_environment_variables() read_parser_environment_variables96,3446
symbol_table *init_parser( const char *ptx_filename )init_parser108,3784
#define DEF(DEF120,4259
#undef DEFDEF122,4336
void init_directive_state()init_directive_state127,4384
void init_instruction_state()init_instruction_state142,4712
static int g_entry_point;g_entry_point155,4972
void start_function( int entry_point ) start_function157,4999
char *g_add_identifier_cached__identifier = NULL;g_add_identifier_cached__identifier167,5226
int g_add_identifier_cached__array_dim;g_add_identifier_cached__array_dim168,5276
int g_add_identifier_cached__array_ident;g_add_identifier_cached__array_ident169,5316
void add_function_name( const char *name ) add_function_name171,5359
void add_directive() add_directive190,6215
#define mymax(mymax196,6308
void end_function() end_function198,6346
#define parse_error(parse_error213,6866
#define parse_assert(parse_assert214,6952
void parse_error_impl( const char *file, unsigned line, const char *msg, ... )parse_error_impl216,7053
void parse_assert_impl( int test_value, const char *file, unsigned line, const char *msg, ... )parse_assert_impl231,7398
void set_return()set_return246,7696
std::map<std::string,std::map<unsigned,const ptx_instruction*> > g_inst_lookup;g_inst_lookup253,7893
const ptx_instruction *ptx_instruction_lookup( const char *filename, unsigned linenumber )ptx_instruction_lookup255,7974
void add_instruction() add_instruction266,8391
void add_variables() add_variables289,9474
void set_variable_type()set_variable_type299,9694
bool check_for_duplicates( const char *identifier )check_for_duplicates313,10468
int g_func_decl = 0;g_func_decl322,10702
int g_ident_add_uid = 0;g_ident_add_uid323,10723
unsigned g_const_alloc = 1;g_const_alloc324,10748
int pad_address (new_addr_type address, unsigned size, unsigned maxalign) {pad_address332,11079
void add_identifier( const char *identifier, int array_dim, unsigned array_ident ) add_identifier343,11423
void add_constptr(const char* identifier1, const char* identifier2, int offset)add_constptr517,18247
void add_function_arg()add_function_arg532,18831
void add_extern_spec() add_extern_spec540,19015
void add_alignment_spec( int spec )add_alignment_spec546,19107
void add_ptr_spec( enum _memory_space_t spec ) add_ptr_spec553,19331
void add_space_spec( enum _memory_space_t spec, int value ) add_space_spec561,19707
void add_vector_spec(int spec ) add_vector_spec580,20357
void add_scalar_type_spec( int type_spec ) add_scalar_type_spec587,20544
void add_label( const char *identifier ) add_label599,21051
void add_opcode( int opcode ) add_opcode610,21345
void add_pred( const char *identifier, int neg, int predModifier ) add_pred615,21403
void add_option( int option ) add_option628,21795
void add_double_operand( const char *d1, const char *d2 )add_double_operand634,21901
void add_1vector_operand( const char *d1 ) add_1vector_operand647,22418
void add_2vector_operand( const char *d1, const char *d2 ) add_2vector_operand656,22783
void add_3vector_operand( const char *d1, const char *d2, const char *d3 ) add_3vector_operand665,23152
void add_4vector_operand( const char *d1, const char *d2, const char *d3, const char *d4 ) add_4vector_operand675,23607
void add_builtin_operand( int builtin, int dim_modifier ) add_builtin_operand690,24317
void add_memory_operand() add_memory_operand696,24489
void change_memory_addr_space(const char *identifier) change_memory_addr_space704,24680
void change_operand_lohi( int lohi )change_operand_lohi751,26230
void set_immediate_operand_type ()set_immediate_operand_type765,26517
void change_double_operand_type( int operand_type )change_double_operand_type772,26692
void change_operand_neg( )change_operand_neg804,27698
void add_literal_int( int value ) add_literal_int813,27850
void add_literal_float( float value ) add_literal_float819,27979
void add_literal_double( double value ) add_literal_double825,28114
void add_scalar_operand( const char *identifier ) add_scalar_operand831,28252
void add_neg_pred_operand( const char *identifier ) add_neg_pred_operand847,28828
void add_address_operand( const char *identifier, int offset ) add_address_operand859,29190
void add_address_operand2( int offset )add_address_operand2870,29572
void add_array_initializer()add_array_initializer876,29721
void add_version_info( float ver, unsigned ext )add_version_info881,29802
void add_file( unsigned num, const char *filename )add_file886,29908
void *reset_symtab()reset_symtab913,30444
void set_symtab(void*symtab)set_symtab920,30581
void add_pragma( const char *str )add_pragma925,30666
void version_header(double a) {}  //intentional dummy functionversion_header930,30775
void target_header(char* a) target_header932,30839
void target_header2(char* a, char* b) target_header2937,30927
void target_header3(char* a, char* b, char* c) target_header3942,31022
void func_header(const char* a) {} //intentional dummy functionfunc_header947,31123
void func_header_info(const char* a) {} //intentional dummy functionfunc_header_info948,31187
void func_header_info_int(const char* a, int b) {} //intentional dummy functionfunc_header_info_int949,31256

cuda-sim/Makefile,1169
INTEL=0INTEL31,1659
DEBUG?=0DEBUG32,1667
TRACE?=0TRACE33,1676
CPP = g++ $(SNOW)CPP35,1686
	CPP = icpcCPP37,1722
	CC = iccCC38,1734
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/cuda-simOUTPUT_DIR43,1787
OPT	:=  -O3 -g3 -Wall -Wno-unused-function -Wno-sign-compareOPT45,1829
	OPT := -g3 -Wall  -Wno-unused-function -Wno-sign-compareOPT47,1908
CXX_OPT = $(OPT)CXX_OPT56,2095
OBJS	:= $(OUTPUT_DIR)/ptx_parser.o $(OUTPUT_DIR)/ptx_loader.o $(OUTPUT_DIR)/cuda_device_printf.o $(OUTPUT_DIR)/instructions.o $(OUTPUT_DIR)/cuda-sim.o $(OUTPUT_DIR)/ptx_ir.o $(OUTPUT_DIR)/ptx_sim.o  $(OUTPUT_DIR)/memory.o $(OUTPUT_DIR)/ptx-stats.o $(OUTPUT_DIR)/decuda_pred_table/decuda_pred_table.o $(OUTPUT_DIR)/ptx.tab.o $(OUTPUT_DIR)/lex.ptx_.o $(OUTPUT_DIR)/ptxinfo.tab.o $(OUTPUT_DIR)/lex.ptxinfo_.oOBJS65,2224
SRCS = $(shell ls *.cc)SRCS70,2675
	bison --name-prefix=ptx_ -v -d ptx.y --file-prefix=$(OUTPUT_DIR)/ptx-name-prefix94,3660
	bison --name-prefix=ptxinfo_ -v -d ptxinfo.y --file-prefix=$(OUTPUT_DIR)/ptxinfo-name-prefix97,3770
	flex --outfile=$(OUTPUT_DIR)/lex.ptx_.c ptx.l -outfile100,3885
	flex --outfile=$(OUTPUT_DIR)/lex.ptxinfo_.c ptxinfo.l -outfile103,3974

cuda-sim/ptx_ir.h,29671
#define ptx_ir_INCLUDEDptx_ir_INCLUDED29,1659
class type_info_key {type_info_key46,1917
   type_info_key()type_info_key48,1947
   type_info_key( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec, int array_dim )type_info_key53,2031
   void set_is_func()set_is_func65,2479
   void set_array_dim( int array_dim ) { m_array_dim = array_dim; }set_array_dim78,2753
   int get_array_dim() const { assert(m_init); return m_array_dim; }get_array_dim79,2821
   void set_is_non_arch_reg() { m_is_non_arch_reg = true;  }set_is_non_arch_reg80,2890
   bool is_non_arch_reg() const { return m_is_non_arch_reg; }is_non_arch_reg82,2952
   bool is_reg() const { return m_space_spec == reg_space;} is_reg83,3014
   bool is_param_kernel() const { return m_space_spec == param_space_kernel;}is_param_kernel84,3075
   bool is_param_local() const { return m_space_spec == param_space_local; }is_param_local85,3153
   bool is_param_unclassified() const { return m_space_spec == param_space_unclassified; }is_param_unclassified86,3230
   bool is_global() const { return m_space_spec == global_space;}is_global87,3321
   bool is_local() const { return m_space_spec == local_space;}is_local88,3387
   bool is_shared() const { return m_space_spec == shared_space;}is_shared89,3451
   bool is_const() const { return m_space_spec.get_type() == const_space;}is_const90,3517
   bool is_tex() const { return m_space_spec == tex_space;}is_tex91,3592
   bool is_func_addr() const { return m_is_function?true:false; }is_func_addr92,3652
   int  scalar_type() const { return m_scalar_type_spec;}scalar_type93,3718
   memory_space_t get_memory_space() const { return m_space_spec; }get_memory_space96,3897
   bool m_init;m_init98,3974
   memory_space_t m_space_spec; m_space_spec99,3990
   int m_scalar_type_spec;m_scalar_type_spec100,4023
   int m_vector_spec;m_vector_spec101,4050
   int m_alignment_spec;m_alignment_spec102,4072
   int m_extern_spec;m_extern_spec103,4097
   int m_array_dim;m_array_dim104,4119
   int m_is_function;m_is_function105,4139
   bool m_is_non_arch_reg;m_is_non_arch_reg106,4161
struct type_info_key_compare {type_info_key_compare113,4253
   bool operator()( const type_info_key &a, const type_info_key &b ) constoperator ()114,4284
class type_info {type_info129,4862
   type_info( symbol_table *scope, type_info_key t )type_info131,4888
   const type_info_key &get_key() const { return m_type_info;}get_key135,4974
   symbol_table *m_scope;m_scope138,5047
   type_info_key m_type_info;m_type_info139,5073
enum operand_type {operand_type142,5107
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, reg_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, vector_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, builtin_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, address_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, memory_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, float_op_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, double_op_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, int_t143,5127
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,unsigned_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,symbolic_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,label_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,v_reg_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,v_float_op_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,v_double_op_t144,5212
   v_int_t, v_unsigned_t, undef_tv_int_t145,5286
   v_int_t, v_unsigned_t, undef_tv_unsigned_t145,5286
   v_int_t, v_unsigned_t, undef_tundef_t145,5286
class symbol {symbol150,5345
   symbol( const char *name, const type_info *type, const char *location, unsigned size ) symbol152,5368
   unsigned get_size_in_bytes() constget_size_in_bytes182,6453
   const std::string &name() const { return m_name;}name186,6522
   const std::string &decl_location() const { return m_decl_location;} decl_location187,6575
   const type_info *type() const { return m_type;}type188,6647
   addr_t get_address() const get_address189,6698
   function_info *get_pc() constget_pc195,6883
   void set_regno( unsigned regno, unsigned arch_regno )set_regno199,6951
   void set_address( addr_t addr )set_address206,7109
   void set_label_address( addr_t addr)set_label_address211,7208
   void set_function( function_info *func )set_function217,7337
   bool is_label() const { return m_is_label;}is_label223,7447
   bool is_shared() const { return m_is_shared;}is_shared224,7494
   bool is_const() const { return m_is_const;}is_const225,7543
   bool is_global() const { return m_is_global;}is_global226,7590
   bool is_local() const { return m_is_local;}is_local227,7639
   bool is_param_local() const { return m_is_param_local; }is_param_local228,7686
   bool is_tex() const { return m_is_tex;}is_tex229,7746
   bool is_func_addr() const { return m_is_func_addr; }is_func_addr230,7789
   bool is_reg() constis_reg231,7845
   bool is_non_arch_reg() constis_non_arch_reg238,7985
   bool has_initializer() const has_initializer247,8208
   std::list<operand_info> get_initializer() constget_initializer251,8291
   unsigned reg_num() constreg_num255,8380
   unsigned arch_reg_num() constarch_reg_num260,8476
   unsigned uid() const { return m_uid; }uid266,8618
   unsigned m_uid;m_uid270,8693
   const type_info *m_type;m_type271,8712
   unsigned m_size; // in bytesm_size272,8740
   std::string m_name;m_name273,8772
   std::string m_decl_location;m_decl_location274,8795
   unsigned m_address;m_address276,8828
   function_info *m_function; // used for function symbolsm_function277,8851
   bool m_address_valid;m_address_valid279,8911
   bool m_is_label;m_is_label280,8936
   bool m_is_shared;m_is_shared281,8956
   bool m_is_const;m_is_const282,8977
   bool m_is_global;m_is_global283,8997
   bool m_is_local;m_is_local284,9018
   bool m_is_param_local;m_is_param_local285,9038
   bool m_is_tex;m_is_tex286,9064
   bool m_is_func_addr;m_is_func_addr287,9082
   unsigned m_reg_num; m_reg_num288,9106
   unsigned m_arch_reg_num; m_arch_reg_num289,9130
   bool m_reg_num_valid; m_reg_num_valid290,9159
   std::list<operand_info> m_initializer;m_initializer292,9186
   static unsigned sm_next_uid;sm_next_uid293,9228
class symbol_table {symbol_table296,9264
   std::string get_scope_name() const { return m_scope_name; }get_scope_name306,9696
   unsigned next_reg_num() { return ++m_reg_allocator;}next_reg_num314,10409
   addr_t get_shared_next() { return m_shared_next;}get_shared_next315,10465
   addr_t get_global_next() { return m_global_next;}get_global_next316,10518
   addr_t get_local_next() { return m_local_next;}get_local_next317,10571
   addr_t get_tex_next() { return m_tex_next;}get_tex_next318,10622
   void  alloc_shared( unsigned num_bytes ) { m_shared_next += num_bytes;}alloc_shared319,10669
   void  alloc_global( unsigned num_bytes ) { m_global_next += num_bytes;}alloc_global320,10744
   void  alloc_local( unsigned num_bytes ) { m_local_next += num_bytes;}alloc_local321,10819
   void  alloc_tex( unsigned num_bytes ) { m_tex_next += num_bytes;}alloc_tex322,10892
   typedef std::list<symbol*>::iterator iterator;iterator324,10962
   iterator global_iterator_begin() { return m_globals.begin();}global_iterator_begin326,11013
   iterator global_iterator_end() { return m_globals.end();}global_iterator_end327,11078
   iterator const_iterator_begin() { return m_consts.begin();}const_iterator_begin329,11140
   iterator const_iterator_end() { return m_consts.end();}const_iterator_end330,11203
   unsigned m_reg_allocator;m_reg_allocator334,11288
   unsigned m_shared_next;m_shared_next335,11317
   unsigned m_const_next;m_const_next336,11344
   unsigned m_global_next;m_global_next337,11370
   unsigned m_local_next;m_local_next338,11397
   unsigned m_tex_next;m_tex_next339,11423
   symbol_table *m_parent;m_parent341,11448
   ptx_version m_ptx_version;m_ptx_version342,11475
   std::string m_scope_name;m_scope_name343,11505
   std::map<std::string, symbol *> m_symbols; //map from name of register to pointers to the registersm_symbols344,11534
   std::map<type_info_key,type_info*,type_info_key_compare>  m_types;m_types345,11637
   std::list<symbol*> m_globals;m_globals346,11707
   std::list<symbol*> m_consts;m_consts347,11740
   std::map<std::string,function_info*> m_function_info_lookup;m_function_info_lookup348,11772
   std::map<std::string,symbol_table*> m_function_symtab_lookup;m_function_symtab_lookup349,11836
class operand_info {operand_info352,11905
   operand_info()operand_info354,11934
   operand_info( const symbol *addr )operand_info369,12302
   operand_info( const symbol *addr1, const symbol *addr2 )operand_info410,13498
   operand_info( int builtin_id, int dim_mod )operand_info433,14212
   operand_info( const symbol *addr, int offset )operand_info452,14724
   operand_info( unsigned x )operand_info471,15237
   operand_info( int x )operand_info490,15722
   operand_info( float x )operand_info509,16193
   operand_info( double x )operand_info528,16673
   operand_info( const symbol *s1, const symbol *s2, const symbol *s3, const symbol *s4 )operand_info547,17156
   void init()init570,17889
   void make_memory_operand() { m_type = memory_t;}make_memory_operand600,18676
   void set_return() { m_is_return_var = true; }set_return601,18728
   void set_immediate_addr() {m_immediate_address=true;}set_immediate_addr602,18777
   const std::string &name() constname603,18834
   unsigned get_vect_nelem() constget_vect_nelem609,19043
   const symbol* vec_symbol(int idx) const vec_symbol619,19342
   const std::string &vec_name1() constvec_name1627,19534
   const std::string &vec_name2() constvec_name2633,19671
   const std::string &vec_name3() constvec_name3639,19808
   const std::string &vec_name4() constvec_name4645,19945
   bool is_reg() constis_reg651,20082
   bool is_param_local() constis_param_local661,20304
   bool is_vector() constis_vector668,20473
   int reg_num() const { return m_value.m_symbolic->reg_num();}reg_num673,20563
   int reg1_num() const { return m_value.m_vector_symbolic[0]->reg_num();}reg1_num674,20627
   int reg2_num() const { return m_value.m_vector_symbolic[1]->reg_num();}reg2_num675,20702
   int reg3_num() const { return m_value.m_vector_symbolic[2]?m_value.m_vector_symbolic[2]->reg_num():0; }reg3_num676,20777
   int reg4_num() const { return m_value.m_vector_symbolic[3]?m_value.m_vector_symbolic[3]->reg_num():0; }reg4_num677,20884
   int arch_reg_num() const { return m_value.m_symbolic->arch_reg_num(); }arch_reg_num678,20991
   int arch_reg_num(unsigned n) const { return (m_value.m_vector_symbolic[n])? m_value.m_vector_symbolic[n]->arch_reg_num() : -1; }arch_reg_num679,21066
   bool is_label() const { return m_type == label_t;}is_label680,21198
   bool is_builtin() const { return m_type == builtin_t;}is_builtin681,21252
   bool is_memory_operand() const { return m_type == memory_t;}is_memory_operand684,21376
   bool is_memory_operand2() const { is_memory_operand2688,21620
   bool is_immediate_address() const {is_immediate_address692,21711
   bool is_literal() const { return m_type == int_t ||is_literal696,21790
   bool is_shared() const {is_shared700,21936
   bool is_const() const { return m_value.m_symbolic->is_const();}is_const706,22131
   bool is_global() const { return m_value.m_symbolic->is_global();}is_global707,22198
   bool is_local() const { return m_value.m_symbolic->is_local();}is_local708,22267
   bool is_tex() const { return m_value.m_symbolic->is_tex();}is_tex709,22334
   bool is_return_var() const { return m_is_return_var; }is_return_var710,22397
   bool is_function_address() constis_function_address712,22456
   ptx_reg_t get_literal_value() constget_literal_value720,22618
   int get_int() const { return m_value.m_int;}get_int734,23053
   int get_addr_offset() const { return m_addr_offset;}get_addr_offset735,23101
   const symbol *get_symbol() const { return m_value.m_symbolic;}get_symbol736,23157
   void set_type( enum operand_type type ) set_type737,23223
   enum operand_type get_type() const {get_type741,23298
   void set_neg_pred()set_neg_pred744,23364
   bool is_neg_pred() const { return m_neg_pred; }is_neg_pred749,23447
   bool is_valid() const { return m_valid; }is_valid750,23498
   void set_addr_space(enum _memory_space_t set_value) { m_addr_space = set_value; }set_addr_space752,23544
   enum _memory_space_t get_addr_space() const { return m_addr_space; }get_addr_space753,23629
   void set_operand_lohi(int set_value) { m_operand_lohi = set_value; }set_operand_lohi754,23701
   int get_operand_lohi() const { return m_operand_lohi; }get_operand_lohi755,23773
   void set_double_operand_type(int set_value) {  m_double_operand_type = set_value; }set_double_operand_type756,23832
   int get_double_operand_type() const { return  m_double_operand_type; }get_double_operand_type757,23919
   void set_operand_neg() { m_operand_neg = true; }set_operand_neg758,23993
   bool get_operand_neg() const { return m_operand_neg; }get_operand_neg759,24045
   void set_const_mem_offset(addr_t set_value) { m_const_mem_offset = set_value; }set_const_mem_offset760,24103
   addr_t get_const_mem_offset() const { return m_const_mem_offset; }get_const_mem_offset761,24186
   bool is_non_arch_reg() const { return m_is_non_arch_reg; }is_non_arch_reg762,24256
   unsigned m_uid;m_uid765,24328
   bool m_valid;m_valid766,24347
   bool m_vector;m_vector767,24364
   enum operand_type m_type;m_type768,24382
   bool m_immediate_address;m_immediate_address769,24411
   enum _memory_space_t m_addr_space;m_addr_space770,24440
   int m_operand_lohi;m_operand_lohi771,24478
   int m_double_operand_type;m_double_operand_type772,24501
   bool m_operand_neg;m_operand_neg773,24531
   addr_t m_const_mem_offset;m_const_mem_offset774,24554
      int             m_int;m_int776,24595
      unsigned int    m_unsigned;m_unsigned777,24624
      float           m_float;m_float778,24658
      double          m_double;m_double779,24689
      int             m_vint[4];m_vint780,24721
      unsigned int    m_vunsigned[4];m_vunsigned781,24754
      float           m_vfloat[4];m_vfloat782,24792
      double          m_vdouble[4];m_vdouble783,24827
      const symbol*  m_symbolic;m_symbolic784,24863
      const symbol**  m_vector_symbolic;m_vector_symbolic785,24896
   } m_value;m_value786,24937
   int m_addr_offset;m_addr_offset788,24952
   bool m_neg_pred;m_neg_pred790,24975
   bool m_is_return_var;m_is_return_var791,24995
   bool m_is_non_arch_reg;m_is_non_arch_reg792,25020
   static unsigned sm_next_uid;sm_next_uid794,25048
struct basic_block_t {basic_block_t800,25181
   basic_block_t( unsigned ID, ptx_instruction *begin, ptx_instruction *end, bool entry, bool ex)basic_block_t801,25204
   ptx_instruction* ptx_begin;ptx_begin812,25489
   ptx_instruction* ptx_end;ptx_end813,25520
   std::set<int> predecessor_ids; //indices of other basic blocks in m_basic_blocks arraypredecessor_ids814,25549
   std::set<int> successor_ids;successor_ids815,25639
   std::set<int> postdominator_ids;postdominator_ids816,25671
   std::set<int> dominator_ids;dominator_ids817,25707
   std::set<int> Tmp_ids;Tmp_ids818,25739
   int immediatepostdominator_id;immediatepostdominator_id819,25765
   int immediatedominator_id;immediatedominator_id820,25799
   bool is_entry;is_entry821,25829
   bool is_exit;is_exit822,25847
   unsigned bb_id;bb_id823,25864
   bool dom(const basic_block_t *B) {dom826,25916
   bool pdom(const basic_block_t *B) {pdom831,26070
struct gpgpu_recon_t {gpgpu_recon_t836,26203
   address_type source_pc;source_pc837,26226
   address_type target_pc;target_pc838,26253
   class ptx_instruction* source_inst;source_inst839,26280
   class ptx_instruction* target_inst;target_inst840,26319
class ptx_instruction : public warp_inst_t {ptx_instruction843,26362
   unsigned inst_size() const { return m_inst_size; }inst_size863,27134
   unsigned uid() const { return m_uid;}uid864,27188
   int get_opcode() const { return m_opcode;}get_opcode865,27229
   const char *get_opcode_cstr() const get_opcode_cstr866,27275
   const char *source_file() const { return m_source_file.c_str();} source_file874,27447
   unsigned source_line() const { return m_source_line;}source_line875,27516
   unsigned get_num_operands() const { return m_operands.size();}get_num_operands876,27573
   bool has_pred() const { return m_pred != NULL;}has_pred877,27639
   operand_info get_pred() const { return operand_info( m_pred );}get_pred878,27690
   bool get_pred_neg() const { return m_neg_pred;}get_pred_neg879,27757
   int get_pred_mod() const { return m_pred_mod;}get_pred_mod880,27808
   const char *get_source() const { return m_source.c_str();}get_source881,27858
   typedef std::vector<operand_info>::const_iterator const_iterator;const_iterator883,27921
   const_iterator op_iter_begin() const op_iter_begin885,27991
   const_iterator op_iter_end() const op_iter_end890,28077
   const operand_info &dst() const dst895,28159
   const operand_info &func_addr() constfunc_addr901,28272
   operand_info &dst() dst912,28534
   const operand_info &src1() const src1918,28635
   const operand_info &src2() const src2924,28751
   const operand_info &src3() const src3930,28867
   const operand_info &operand_lookup( unsigned n ) constoperand_lookup936,28983
   bool has_return() consthas_return941,29118
   memory_space_t get_space() const { return m_space_spec;}get_space946,29194
   unsigned get_vector() const { return m_vector_spec;}get_vector947,29254
   unsigned get_atomic() const { return m_atomic_spec;}get_atomic948,29310
   int get_type() const get_type950,29367
   int get_type2() const get_type2956,29479
   void assign_bb(basic_block_t* basic_block) //assign instruction to a basic blockassign_bb962,29592
   basic_block_t* get_bb() { return m_basic_block;}get_bb966,29721
   void set_m_instr_mem_index(unsigned index) {set_m_instr_mem_index967,29773
   void set_PC( addr_t PC )set_PC970,29860
   addr_t get_PC() constget_PC974,29916
   unsigned get_m_instr_mem_index() { return m_instr_mem_index;}get_m_instr_mem_index979,29972
   unsigned get_cmpop() const { return m_compare_op;}get_cmpop980,30037
   const symbol *get_label() const { return m_label;}get_label981,30091
   bool is_label() const { if(m_label){ assert(m_opcode==-1);return true;} return false;}is_label982,30145
   bool is_hi() const { return m_hi;}is_hi983,30235
   bool is_lo() const { return m_lo;}is_lo984,30273
   bool is_wide() const { return m_wide;}is_wide985,30311
   bool is_uni() const { return m_uni;}is_uni986,30353
   bool is_exit() const { return m_exit;}is_exit987,30393
   bool is_abs() const { return m_abs;}is_abs988,30435
   bool is_neg() const { return m_neg;}is_neg989,30475
   bool is_to() const { return m_to_option; }is_to990,30515
   unsigned cache_option() const { return m_cache_option; }cache_option991,30561
   unsigned rounding_mode() const { return m_rounding_mode;}rounding_mode992,30621
   unsigned saturation_mode() const { return m_saturation_mode;}saturation_mode993,30682
   unsigned dimension() const { return m_geom_spec;}dimension994,30747
   unsigned barrier_op() const {return m_barrier_op;}barrier_op995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_mode_t996,30854
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_any996,30854
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_all996,30854
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_uni996,30854
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_ballot996,30854
   enum vote_mode_t vote_mode() const { return m_vote_mode; }vote_mode997,30921
   int membar_level() const { return m_membar_level; }membar_level999,30984
   bool has_memory_read() const {has_memory_read1001,31040
   bool has_memory_write() const {has_memory_write1013,31521
   basic_block_t        *m_basic_block;m_basic_block1032,32100
   unsigned          m_uid;m_uid1033,32140
   addr_t            m_PC;m_PC1034,32168
   std::string             m_source_file;m_source_file1035,32195
   unsigned                m_source_line;m_source_line1036,32237
   std::string          m_source;m_source1037,32279
   const symbol           *m_pred;m_pred1039,32314
   bool                    m_neg_pred;m_neg_pred1040,32349
   int                    m_pred_mod;m_pred_mod1041,32388
   int                     m_opcode;m_opcode1042,32426
   const symbol           *m_label;m_label1043,32463
   std::vector<operand_info> m_operands;m_operands1044,32499
   operand_info m_return_var;m_return_var1045,32540
   std::list<int>          m_options;m_options1047,32571
   bool                m_wide;m_wide1048,32609
   bool                m_hi;m_hi1049,32640
   bool                m_lo;m_lo1050,32669
   bool                m_exit;m_exit1051,32698
   bool                m_abs;m_abs1052,32729
   bool                m_neg;m_neg1053,32759
   bool                m_uni; //if branch instruction, this evaluates to true for uniform branches (ie jumps)m_uni1054,32789
   bool                m_to_option;m_to_option1055,32899
   unsigned            m_cache_option;m_cache_option1056,32935
   unsigned            m_rounding_mode;m_rounding_mode1057,32974
   unsigned            m_compare_op;m_compare_op1058,33014
   unsigned            m_saturation_mode;m_saturation_mode1059,33051
   unsigned 		   m_barrier_op;m_barrier_op1060,33093
   std::list<int>          m_scalar_type;m_scalar_type1062,33125
   memory_space_t m_space_spec;m_space_spec1063,33167
   int m_geom_spec;m_geom_spec1064,33199
   int m_vector_spec;m_vector_spec1065,33219
   int m_atomic_spec;m_atomic_spec1066,33241
   enum vote_mode_t m_vote_mode;m_vote_mode1067,33263
   int m_membar_level;m_membar_level1068,33296
   int m_instr_mem_index; //index into m_instr_mem arraym_instr_mem_index1069,33319
   unsigned m_inst_size; // bytesm_inst_size1070,33376
   static unsigned g_num_ptx_inst_uid;g_num_ptx_inst_uid1074,33472
class param_info {param_info1077,33515
   param_info() { m_valid = false; m_value_set=false; m_size = 0; m_is_ptr = false; }param_info1079,33542
   param_info( std::string name, int type, size_t size, bool is_ptr, memory_space_t ptr_space ) param_info1080,33628
   void add_data( param_t v ) { add_data1090,33905
   void add_offset( unsigned offset ) { m_offset = offset; }add_offset1095,34118
   unsigned get_offset() { assert(m_valid); return m_offset; }get_offset1096,34179
   std::string get_name() const { assert(m_valid); return m_name; }get_name1097,34242
   int get_type() const { assert(m_valid);  return m_type; }get_type1098,34310
   param_t get_value() const { assert(m_value_set); return m_value; }get_value1099,34371
   size_t get_size() const { assert(m_valid); return m_size; }get_size1100,34441
   bool is_ptr_shared() const { assert(m_valid); return (m_is_ptr and m_ptr_space == shared_space); }is_ptr_shared1101,34504
   bool m_valid;m_valid1103,34615
   std::string m_name;m_name1104,34632
   int m_type;m_type1105,34655
   size_t m_size;m_size1106,34670
   bool m_value_set;m_value_set1107,34688
   param_t m_value;m_value1108,34709
   unsigned m_offset;m_offset1109,34729
   bool m_is_ptr; m_is_ptr1110,34751
   memory_space_t m_ptr_space; m_ptr_space1111,34770
class function_info {function_info1114,34806
   const ptx_version &get_ptx_version() const { return m_symtab->get_ptx_version(); }get_ptx_version1117,34872
   unsigned get_sm_target() const { return m_symtab->get_sm_target(); }get_sm_target1118,34958
   bool is_extern() const { return m_extern; }is_extern1119,35030
   void set_name(const char *name)set_name1120,35077
   void set_symtab(symbol_table *symtab )set_symtab1124,35143
   std::string get_name() constget_name1128,35220
   void add_inst( const std::list<ptx_instruction*> &instructions )add_inst1134,35390
   unsigned get_function_size() { return m_instructions.size();}get_function_size1175,36920
   void add_param( const char *name, struct param_t value )add_param1180,37068
   void add_return_var( const symbol *rv )add_return_var1186,37375
   void add_arg( const symbol *arg )add_arg1190,37457
   void remove_args()remove_args1195,37562
   unsigned num_args() constnum_args1199,37616
   const symbol* get_arg( unsigned n ) constget_arg1203,37683
   bool has_return() consthas_return1208,37797
   const symbol *get_return_var() constget_return_var1212,37873
   const ptx_instruction *get_instruction( unsigned PC ) constget_instruction1216,37954
   addr_t get_start_PC() constget_start_PC1223,38160
   const struct gpgpu_ptx_sim_kernel_info* get_kernel_info () constget_kernel_info1232,38390
   const void set_kernel_info (const struct gpgpu_ptx_sim_kernel_info &info) {set_kernel_info1237,38498
   symbol_table *get_symtab()get_symtab1242,38732
   static const ptx_instruction* pc_to_instruction(unsigned pc) pc_to_instruction1247,38796
   unsigned local_mem_framesize() const local_mem_framesize1254,38981
   void set_framesize( unsigned sz )set_framesize1258,39070
   bool is_entry_point() const { return m_entry_point; }is_entry_point1262,39151
   unsigned m_uid;m_uid1265,39218
   unsigned m_local_mem_framesize;m_local_mem_framesize1266,39237
   bool m_entry_point;m_entry_point1267,39272
   bool m_extern;m_extern1268,39295
   bool m_assembled;m_assembled1269,39313
   std::string m_name;m_name1270,39334
   ptx_instruction **m_instr_mem;m_instr_mem1271,39357
   unsigned m_start_PC;m_start_PC1272,39391
   unsigned m_instr_mem_size;m_instr_mem_size1273,39415
   std::map<std::string,param_t> m_kernel_params;m_kernel_params1274,39445
   std::map<unsigned,param_info> m_ptx_kernel_param_info;m_ptx_kernel_param_info1275,39495
   const symbol *m_return_var_sym;m_return_var_sym1276,39553
   std::vector<const symbol*> m_args;m_args1277,39588
   std::list<ptx_instruction*> m_instructions;m_instructions1278,39626
   std::vector<basic_block_t*> m_basic_blocks;m_basic_blocks1279,39673
   std::list<std::pair<unsigned, unsigned> > m_back_edges;m_back_edges1280,39720
   std::map<std::string,unsigned> labels;labels1281,39779
   unsigned num_reconvergence_pairs;num_reconvergence_pairs1282,39821
   struct gpgpu_ptx_sim_kernel_info m_kernel_info;m_kernel_info1285,39950
   symbol_table *m_symtab;m_symtab1287,40002
   static std::vector<ptx_instruction*> s_g_pc_to_insn; // a direct mapping from PC to instructions_g_pc_to_insn1289,40030
   static unsigned sm_next_uid;sm_next_uid1290,40129
class arg_buffer_t {arg_buffer_t1293,40165
   arg_buffer_t()arg_buffer_t1295,40194
   arg_buffer_t( const arg_buffer_t &another )arg_buffer_t1302,40325
   void make_copy( const arg_buffer_t &another )make_copy1306,40408
   void operator=( const arg_buffer_t &another )operator =1319,40840
   ~arg_buffer_t()~arg_buffer_t1323,40925
   arg_buffer_t( const symbol *dst_sym, const operand_info &src_op, ptx_reg_t source_value ) : m_src_op(src_op)arg_buffer_t1328,41008
   arg_buffer_t( const symbol *dst_sym, const operand_info &src_op, void *source_param_value_array, unsigned array_size ) : m_src_op(src_op)arg_buffer_t1346,41640
   bool is_reg() const { return m_is_reg; }is_reg1373,42784
   ptx_reg_t get_reg() const get_reg1374,42828
   const void *get_param_buffer() constget_param_buffer1380,42922
   size_t get_param_buffer_size() constget_param_buffer_size1385,43026
   const symbol *get_dst() const { return m_dst; }get_dst1391,43131
   const symbol *m_dst;m_dst1395,43218
   operand_info m_src_op;m_src_op1398,43264
   bool m_is_reg;m_is_reg1401,43316
   bool m_is_param;m_is_param1402,43334
   ptx_reg_t m_reg_value;m_reg_value1405,43380
   void     *m_param_value;m_param_value1408,43429
   unsigned  m_param_bytes;m_param_bytes1409,43457
typedef std::list< arg_buffer_t > arg_buffer_list_t;arg_buffer_list_t1412,43489
struct textureInfo {textureInfo1422,44087
   unsigned int texel_size; //size in bytes, e.g. (channelDesc.x+y+z+w)/8texel_size1423,44108
   unsigned int Tx,Ty; //tiling factor dimensions of layout of texels per 64B cache blockTx1424,44182
   unsigned int Tx,Ty; //tiling factor dimensions of layout of texels per 64B cache blockTy1424,44182
   unsigned int Tx_numbits,Ty_numbits; //log2(T)Tx_numbits1425,44272
   unsigned int Tx_numbits,Ty_numbits; //log2(T)Ty_numbits1425,44272
   unsigned int texel_size_numbits; //log2(texel_size)texel_size_numbits1426,44321

cuda-sim/ptx-stats.h,0

cuda-sim/cuda_device_printf.cc,232
void my_cuda_printf(const char *fmtstr,const char *arg_list)my_cuda_printf33,1783
void gpgpusim_cuda_vprintf(const ptx_instruction * pI, ptx_thread_info * thread, const function_info * target_func ) gpgpusim_cuda_vprintf71,2844

cuda-sim/ptxinfo.l,0

cuda-sim/memory.h,1282
#define memory_h_INCLUDEDmemory_h_INCLUDED29,1647
#define mem_map mem_map34,1744
   #define MEM_MAP_RESIZE(MEM_MAP_RESIZE36,1801
   #define MEM_MAP_RESIZE(MEM_MAP_RESIZE38,1845
typedef address_type mem_addr_t;mem_addr_t48,2030
#define MEM_BLOCK_SIZE MEM_BLOCK_SIZE50,2064
template<unsigned BSIZE> class mem_storage {mem_storage52,2097
   mem_storage( const mem_storage &another )mem_storage54,2150
   mem_storage()mem_storage59,2296
   ~mem_storage()~mem_storage63,2371
   void write( unsigned offset, size_t length, const unsigned char *data )write68,2420
   void read( unsigned offset, size_t length, unsigned char *data ) constread74,2589
   void print( const char *format, FILE *fout ) constprint80,2757
   unsigned m_nbytes;m_nbytes95,3146
   unsigned char *m_data;m_data96,3168
class memory_spacememory_space102,3245
   virtual ~memory_space() {}~memory_space105,3274
template<unsigned BSIZE> class memory_space_impl : public memory_space {memory_space_impl112,3648
   std::string m_name;m_name123,4226
   unsigned m_log2_block_size;m_log2_block_size124,4249
   typedef mem_map<mem_addr_t,mem_storage<BSIZE> > map_t;map_t125,4280
   map_t m_data;m_data126,4338
   std::map<unsigned,mem_addr_t> m_watchpoints;m_watchpoints127,4355

cuda-sim/ptx.l,0

cuda-sim/cuda-sim.cc,9095
int gpgpu_ptx_instruction_classification;gpgpu_ptx_instruction_classification52,2178
void ** g_inst_classification_stat = NULL;g_inst_classification_stat53,2220
void ** g_inst_op_classification_stat= NULL;g_inst_op_classification_stat54,2263
int g_ptx_kernel_count = -1; // used for classification stat collection purposes g_ptx_kernel_count55,2308
int g_debug_execution = 0;g_debug_execution56,2390
int g_debug_thread_uid = 0;g_debug_thread_uid57,2417
addr_t g_debug_pc = 0xBEEF1518;g_debug_pc58,2445
unsigned g_ptx_sim_num_insn = 0;g_ptx_sim_num_insn61,2522
unsigned gpgpu_param_num_shaders = 0;gpgpu_param_num_shaders62,2555
char *opcode_latency_int, *opcode_latency_fp, *opcode_latency_dp;opcode_latency_int64,2594
char *opcode_latency_int, *opcode_latency_fp, *opcode_latency_dp;opcode_latency_fp64,2594
char *opcode_latency_int, *opcode_latency_fp, *opcode_latency_dp;opcode_latency_dp64,2594
char *opcode_initiation_int, *opcode_initiation_fp, *opcode_initiation_dp;opcode_initiation_int65,2660
char *opcode_initiation_int, *opcode_initiation_fp, *opcode_initiation_dp;opcode_initiation_fp65,2660
char *opcode_initiation_int, *opcode_initiation_fp, *opcode_initiation_dp;opcode_initiation_dp65,2660
void ptx_opcocde_latency_options (option_parser_t opp) {ptx_opcocde_latency_options67,2736
void gpgpu_t::gpgpu_ptx_sim_bindNameToTexture(const char* name, const struct textureReference* texref, int dim, int readmode, int ext)gpgpu_ptx_sim_bindNameToTexture96,4123
const char* gpgpu_t::gpgpu_ptx_sim_findNamefromTexture(const struct textureReference* texref)gpgpu_ptx_sim_findNamefromTexture104,4503
unsigned int intLOGB2( unsigned int v ) {intLOGB2117,4895
void gpgpu_t::gpgpu_ptx_sim_bindTextureToArray(const struct textureReference* texref, const struct cudaArray* array)gpgpu_ptx_sim_bindTextureToArray132,5348
unsigned g_assemble_code_next_pc=0; g_assemble_code_next_pc177,7355
std::map<unsigned,function_info*> g_pc_to_finfo;g_pc_to_finfo178,7392
std::vector<ptx_instruction*> function_info::s_g_pc_to_insn;s_g_pc_to_insn179,7441
#define MAX_INST_SIZE MAX_INST_SIZE181,7503
void function_info::ptx_assemble()ptx_assemble183,7538
addr_t shared_to_generic( unsigned smid, addr_t addr )shared_to_generic284,11126
addr_t global_to_generic( addr_t addr )global_to_generic290,11293
bool isspace_shared( unsigned smid, addr_t addr )isspace_shared295,11354
bool isspace_global( addr_t addr )isspace_global304,11623
memory_space_t whichspace( addr_t addr )whichspace309,11733
addr_t generic_to_shared( unsigned smid, addr_t addr )generic_to_shared320,11993
addr_t local_to_generic( unsigned smid, unsigned hwtid, addr_t addr )local_to_generic326,12159
bool isspace_local( unsigned smid, unsigned hwtid, addr_t addr )isspace_local332,12376
addr_t generic_to_local( unsigned smid, unsigned hwtid, addr_t addr )generic_to_local341,12736
addr_t generic_to_global( addr_t addr )generic_to_global347,12959
void* gpgpu_t::gpu_malloc( size_t size )gpu_malloc353,13021
void* gpgpu_t::gpu_mallocarray( size_t size )gpu_mallocarray365,13412
void gpgpu_t::memcpy_to_gpu( size_t dst_start_addr, const void *src, size_t count )memcpy_to_gpu378,13809
void gpgpu_t::memcpy_from_gpu( void *dst, size_t src_start_addr, size_t count )memcpy_from_gpu393,14341
void gpgpu_t::memcpy_gpu_to_gpu( size_t dst, size_t src, size_t count )memcpy_gpu_to_gpu408,14874
void gpgpu_t::gpu_memset( size_t dst_start_addr, int c, size_t count )gpu_memset426,15415
void ptx_print_insn( address_type pc, FILE *fp )ptx_print_insn442,15952
std::string ptx_get_insn_str( address_type pc )ptx_get_insn_str454,16283
       #define STR_SIZE STR_SIZE458,16444
void ptx_instruction::set_fp_or_int_archop(){set_fp_or_int_archop469,16740
void ptx_instruction::set_mul_div_or_other_archop(){set_mul_div_or_other_archop484,17483
void ptx_instruction::set_bar_type()set_bar_type547,18861
void ptx_instruction::set_opcode_and_latency()set_opcode_and_latency578,19511
void ptx_thread_info::ptx_fetch_inst( inst_t &inst ) constptx_fetch_inst780,24660
static unsigned datatype2size( unsigned data_type )datatype2size788,24871
void ptx_instruction::pre_decode()pre_decode820,25577
#define OP_DEF(OP_DEF847,26241
#undef OP_DEFOP_DEF849,26347
void function_info::add_param_name_type_size( unsigned index, std::string name, int type, size_t size, bool ptr, memory_space_t space )add_param_name_type_size977,31125
void function_info::add_param_data( unsigned argn, struct gpgpu_ptx_sim_arg *args )add_param_data992,31821
void function_info::finalize( memory_space *param_mem ) finalize1068,34980
void function_info::param_to_shared( memory_space *shared_mem, symbol_table *symtab ) param_to_shared1100,36570
void function_info::list_param( FILE *fout ) constlist_param1129,37708
bool ptx_debug_exec_dump_cond(int thd_uid, addr_t pc)ptx_debug_exec_dump_cond1142,38189
void init_inst_classification_stat() init_inst_classification_stat1159,38623
   #define MAX_CLASS_KER MAX_CLASS_KER1166,38803
static unsigned get_tex_datasize( const ptx_instruction *pI, ptx_thread_info *thread )get_tex_datasize1177,39587
void ptx_thread_info::ptx_exec_inst( warp_inst_t &inst, unsigned lane_id)ptx_exec_inst1190,40025
#define OP_DEF(OP_DEF1242,41600
#undef OP_DEFOP_DEF1244,41737
void set_param_gpgpu_num_shaders(int num_shaders)set_param_gpgpu_num_shaders1380,46908
const struct gpgpu_ptx_sim_kernel_info* ptx_sim_kernel_info(const function_info *kernel) ptx_sim_kernel_info1385,47005
const warp_inst_t *ptx_fetch_inst( address_type pc )ptx_fetch_inst1390,47137
unsigned ptx_sim_init_thread( kernel_info_t &kernel,ptx_sim_init_thread1395,47244
size_t get_kernel_code_size( class function_info *entry )get_kernel_code_size1536,52501
kernel_info_t *gpgpu_opencl_ptx_sim_init_grid(class function_info *entry,gpgpu_opencl_ptx_sim_init_grid1542,52603
void print_splash()print_splash1564,53369
std::map<const void*,std::string>   g_const_name_lookup; // indexed by hostVarg_const_name_lookup1575,53674
std::map<const void*,std::string>   g_global_name_lookup; // indexed by hostVarg_global_name_lookup1576,53753
std::set<std::string>   g_globals;g_globals1577,53833
std::set<std::string>   g_constants;g_constants1578,53868
void gpgpu_ptx_sim_register_const_variable(void *hostVar, const char *deviceName, size_t size )gpgpu_ptx_sim_register_const_variable1580,53906
void gpgpu_ptx_sim_register_global_variable(void *hostVar, const char *deviceName, size_t size )gpgpu_ptx_sim_register_global_variable1586,54154
void gpgpu_ptx_sim_memcpy_symbol(const char *hostVar, const void *src, size_t count, size_t offset, int to, gpgpu_t *gpu )gpgpu_ptx_sim_memcpy_symbol1592,54392
int g_ptx_sim_mode; // if non-zero run functional simulation only (i.e., no notion of a clock cycle)g_ptx_sim_mode1662,56953
bool g_cuda_launch_blocking = false;g_cuda_launch_blocking1666,57078
void read_sim_environment_variables() read_sim_environment_variables1668,57116
ptx_cta_info *g_func_cta_info = NULL;g_func_cta_info1726,59172
#define MAX(MAX1728,59211
void gpgpu_cuda_ptx_sim_main_func( kernel_info_t &kernel, bool openCL )gpgpu_cuda_ptx_sim_main_func1734,59401
void functionalCoreSim::initializeCTA()initializeCTA1786,61712
void  functionalCoreSim::createWarp(unsigned warpId)createWarp1808,62384
void functionalCoreSim::execute()execute1823,62894
void functionalCoreSim::executeWarp(unsigned i, bool &allAtBarrier, bool & someOneLive)executeWarp1842,63351
unsigned translate_pc_to_ptxlineno(unsigned pc)translate_pc_to_ptxlineno1855,63887
int g_ptxinfo_error_detected;g_ptxinfo_error_detected1867,64281
static char *g_ptxinfo_kname = NULL;g_ptxinfo_kname1869,64312
static struct gpgpu_ptx_sim_kernel_info g_ptxinfo_kinfo;g_ptxinfo_kinfo1870,64349
const char *get_ptxinfo_kname() get_ptxinfo_kname1872,64407
void print_ptxinfo()print_ptxinfo1877,64475
struct gpgpu_ptx_sim_kernel_info get_ptxinfo_kinfo()get_ptxinfo_kinfo1888,64757
void ptxinfo_function(const char *fname )ptxinfo_function1893,64843
void ptxinfo_regs( unsigned nregs )ptxinfo_regs1899,64948
void ptxinfo_lmem( unsigned declared, unsigned system )ptxinfo_lmem1904,65021
void ptxinfo_smem( unsigned declared, unsigned system )ptxinfo_smem1909,65124
void ptxinfo_cmem( unsigned nbytes, unsigned bank )ptxinfo_cmem1914,65227
void clear_ptxinfo()clear_ptxinfo1919,65318
void ptxinfo_opencl_addinfo( std::map<std::string,function_info*> &kernels )ptxinfo_opencl_addinfo1932,65578
struct rec_pts {rec_pts1957,66482
   gpgpu_recon_t *s_kernel_recon_points;s_kernel_recon_points1958,66499
   int s_num_recon;s_num_recon1959,66540
struct std::map<function_info*,rec_pts> g_rpts;g_rpts1962,66564
struct rec_pts find_reconvergence_points( function_info *finfo )find_reconvergence_points1964,66613
address_type get_return_pc( void *thd )get_return_pc1995,67819
address_type get_converge_point( address_type pc ) get_converge_point2003,68023
void functionalCoreSim::warp_exit( unsigned warp_id )warp_exit2027,68909

cuda-sim/ptx_parser.h,231
#define ptx_parser_INCLUDEDptx_parser_INCLUDED29,1631
#define NON_ARRAY_IDENTIFIER NON_ARRAY_IDENTIFIER97,4297
#define ARRAY_IDENTIFIER_NO_DIM ARRAY_IDENTIFIER_NO_DIM98,4328
#define ARRAY_IDENTIFIER ARRAY_IDENTIFIER99,4362

cuda-sim/ptx_sim.h,10095
#define ptx_sim_h_INCLUDEDptx_sim_h_INCLUDED28,1613
struct param_t {param_t45,1861
   const void *pdata;pdata46,1878
   int type;type47,1900
   size_t size;size48,1913
   size_t offset;offset49,1929
union ptx_reg_t {ptx_reg_t56,1990
   ptx_reg_t() {ptx_reg_t57,2008
   ptx_reg_t(unsigned x) ptx_reg_t76,2290
   operator unsigned int() { return u32;}operator unsigned int97,2601
   operator unsigned short() { return u16;}operator unsigned short98,2643
   operator unsigned char() { return u8;}operator unsigned char99,2687
   operator unsigned long long() { return u64;}operator unsigned long long100,2729
   void mask_and( unsigned ms, unsigned ls )mask_and102,2778
   void mask_or( unsigned ms, unsigned ls )mask_or108,2876
   int get_bit( unsigned bit )get_bit113,2972
   signed char       s8;s8121,3126
   signed short      s16;s16122,3151
   signed int        s32;s32123,3177
   signed long long  s64;s64124,3203
   unsigned char     u8;u8125,3229
   unsigned short    u16;u16126,3254
   unsigned int      u32;u32127,3280
   unsigned long long   u64;u64128,3306
   float             f16; f16129,3335
   float          f32;f32130,3362
   double            f64;f64131,3385
      unsigned ls;ls133,3423
      unsigned ms;ms134,3442
   } bits;bits135,3461
       unsigned int lowest;lowest137,3484
       unsigned int low;low138,3512
       unsigned int high;high139,3537
       unsigned int highest;highest140,3563
   } u128;u128141,3592
class ptx_cta_info {ptx_cta_info152,3744
   unsigned long long         m_uid;m_uid163,4084
   unsigned                m_sm_idx;m_sm_idx164,4121
   std::set<ptx_thread_info*>    m_threads_in_cta;m_threads_in_cta165,4158
   std::set<ptx_thread_info*>  m_threads_that_have_exited;m_threads_that_have_exited166,4209
   std::set<ptx_thread_info*>  m_dangling_pointers;m_dangling_pointers167,4268
struct stack_entry {stack_entry172,4339
   stack_entry() {stack_entry173,4360
   stack_entry( symbol_table *s, function_info *f, unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )stack_entry183,4572
   bool m_valid;m_valid195,4951
   symbol_table  *m_symbol_table;m_symbol_table196,4968
   function_info *m_func_info;m_func_info197,5002
   unsigned       m_PC;m_PC198,5033
   unsigned       m_RPC;m_RPC199,5057
   const symbol  *m_return_var_src;m_return_var_src200,5082
   const symbol  *m_return_var_dst;m_return_var_dst201,5118
   unsigned       m_call_uid;m_call_uid202,5154
class ptx_version {ptx_version205,5188
      ptx_version()ptx_version207,5216
      ptx_version(float ver, unsigned extensions)ptx_version216,5440
      void set_target( const char *sm_ver, const char *ext, const char *ext2 ) set_target224,5669
      float    ver() const { assert(m_valid); return m_ptx_version; }ver233,5988
      unsigned target() const { assert(m_valid&&m_sm_version_valid); return m_sm_version; }target234,6058
      unsigned extensions() const { assert(m_valid); return m_ptx_extensions; }extensions235,6150
      void check_target_extension( const char *ext ) check_target_extension237,6239
      bool     m_valid;m_valid250,6651
      float    m_ptx_version;m_ptx_version251,6675
      unsigned m_sm_version_valid;m_sm_version_valid252,6705
      std::string m_sm_version_str;m_sm_version_str253,6740
      bool     m_texmode_unified;m_texmode_unified254,6776
      bool     m_map_f64_to_f32; m_map_f64_to_f32255,6810
      unsigned m_sm_version;m_sm_version256,6844
      unsigned m_ptx_extensions;m_ptx_extensions257,6873
class ptx_thread_info {ptx_thread_info260,6910
   void init(gpgpu_t *gpu, core_t *core, unsigned sid, unsigned cta_id, unsigned wid, unsigned tid, bool fsim) init265,7011
   function_info *func_info()func_info292,8421
   unsigned get_uid() constget_uid298,8581
   dim3 get_ctaid() const { return m_ctaid; }get_ctaid303,8640
   dim3 get_tid() const { return m_tid; }get_tid304,8686
   class gpgpu_sim *get_gpu() { return (gpgpu_sim*)m_gpu;}get_gpu305,8728
   unsigned get_hw_tid() const { return m_hw_tid;}get_hw_tid306,8787
   unsigned get_hw_ctaid() const { return m_hw_ctaid;}get_hw_ctaid307,8838
   unsigned get_hw_wid() const { return m_hw_wid;}get_hw_wid308,8893
   unsigned get_hw_sid() const { return m_hw_sid;}get_hw_sid309,8944
   core_t *get_core() { return m_core; }get_core310,8995
   unsigned get_icount() const { return m_icount;}get_icount312,9037
   void set_valid() { m_valid = true;}set_valid313,9088
   addr_t last_eaddr() const { return m_last_effective_address;}last_eaddr314,9127
   memory_space_t last_space() const { return m_last_memory_space;}last_space315,9192
   dram_callback_t last_callback() const { return m_last_dram_callback;}last_callback316,9260
   unsigned long long get_cta_uid() { return m_cta_info->get_sm_idx();}get_cta_uid317,9333
   void set_single_thread_single_block()set_single_thread_single_block319,9406
   void set_tid( dim3 tid ) { m_tid = tid; }set_tid336,9745
   void set_ctaid( dim3 ctaid ) { m_ctaid = ctaid; }set_ctaid338,9826
   void set_ntid( dim3 tid ) { m_ntid = tid; }set_ntid339,9879
   void set_nctaid( dim3 cta_size ) { m_nctaid = cta_size; }set_nctaid340,9926
   bool is_done() { return m_thread_done;}is_done345,10071
   unsigned donecycle() const { return m_cycle_done; }donecycle346,10114
   unsigned next_instr()next_instr348,10170
   bool branch_taken() constbranch_taken354,10272
   unsigned get_pc() constget_pc358,10340
   void set_npc( unsigned npc )set_npc362,10396
   bool rpc_updated() const { return m_RPC_updated; }rpc_updated375,10994
   bool last_was_call() const { return m_last_was_call; }last_was_call376,11048
   unsigned get_rpc() const { return m_RPC; }get_rpc377,11106
   void clearRPC()clearRPC378,11152
   unsigned get_return_PC()get_return_PC384,11259
   void update_pc( )update_pc388,11336
   void clear_modifiedregs() { m_debug_trace_regs_modified.back().clear(); m_debug_trace_regs_read.back().clear(); }clear_modifiedregs394,11454
   function_info *get_finfo() { return m_func_info;   }get_finfo395,11571
   const function_info *get_finfo() const { return m_func_info;   }get_finfo396,11627
   void enable_debug_trace() { m_enable_debug_trace = true; }enable_debug_trace399,11790
   unsigned get_local_mem_stack_pointer() const { return m_local_mem_stack_pointer; }get_local_mem_stack_pointer400,11852
   memory_space *get_global_memory() { return m_gpu->get_global_memory(); }get_global_memory402,11939
   memory_space *get_tex_memory() { return m_gpu->get_tex_memory(); }get_tex_memory403,12015
   memory_space *get_surf_memory() { return m_gpu->get_surf_memory(); }get_surf_memory404,12085
   memory_space *get_param_memory() { return m_kernel.get_param_memory(); }get_param_memory405,12157
   const gpgpu_functional_sim_config &get_config() const { return m_gpu->get_config(); }get_config406,12233
   bool isInFunctionalSimulationMode(){ return m_functionalSimulationMode;}isInFunctionalSimulationMode407,12322
   void exitCore()exitCore408,12398
   void registerExit(){m_cta_info->register_thread_exit(this);}registerExit415,12576
   unsigned get_reduction_value(unsigned ctaid, unsigned barid) {return m_core->get_reduction_value(ctaid,barid);}get_reduction_value416,12640
   void and_reduction(unsigned ctaid, unsigned barid, bool value) {m_core->and_reduction(ctaid,barid,value);}and_reduction417,12755
   void or_reduction(unsigned ctaid, unsigned barid, bool value) {m_core->or_reduction(ctaid,barid,value);}or_reduction418,12865
   void popc_reduction(unsigned ctaid, unsigned barid, bool value) {m_core->popc_reduction(ctaid,barid,value);}popc_reduction419,12973
   addr_t         m_last_effective_address;m_last_effective_address422,13094
   bool        m_branch_taken;m_branch_taken423,13138
   memory_space_t m_last_memory_space;m_last_memory_space424,13169
   dram_callback_t   m_last_dram_callback; m_last_dram_callback425,13208
   memory_space   *m_shared_mem;m_shared_mem426,13252
   memory_space   *m_local_mem;m_local_mem427,13285
   ptx_cta_info   *m_cta_info;m_cta_info428,13317
   ptx_reg_t m_last_set_operand_value;m_last_set_operand_value429,13348
   bool m_functionalSimulationMode; m_functionalSimulationMode433,13398
   unsigned m_uid;m_uid434,13435
   kernel_info_t &m_kernel;m_kernel435,13454
   core_t *m_core;m_core436,13482
   gpgpu_t *m_gpu;m_gpu437,13501
   bool   m_valid;m_valid438,13520
   dim3   m_ntid;m_ntid439,13539
   dim3   m_tid;m_tid440,13557
   dim3   m_nctaid;m_nctaid441,13574
   dim3   m_ctaid;m_ctaid442,13594
   unsigned m_gridid;m_gridid443,13613
   bool m_thread_done;m_thread_done444,13635
   unsigned m_hw_sid;m_hw_sid445,13658
   unsigned m_hw_tid;m_hw_tid446,13680
   unsigned m_hw_wid;m_hw_wid447,13702
   unsigned m_hw_ctaid;m_hw_ctaid448,13724
   unsigned m_icount;m_icount450,13749
   unsigned m_PC;m_PC451,13771
   unsigned m_NPC;m_NPC452,13789
   unsigned m_RPC;m_RPC453,13808
   bool m_RPC_updated;m_RPC_updated454,13827
   bool m_last_was_call;m_last_was_call455,13850
   unsigned m_cycle_done;m_cycle_done456,13875
   int m_barrier_num;m_barrier_num458,13902
   bool m_at_barrier;m_at_barrier459,13924
   symbol_table  *m_symbol_table;m_symbol_table461,13947
   function_info *m_func_info;m_func_info462,13981
   std::list<stack_entry> m_callstack;m_callstack464,14013
   unsigned m_local_mem_stack_pointer;m_local_mem_stack_pointer465,14052
   typedef tr1_hash_map<const symbol*,ptx_reg_t> reg_map_t;reg_map_t467,14092
   std::list<reg_map_t> m_regs;m_regs468,14152
   std::list<reg_map_t> m_debug_trace_regs_modified;m_debug_trace_regs_modified469,14184
   std::list<reg_map_t> m_debug_trace_regs_read;m_debug_trace_regs_read470,14237
   bool m_enable_debug_trace;m_enable_debug_trace471,14286
   std::stack<class operand_info, std::vector<operand_info> > m_breakaddrs;m_breakaddrs473,14317

cuda-sim/opcodes.h,966
#define opcodes_h_includedopcodes_h_included29,1643
enum opcode_t {opcode_t31,1671
#define OP_DEF(OP_DEF32,1687
   NUM_OPCODESNUM_OPCODES34,1761
#undef OP_DEFOP_DEF35,1776
enum special_regs {special_regs38,1794
   CLOCK_REG,CLOCK_REG39,1814
   HALFCLOCK_ID,HALFCLOCK_ID40,1828
   CLOCK64_REG,CLOCK64_REG41,1845
   CTAID_REG,CTAID_REG42,1861
   ENVREG_REG,ENVREG_REG43,1875
   GRIDID_REG,GRIDID_REG44,1890
   LANEID_REG,LANEID_REG45,1905
   LANEMASK_EQ_REG,LANEMASK_EQ_REG46,1920
   LANEMASK_LE_REG,LANEMASK_LE_REG47,1940
   LANEMASK_LT_REG,LANEMASK_LT_REG48,1960
   LANEMASK_GE_REG,LANEMASK_GE_REG49,1980
   LANEMASK_GT_REG,LANEMASK_GT_REG50,2000
   NCTAID_REG,NCTAID_REG51,2020
   NTID_REG,NTID_REG52,2035
   NSMID_REG,NSMID_REG53,2048
   NWARPID_REG,NWARPID_REG54,2062
   PM_REG,PM_REG55,2078
   SMID_REG,SMID_REG56,2089
   TID_REG,TID_REG57,2102
   WARPID_REG,WARPID_REG58,2114
   WARPSZ_REGWARPSZ_REG59,2129

cuda-sim/instructions.cc,14620
unsigned ptx_instruction::g_num_ptx_inst_uid=0;g_num_ptx_inst_uid46,2037
#define OP_DEF(OP_DEF49,2131
#undef OP_DEFOP_DEF51,2206
const char *g_opcode_string[NUM_OPCODES] = {g_opcode_string48,2086
void ptx_thread_info::set_reg( const symbol *reg, const ptx_reg_t &value ) set_reg59,2497
ptx_reg_t ptx_thread_info::get_reg( const symbol *reg )get_reg71,2857
ptx_reg_t ptx_thread_info::get_operand_value( const operand_info &op, operand_info dstInfo, unsigned opType, ptx_thread_info *thread, int derefFlag )get_operand_value98,3980
unsigned get_operand_nbits( const operand_info &op )get_operand_nbits296,11962
void ptx_thread_info::get_vector_operand_values( const operand_info &op, ptx_reg_t* ptx_regs, unsigned num_elements )get_vector_operand_values327,12863
void sign_extend( ptx_reg_t &data, unsigned src_size, const operand_info &dst )sign_extend343,13420
void ptx_thread_info::set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI, int overflow, int carry )set_operand_value365,13932
void ptx_thread_info::set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI )set_operand_value392,14702
void ptx_thread_info::set_vector_operand_values( const operand_info &dst, set_vector_operand_values613,21848
#define my_abs(my_abs636,22675
#define MY_MAX_I(MY_MAX_I638,22713
#define MY_MAX_F(MY_MAX_F639,22751
#define MY_MIN_I(MY_MIN_I641,22820
#define MY_MIN_F(MY_MIN_F642,22858
#define MY_INC_I(MY_INC_I644,22927
#define MY_DEC_I(MY_DEC_I645,22968
#define MY_CAS_I(MY_CAS_I647,23023
#define MY_EXCH(MY_EXCH649,23065
void abs_impl( const ptx_instruction *pI, ptx_thread_info *thread ) abs_impl651,23089
void addp_impl( const ptx_instruction *pI, ptx_thread_info *thread )addp_impl679,23965
void add_impl( const ptx_instruction *pI, ptx_thread_info *thread ) add_impl750,27074
void addc_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }addc_impl817,29738
void and_impl( const ptx_instruction *pI, ptx_thread_info *thread ) and_impl819,29838
void andn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) andn_impl841,30532
void bar_callback( const inst_t* inst, ptx_thread_info* thread)bar_callback868,31380
void atom_callback( const inst_t* inst, ptx_thread_info* thread)atom_callback880,31791
void atom_impl( const ptx_instruction *pI, ptx_thread_info *thread )atom_impl1192,40744
void bar_impl( const ptx_instruction *pIin, ptx_thread_info *thread )bar_impl1236,42335
void bfe_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }bfe_impl1339,45955
void bfi_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }bfi_impl1340,46053
void bfind_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }bfind_impl1341,46151
void bra_impl( const ptx_instruction *pI, ptx_thread_info *thread ) bra_impl1343,46252
void brx_impl( const ptx_instruction *pI, ptx_thread_info *thread ) brx_impl1352,46525
void break_impl( const ptx_instruction *pI, ptx_thread_info *thread ) break_impl1361,46798
void breakaddr_impl( const ptx_instruction *pI, ptx_thread_info *thread ) breakaddr_impl1370,47087
void brev_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }brev_impl1377,47348
void brkpt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }brkpt_impl1378,47447
void call_impl( const ptx_instruction *pI, ptx_thread_info *thread ) call_impl1380,47548
void callp_impl( const ptx_instruction *pI, ptx_thread_info *thread )callp_impl1439,49793
void clz_impl( const ptx_instruction *pI, ptx_thread_info *thread )clz_impl1461,50554
void cnot_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cnot_impl1497,51334
void cos_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cos_impl1520,52040
ptx_reg_t chop( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )chop1543,52574
ptx_reg_t sext( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )sext1555,52919
ptx_reg_t sexd( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )sexd1569,53513
ptx_reg_t zext( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )zext1582,54001
int saturatei(int a, int max, int min) saturatei1587,54193
unsigned int saturatei(unsigned int a, unsigned int max) saturatei1594,54306
ptx_reg_t f2x( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )f2x1600,54407
double saturated2i (double a, double max, double min) {saturated2i1655,56294
ptx_reg_t d2x( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )d2x1661,56421
ptx_reg_t s2f( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )s2f1708,57863
ptx_reg_t u2f( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )u2f1750,59322
ptx_reg_t f2f( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )f2f1792,60790
ptx_reg_t d2d( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )d2d1842,62068
ptx_reg_t (*g_cvt_fn[11][11])( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, g_cvt_fn1874,62842
void ptx_round(ptx_reg_t& data, int rounding_mode, int type)ptx_round1889,63788
void ptx_saturate(ptx_reg_t& data, int saturation_mode, int type)ptx_saturate1997,66619
void cvt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cvt_impl2027,67354
void cvta_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cvta_impl2095,69147
void div_impl( const ptx_instruction *pI, ptx_thread_info *thread ) div_impl2133,70631
void ex2_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ex2_impl2180,72234
void exit_impl( const ptx_instruction *pI, ptx_thread_info *thread ) exit_impl2204,72835
void fma_impl( const ptx_instruction *pI, ptx_thread_info *thread ) fma_impl2213,73076
void isspacep_impl( const ptx_instruction *pI, ptx_thread_info *thread ) isspacep_impl2218,73173
void decode_space( memory_space_t &space, ptx_thread_info *thread, const operand_info &op, memory_space *&mem, addr_t &addr)decode_space2245,73876
void ld_exec( const ptx_instruction *pI, ptx_thread_info *thread ) ld_exec2297,75897
void ld_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ld_impl2341,77387
void ldu_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ldu_impl2345,77482
void lg2_impl( const ptx_instruction *pI, ptx_thread_info *thread ) lg2_impl2350,77580
void mad24_impl( const ptx_instruction *pI, ptx_thread_info *thread )mad24_impl2374,78122
void mad_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mad_impl2419,79453
void madp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) madp_impl2424,79558
void mad_def( const ptx_instruction *pI, ptx_thread_info *thread, bool use_carry ) mad_def2429,79663
bool isNaN(float x)isNaN2546,83693
bool isNaN(double x)isNaN2551,83738
void max_impl( const ptx_instruction *pI, ptx_thread_info *thread ) max_impl2556,83784
void membar_impl( const ptx_instruction *pI, ptx_thread_info *thread ) membar_impl2586,84834
void min_impl( const ptx_instruction *pI, ptx_thread_info *thread ) min_impl2591,84947
void mov_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mov_impl2621,85996
void mul24_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mul24_impl2702,89358
void mul_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mul_impl2748,90721
void neg_impl( const ptx_instruction *pI, ptx_thread_info *thread ) neg_impl2849,93683
void nandn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) nandn_impl2881,94628
void norn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) norn_impl2905,95401
void not_impl( const ptx_instruction *pI, ptx_thread_info *thread ) not_impl2928,96096
void or_impl( const ptx_instruction *pI, ptx_thread_info *thread ) or_impl2952,96761
void orn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) orn_impl2972,97452
void pmevent_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }pmevent_impl2992,98144
void popc_impl( const ptx_instruction *pI, ptx_thread_info *thread ) popc_impl2993,98246
void prefetch_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }prefetch_impl3019,98959
void prefetchu_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }prefetchu_impl3020,99062
void prmt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }prmt_impl3021,99166
void rcp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) rcp_impl3023,99266
void red_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }red_impl3050,99936
void rem_impl( const ptx_instruction *pI, ptx_thread_info *thread ) rem_impl3052,100035
void ret_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ret_impl3069,100566
void retp_impl( const ptx_instruction *pI, ptx_thread_info *thread )retp_impl3080,100815
void rsqrt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) rsqrt_impl3090,101030
#define SAD(SAD3135,102177
void sad_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sad_impl3137,102231
void selp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) selp_impl3169,103382
bool isFloat(int type) isFloat3190,104142
bool CmpOp( int type, ptx_reg_t a, ptx_reg_t b, unsigned cmpop )CmpOp3203,104321
void setp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) setp_impl3365,110645
void set_impl( const ptx_instruction *pI, ptx_thread_info *thread ) set_impl3391,111432
void shl_impl( const ptx_instruction *pI, ptx_thread_info *thread ) shl_impl3439,112857
void shr_impl( const ptx_instruction *pI, ptx_thread_info *thread )shr_impl3481,113923
void sin_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sin_impl3562,115751
void slct_impl( const ptx_instruction *pI, ptx_thread_info *thread ) slct_impl3585,116285
void sqrt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sqrt_impl3626,117392
void ssy_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ssy_impl3657,118121
void st_impl( const ptx_instruction *pI, ptx_thread_info *thread ) st_impl3663,118313
void sub_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sub_impl3715,120301
void nop_impl( const ptx_instruction *pI, ptx_thread_info *thread ) nop_impl3776,122770
void subc_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }subc_impl3781,122861
void suld_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }suld_impl3782,122960
void sured_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }sured_impl3783,123059
void sust_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }sust_impl3784,123159
void suq_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }suq_impl3785,123258
ptx_reg_t* ptx_tex_regs = NULL;ptx_tex_regs3787,123357
union intfloat {intfloat3789,123390
   int a;a3790,123407
   float b;b3791,123417
float reduce_precision( float x, unsigned bits )reduce_precision3794,123433
unsigned wrap( unsigned x, unsigned y, unsigned mx, unsigned my, size_t elem_size )wrap3807,123718
unsigned clamp( unsigned x, unsigned y, unsigned mx, unsigned my, size_t elem_size )clamp3814,123885
typedef unsigned (*texAddr_t) (unsigned x, unsigned y, unsigned mx, unsigned my, size_t elem_size);texAddr_t3822,124094
float tex_linf_sampling(memory_space* mem, unsigned tex_array_base, tex_linf_sampling3823,124194
float textureNormalizeElementSigned(int element, int bits)textureNormalizeElementSigned3845,125006
float textureNormalizeElementUnsigned(unsigned int element, int bits)textureNormalizeElementUnsigned3861,125386
void textureNormalizeOutput( const struct cudaChannelFormatDesc& desc, ptx_reg_t& datax, ptx_reg_t& datay, ptx_reg_t& dataz, ptx_reg_t& dataw ) textureNormalizeOutput3872,125673
void tex_impl( const ptx_instruction *pI, ptx_thread_info *thread ) tex_impl3889,126625
void txq_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }txq_impl4162,136583
void trap_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }trap_impl4163,136681
void vabsdiff_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vabsdiff_impl4164,136780
void vadd_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vadd_impl4165,136883
void vmad_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vmad_impl4166,136982
void vmax_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vmax_impl4167,137081
void vmin_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vmin_impl4168,137180
void vset_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vset_impl4169,137279
void vshl_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vshl_impl4170,137378
void vshr_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vshr_impl4171,137477
void vsub_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vsub_impl4172,137576
void vote_impl( const ptx_instruction *pI, ptx_thread_info *thread ) vote_impl4174,137676
void xor_impl( const ptx_instruction *pI, ptx_thread_info *thread ) xor_impl4244,140166
void inst_not_implemented( const ptx_instruction * pI ) inst_not_implemented4265,140859
ptx_reg_t srcOperandModifiers(ptx_reg_t opData, operand_info opInfo, operand_info dstInfo, unsigned type, ptx_thread_info *thread)srcOperandModifiers4274,141113

cuda-sim/decuda_pred_table/decuda_pred_table.h,0

cuda-sim/decuda_pred_table/decuda_pred_table.cc,63
bool pred_lookup(int condition, int flags)pred_lookup31,1565

cuda-sim/ptxinfo.y,412
input:	/* empty */input75,2385
line: 	HEADER INFO COLON line_infoline79,2422
line_info: function_nameline_info84,2582
function_name: FUNC QUOTE IDENTIFIER QUOTE { ptxinfo_function($3); }function_name88,2651
function_info: infofunction_info91,2806
info: 	  USED INT_OPERAND REGS { ptxinfo_regs($2); }info95,2858
tuple: INT_OPERAND PLUS INT_OPERAND BYTES { g_declared=$1; g_system=$3; }tuple105,3317

stream_manager.h,4500
#define STREAM_MANAGER_H_INCLUDEDSTREAM_MANAGER_H_INCLUDED29,1637
enum stream_operation_type {stream_operation_type46,2069
    stream_no_op,stream_no_op47,2098
    stream_memcpy_host_to_device,stream_memcpy_host_to_device48,2116
    stream_memcpy_device_to_host,stream_memcpy_device_to_host49,2150
    stream_memcpy_device_to_device,stream_memcpy_device_to_device50,2184
    stream_memcpy_to_symbol,stream_memcpy_to_symbol51,2220
    stream_memcpy_from_symbol,stream_memcpy_from_symbol52,2249
    stream_kernel_launch,stream_kernel_launch53,2280
    stream_eventstream_event54,2306
class stream_operation {stream_operation57,2327
    stream_operation()stream_operation59,2360
    stream_operation( const void *src, const char *symbol, size_t count, size_t offset, struct CUstream_st *stream )stream_operation66,2495
    stream_operation( const char *symbol, void *dst, size_t count, size_t offset, struct CUstream_st *stream )stream_operation77,2839
    stream_operation( kernel_info_t *kernel, bool sim_mode, struct CUstream_st *stream )stream_operation88,3179
    stream_operation( class CUevent_st *e, struct CUstream_st *stream )stream_operation96,3418
    stream_operation( const void *host_address_src, size_t device_address_dst, size_t cnt, struct CUstream_st *stream )stream_operation104,3620
    stream_operation( size_t device_address_src, void *host_address_dst, size_t cnt, struct CUstream_st *stream  )stream_operation117,4073
    stream_operation( size_t device_address_src, size_t device_address_dst, size_t cnt, struct CUstream_st *stream  )stream_operation130,4519
    bool is_kernel() const { return m_type == stream_kernel_launch; }is_kernel144,4976
    bool is_mem() const {is_mem145,5046
    bool is_noop() const { return m_type == stream_no_op; }is_noop150,5247
    bool is_done() const { return m_done; }is_done151,5307
    kernel_info_t *get_kernel() { return m_kernel; }get_kernel152,5351
    struct CUstream_st *get_stream() { return m_stream; }get_stream155,5479
    void set_stream( CUstream_st *stream ) { m_stream = stream; }set_stream156,5537
    struct CUstream_st *m_stream;m_stream159,5613
    bool m_done;m_done161,5648
    stream_operation_type m_type;m_type163,5666
    size_t      m_device_address_dst;m_device_address_dst164,5700
    size_t      m_device_address_src;m_device_address_src165,5738
    void       *m_host_address_dst;m_host_address_dst166,5776
    const void *m_host_address_src;m_host_address_src167,5812
    size_t      m_cnt;m_cnt168,5848
    const char *m_symbol;m_symbol170,5872
    size_t m_offset;m_offset171,5898
    bool m_sim_mode;m_sim_mode173,5920
    kernel_info_t *m_kernel;m_kernel174,5941
    class CUevent_st *m_event;m_event175,5970
class CUevent_st {CUevent_st178,6005
   CUevent_st( bool blocking )CUevent_st180,6032
   void update( double cycle, time_t clk )update189,6233
   int get_uid() const { return m_uid; }get_uid197,6437
   unsigned num_updates() const { return m_updates; }num_updates198,6478
   bool done() const { return m_done; }done199,6532
   time_t clock() const { return m_wallclock; }clock200,6572
   int m_uid;m_uid202,6629
   bool m_blocking;m_blocking203,6643
   bool m_done;m_done204,6663
   int m_updates;m_updates205,6679
   time_t m_wallclock;m_wallclock206,6697
   double m_gpu_tot_sim_cycle;m_gpu_tot_sim_cycle207,6720
   static int m_next_event_uid;m_next_event_uid209,6752
struct CUstream_st {CUstream_st212,6788
    stream_operation &front() { return m_operations.front(); }front221,6999
    unsigned get_uid() const { return m_uid; }get_uid223,7090
    unsigned m_uid;m_uid226,7147
    static unsigned sm_next_stream_uid;sm_next_stream_uid227,7167
    std::list<stream_operation> m_operations;m_operations229,7208
    bool m_pending; // front operation has started but not yet completedm_pending230,7254
    pthread_mutex_t m_lock; // ensure only one host or gpu manipulates stream operation at one timem_lock232,7328
class stream_manager {stream_manager235,7432
    bool m_cuda_launch_blocking;m_cuda_launch_blocking252,7964
    gpgpu_sim *m_gpu;m_gpu253,7997
    std::list<CUstream_st *> m_streams;m_streams254,8019
    std::map<unsigned,CUstream_st *> m_grid_id_to_stream;m_grid_id_to_stream255,8059
    CUstream_st m_stream_zero;m_stream_zero256,8117
    bool m_service_stream_zero;m_service_stream_zero257,8148
    pthread_mutex_t m_lock;m_lock258,8180

debug.cc,795
class watchpoint_event {watchpoint_event39,1829
   watchpoint_event()watchpoint_event41,1862
   watchpoint_event(const ptx_thread_info *thd, const ptx_instruction *pI) watchpoint_event46,1934
   const ptx_thread_info *thread() const { return m_thread; }thread51,2059
   const ptx_instruction *inst() const { return m_inst; }inst52,2121
   const ptx_thread_info *m_thread;m_thread54,2188
   const ptx_instruction *m_inst;m_inst55,2224
std::map<unsigned,watchpoint_event> g_watchpoint_hits;g_watchpoint_hits58,2262
void hit_watchpoint( unsigned watchpoint_num, ptx_thread_info *thd, const ptx_instruction *pI )hit_watchpoint60,2318
void gpgpu_sim::gpgpu_debug()gpgpu_debug67,2509
bool thread_at_brkpt( ptx_thread_info *thread, const struct brk_pt &b )thread_at_brkpt225,8394

tr1_hash_map.h,346
          #define tr1_hash_map tr1_hash_map37,2011
          #define tr1_hash_map_ismap tr1_hash_map_ismap38,2061
          #define tr1_hash_map tr1_hash_map41,2138
          #define tr1_hash_map_ismap tr1_hash_map_ismap42,2178
      #define tr1_hash_map tr1_hash_map46,2261
      #define tr1_hash_map_ismap tr1_hash_map_ismap47,2297

abstract_hardware_model.cc,3771
unsigned mem_access_t::sm_next_access_uid = 0;   sm_next_access_uid39,1878
unsigned warp_inst_t::sm_next_uid = 0;sm_next_uid40,1928
void move_warp( warp_inst_t *&dst, warp_inst_t *&src )move_warp42,1968
void gpgpu_functional_sim_config::reg_options(class OptionParser * opp)reg_options52,2130
void gpgpu_functional_sim_config::ptx_set_tex_cache_linesize(unsigned linesize)ptx_set_tex_cache_linesize87,3768
gpgpu_t::gpgpu_t( const gpgpu_functional_sim_config &config )gpgpu_t92,3888
address_type line_size_based_tag_func(new_addr_type address, new_addr_type line_size)line_size_based_tag_func105,4373
const char * mem_access_type_str(enum mem_access_type access_type)mem_access_type_str111,4561
   #define MA_TUP_BEGIN(MA_TUP_BEGIN113,4630
   #define MA_TUP(MA_TUP114,4698
   #define MA_TUP_END(MA_TUP_END115,4722
   #undef MA_TUP_BEGINMA_TUP_BEGIN117,4777
   #undef MA_TUPMA_TUP118,4800
   #undef MA_TUP_ENDMA_TUP_END119,4817
void warp_inst_t::clear_active( const active_mask_t &inactive ) {clear_active127,4932
void warp_inst_t::set_not_active( unsigned lane_id ) {set_not_active134,5182
void warp_inst_t::set_active( const active_mask_t &active ) {set_active138,5279
void warp_inst_t::do_atomic(bool forceDo) {do_atomic151,5712
void warp_inst_t::do_atomic( const active_mask_t& access_mask,bool forceDo ) {do_atomic156,5805
void warp_inst_t::broadcast_barrier_reduction(const active_mask_t& access_mask)broadcast_barrier_reduction169,6207
void warp_inst_t::generate_mem_accesses()generate_mem_accesses183,6575
void warp_inst_t::memory_coalescing_arch_13( bool is_write, mem_access_type access_type )memory_coalescing_arch_13355,13933
void warp_inst_t::memory_coalescing_arch_13_atomic( bool is_write, mem_access_type access_type )memory_coalescing_arch_13_atomic419,16631
void warp_inst_t::memory_coalescing_arch_13_reduce_and_send( bool is_write, mem_access_type access_type, const transaction_info &info, new_addr_type addr, unsigned segment_size )memory_coalescing_arch_13_reduce_and_send494,19867
void warp_inst_t::completed( unsigned long long cycle ) const completed546,21641
unsigned kernel_info_t::m_next_uid = 1;m_next_uid554,21885
kernel_info_t::kernel_info_t( dim3 gridDim, dim3 blockDim, class function_info *entry )kernel_info_t556,21926
kernel_info_t::~kernel_info_t()~kernel_info_t570,22299
std::string kernel_info_t::name() constname576,22400
simt_stack::simt_stack( unsigned wid, unsigned warpSize)simt_stack581,22484
void simt_stack::reset()reset588,22606
void simt_stack::launch( address_type start_pc, const simt_mask_t &active_mask )launch593,22657
const simt_mask_t &simt_stack::get_active_mask() constget_active_mask604,23011
void simt_stack::get_pdom_stack_top_info( unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info610,23144
unsigned simt_stack::get_rp() const get_rp617,23325
void simt_stack::print (FILE *fout) constprint623,23438
void simt_stack::update( simt_mask_t &thread_done, addr_vector_t &next_pc, address_type recvg_pc, op_type next_inst_op,unsigned next_inst_size, address_type next_inst_pc )update650,24571
void core_t::execute_warp_inst_t(warp_inst_t &inst, unsigned warpId)execute_warp_inst_t787,29899
bool  core_t::ptx_thread_done( unsigned hw_thread_id ) const  ptx_thread_done802,30349
void core_t::updateSIMTStack(unsigned warpId, warp_inst_t * inst)updateSIMTStack807,30505
warp_inst_t core_t::getExecuteWarp(unsigned warpId)getExecuteWarp826,31262
void core_t::deleteSIMTStack()deleteSIMTStack835,31517
void core_t::initilizeSIMTStack(unsigned warp_count, unsigned warp_size)initilizeSIMTStack845,31734
void core_t::get_pdom_stack_top_info( unsigned warpId, unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info854,32023
