#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557a496650e0 .scope module, "parallel_perceptron_tb" "parallel_perceptron_tb" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /INPUT 10 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x557a496a38a0 .param/l "ACC_OUT_INT" 0 2 16, +C4<00000000000000000000000000001010>;
P_0x557a496a38e0 .param/l "ACC_OUT_WIDTH" 0 2 15, +C4<00000000000000000000000000100000>;
P_0x557a496a3920 .param/str "ACTIVATION_TYPE" 0 2 21, "relu";
P_0x557a496a3960 .param/l "ACT_IN_INT" 0 2 23, +C4<00000000000000000000000000000010>;
P_0x557a496a39a0 .param/l "ACT_IN_WIDTH" 0 2 22, +C4<00000000000000000000000000010000>;
P_0x557a496a39e0 .param/l "ACT_OUT_INT" 0 2 25, +C4<00000000000000000000000000000100>;
P_0x557a496a3a20 .param/l "ACT_OUT_WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
P_0x557a496a3a60 .param/l "BIAS_INT" 0 2 19, +C4<00000000000000000000000000000100>;
P_0x557a496a3aa0 .param/l "BIAS_WIDTH" 0 2 18, +C4<00000000000000000000000000001010>;
P_0x557a496a3ae0 .param/l "DIN_INT" 0 2 9, +C4<00000000000000000000000000000001>;
P_0x557a496a3b20 .param/l "DIN_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x557a496a3b60 .param/str "FILENAME" 0 2 26, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x557a496a3ba0 .param/l "PARALLEL" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x557a496a3be0 .param/l "SUM_IN_INT" 0 2 14, +C4<00000000000000000000000000000010>;
P_0x557a496a3c20 .param/l "SUM_IN_WIDTH" 0 2 13, +C4<00000000000000000000000000010000>;
P_0x557a496a3c60 .param/l "WEIGHT_ADDRS" 0 2 10, +C4<00000000000000000000000001000000>;
P_0x557a496a3ca0 .param/l "WEIGHT_INT" 0 2 12, +C4<00000000000000000000000000000001>;
P_0x557a496a3ce0 .param/l "WEIGHT_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
o0x7f919c5f0398 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x557a496d1d30_0 .net "bias", 9 0, o0x7f919c5f0398;  0 drivers
o0x7f919c5ec018 .functor BUFZ 1, C4<z>; HiZ drive
v0x557a496d1e10_0 .net "clk", 0 0, o0x7f919c5ec018;  0 drivers
o0x7f919c5efc78 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557a496d1eb0_0 .net/s "din", 63 0, o0x7f919c5efc78;  0 drivers
o0x7f919c5ee3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557a496d1f50_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  0 drivers
v0x557a496d1ff0_0 .net "dout", 7 0, L_0x557a496e92f0;  1 drivers
v0x557a496d2090_0 .net "dout_valid", 0 0, L_0x557a496e91f0;  1 drivers
o0x7f919c5ec8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557a496d2130_0 .net "rst", 0 0, o0x7f919c5ec8e8;  0 drivers
o0x7f919c5efca8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557a496d21d0_0 .net/s "weight", 127 0, o0x7f919c5efca8;  0 drivers
S_0x557a49659650 .scope module, "parallel_perceptron_inst" "parallel_perceptron" 2 61, 3 19 0, S_0x557a496650e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /INPUT 10 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x557a496a3d30 .param/l "ACC_OUT_INT" 0 3 30, +C4<00000000000000000000000000001010>;
P_0x557a496a3d70 .param/l "ACC_OUT_WIDTH" 0 3 29, +C4<00000000000000000000000000100000>;
P_0x557a496a3db0 .param/str "ACTIVATION_TYPE" 0 3 37, "relu";
P_0x557a496a3df0 .param/l "ACT_IN_INT" 0 3 39, +C4<00000000000000000000000000000010>;
P_0x557a496a3e30 .param/l "ACT_IN_WIDTH" 0 3 38, +C4<00000000000000000000000000010000>;
P_0x557a496a3e70 .param/l "ACT_OUT_INT" 0 3 41, +C4<00000000000000000000000000000100>;
P_0x557a496a3eb0 .param/l "ACT_OUT_WIDTH" 0 3 40, +C4<00000000000000000000000000001000>;
P_0x557a496a3ef0 .param/l "BIAS_INT" 0 3 34, +C4<00000000000000000000000000000100>;
P_0x557a496a3f30 .param/l "BIAS_POINT" 1 3 86, +C4<000000000000000000000000000000110>;
P_0x557a496a3f70 .param/l "BIAS_WIDTH" 0 3 33, +C4<00000000000000000000000000001010>;
P_0x557a496a3fb0 .param/l "DIN_INT" 0 3 23, +C4<00000000000000000000000000000001>;
P_0x557a496a3ff0 .param/l "DIN_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x557a496a4030 .param/str "FILENAME" 0 3 42, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x557a496a4070 .param/l "MACC_POINT" 1 3 85, +C4<000000000000000000000000000010110>;
P_0x557a496a40b0 .param/l "PARALLEL" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x557a496a40f0 .param/l "SUM_IN_INT" 0 3 28, +C4<00000000000000000000000000000010>;
P_0x557a496a4130 .param/l "SUM_IN_WIDTH" 0 3 27, +C4<00000000000000000000000000010000>;
P_0x557a496a4170 .param/l "WEIGHT_ADDRS" 0 3 24, +C4<00000000000000000000000001000000>;
P_0x557a496a41b0 .param/l "WEIGHT_INT" 0 3 26, +C4<00000000000000000000000000000001>;
P_0x557a496a41f0 .param/l "WEIGHT_WIDTH" 0 3 25, +C4<00000000000000000000000000010000>;
L_0x557a496e8ed0 .functor BUFZ 33, v0x557a496d0fb0_0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x557a496e8f90 .functor BUFZ 1, v0x557a496d10f0_0, C4<0>, C4<0>, C4<0>;
v0x557a496d0d10_0 .net "act_in", 15 0, L_0x557a496e9050;  1 drivers
v0x557a496d0df0_0 .net "act_valid", 0 0, L_0x557a496e90f0;  1 drivers
v0x557a496d0eb0_0 .net/s "add_out", 32 0, L_0x557a496e8ed0;  1 drivers
v0x557a496d0fb0_0 .var/s "add_out_r", 32 0;
v0x557a496d1050_0 .net "add_out_valid", 0 0, L_0x557a496e8f90;  1 drivers
v0x557a496d10f0_0 .var "add_out_valid_r", 0 0;
v0x557a496d1190_0 .net "bias", 9 0, o0x7f919c5f0398;  alias, 0 drivers
L_0x7f919c5a3018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x7f919c5a32e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f919c5f03c8 .resolv tri, L_0x7f919c5a3018, L_0x7f919c5a32e8;
v0x557a496d1270_0 .net8/s "bias_align", 31 0, RS_0x7f919c5f03c8;  2 drivers
v0x557a496d1350_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496d1480_0 .net/s "din", 63 0, o0x7f919c5efc78;  alias, 0 drivers
v0x557a496d1540_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496d15e0_0 .net "dout", 7 0, L_0x557a496e92f0;  alias, 1 drivers
v0x557a496d16f0_0 .net "dout_valid", 0 0, L_0x557a496e91f0;  alias, 1 drivers
v0x557a496d17e0_0 .net/s "macc_dout", 31 0, L_0x557a496e8da0;  1 drivers
v0x557a496d18f0_0 .net "macc_dout_valid", 0 0, L_0x557a496e8e10;  1 drivers
v0x557a496d19e0_0 .net "rst", 0 0, o0x7f919c5ec8e8;  alias, 0 drivers
v0x557a496d1ad0_0 .net/s "weight", 127 0, o0x7f919c5efca8;  alias, 0 drivers
S_0x557a4965d790 .scope module, "act_func_inst" "activation_function" 3 142, 4 8 0, S_0x557a49659650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x557a49671360 .param/str "ACTIVATION_TYPE" 0 4 13, "relu";
P_0x557a496713a0 .param/l "DIN_INT" 0 4 10, +C4<00000000000000000000000000001010>;
P_0x557a496713e0 .param/l "DIN_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x557a49671420 .param/l "DOUT_INT" 0 4 12, +C4<00000000000000000000000000000100>;
P_0x557a49671460 .param/l "DOUT_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
P_0x557a496714a0 .param/str "FILENAME" 0 4 14, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
v0x557a496b3f10_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496b3fd0_0 .net "din", 15 0, L_0x557a496e9050;  alias, 1 drivers
v0x557a496b4070_0 .net "din_valid", 0 0, L_0x557a496e90f0;  alias, 1 drivers
v0x557a496b4110_0 .net "dout", 7 0, L_0x557a496e92f0;  alias, 1 drivers
v0x557a496b41b0_0 .net "dout_valid", 0 0, L_0x557a496e91f0;  alias, 1 drivers
S_0x557a49661000 .scope generate, "genblk3" "genblk3" 4 39, 4 39 0, S_0x557a4965d790;
 .timescale 0 0;
S_0x557a496897d0 .scope module, "relu_inst" "relu" 4 45, 5 3 0, S_0x557a49661000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x557a49655c60 .param/l "DIN_INT" 0 5 5, +C4<00000000000000000000000000001010>;
P_0x557a49655ca0 .param/l "DIN_POINT" 1 5 15, +C4<000000000000000000000000000000110>;
P_0x557a49655ce0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x557a49655d20 .param/l "DOUT_INT" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x557a49655d60 .param/l "DOUT_POINT" 1 5 16, +C4<000000000000000000000000000000100>;
P_0x557a49655da0 .param/l "DOUT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
L_0x557a496e91f0 .functor BUFZ 1, v0x557a4969f560_0, C4<0>, C4<0>, C4<0>;
L_0x557a496e92f0 .functor BUFZ 8, v0x557a4969f290_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557a4969f600_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a49692020_0 .net/s "din", 15 0, L_0x557a496e9050;  alias, 1 drivers
v0x557a4969e5f0_0 .net "din_valid", 0 0, L_0x557a496e90f0;  alias, 1 drivers
v0x557a4969aef0_0 .net/s "dout", 7 0, L_0x557a496e92f0;  alias, 1 drivers
v0x557a4969f290_0 .var/s "dout_r", 7 0;
v0x557a4969f4c0_0 .net "dout_valid", 0 0, L_0x557a496e91f0;  alias, 1 drivers
v0x557a4969f560_0 .var "valid_r", 0 0;
S_0x557a49686f30 .scope generate, "genblk1" "genblk1" 5 25, 5 25 0, S_0x557a496897d0;
 .timescale 0 0;
E_0x557a495b18d0 .event posedge, v0x557a4969f600_0;
S_0x557a496b42c0 .scope module, "add_out_casting" "signed_cast" 3 126, 6 20 0, S_0x557a49659650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x557a49680f20 .param/l "DIN_INT" 0 6 23, +C4<000000000000000000000000000001011>;
P_0x557a49680f60 .param/l "DIN_POINT" 1 6 34, +C4<0000000000000000000000000000010110>;
P_0x557a49680fa0 .param/l "DIN_WIDTH" 0 6 22, +C4<000000000000000000000000000100001>;
P_0x557a49680fe0 .param/l "DOUT_INT" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x557a49681020 .param/l "DOUT_POINT" 1 6 35, +C4<000000000000000000000000000001110>;
P_0x557a49681060 .param/l "DOUT_WIDTH" 0 6 24, +C4<00000000000000000000000000010000>;
P_0x557a496810a0 .param/l "PARALLEL" 0 6 21, +C4<00000000000000000000000000000001>;
L_0x557a496e90f0 .functor BUFZ 1, v0x557a496b57c0_0, C4<0>, C4<0>, C4<0>;
v0x557a496b4f80_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496b5070_0 .net "din", 32 0, L_0x557a496e8ed0;  alias, 1 drivers
v0x557a496b5150_0 .net "din_valid", 0 0, L_0x557a496e8f90;  alias, 1 drivers
v0x557a496b51f0_0 .net "dout", 15 0, L_0x557a496e9050;  alias, 1 drivers
v0x557a496b5300_0 .var "dout_frac", 13 0;
v0x557a496b5430_0 .var "dout_int", 1 0;
v0x557a496b5510_0 .net "dout_valid", 0 0, L_0x557a496e90f0;  alias, 1 drivers
v0x557a496b5600_0 .var/i "i", 31 0;
v0x557a496b56e0_0 .var/i "j", 31 0;
v0x557a496b57c0_0 .var "valid_out", 0 0;
S_0x557a496b4800 .scope generate, "genblk1" "genblk1" 6 57, 6 57 0, S_0x557a496b42c0;
 .timescale 0 0;
v0x557a496b49d0_0 .var "debug", 1 0;
S_0x557a496b4ad0 .scope generate, "genblk3" "genblk3" 6 97, 6 97 0, S_0x557a496b42c0;
 .timescale 0 0;
S_0x557a496b4cc0 .scope generate, "genblk5[0]" "genblk5[0]" 6 119, 6 119 0, S_0x557a496b42c0;
 .timescale 0 0;
P_0x557a496b4ec0 .param/l "k" 0 6 119, +C4<00>;
L_0x557a496e9050 .concat [ 14 2 0 0], v0x557a496b5300_0, v0x557a496b5430_0;
S_0x557a496b5920 .scope generate, "genblk2" "genblk2" 3 89, 3 89 0, S_0x557a49659650;
 .timescale 0 0;
S_0x557a496b5aa0 .scope module, "parallel_macc_inst" "parallel_macc" 3 75, 7 15 0, S_0x557a49659650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x557a496b5c70 .param/l "ACC_IN_INT" 1 7 143, +C4<0000000000000000000000000000000101>;
P_0x557a496b5cb0 .param/l "ACC_OUT_INT" 0 7 25, +C4<00000000000000000000000000001010>;
P_0x557a496b5cf0 .param/l "ACC_OUT_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
P_0x557a496b5d30 .param/l "DIN_INT" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x557a496b5d70 .param/l "DIN_POINT" 1 7 39, +C4<000000000000000000000000000000111>;
P_0x557a496b5db0 .param/l "DIN_WIDTH" 0 7 17, +C4<00000000000000000000000000001000>;
P_0x557a496b5df0 .param/l "MULT_INT" 1 7 43, +C4<00000000000000000000000000000000011>;
P_0x557a496b5e30 .param/l "MULT_POINT" 1 7 42, +C4<0000000000000000000000000000010110>;
P_0x557a496b5e70 .param/l "MULT_WIDTH" 1 7 41, +C4<0000000000000000000000000000011001>;
P_0x557a496b5eb0 .param/l "PARALLEL" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x557a496b5ef0 .param/l "SUM_IN_INT" 0 7 23, +C4<00000000000000000000000000000010>;
P_0x557a496b5f30 .param/l "SUM_IN_POINT" 1 7 69, +C4<000000000000000000000000000001110>;
P_0x557a496b5f70 .param/l "SUM_IN_WIDTH" 0 7 22, +C4<00000000000000000000000000010000>;
P_0x557a496b5fb0 .param/l "WEIGHT_ADDRS" 0 7 19, +C4<00000000000000000000000001000000>;
P_0x557a496b5ff0 .param/l "WEIGHT_INT" 0 7 21, +C4<00000000000000000000000000000001>;
P_0x557a496b6030 .param/l "WEIGHT_POINT" 1 7 40, +C4<000000000000000000000000000001111>;
P_0x557a496b6070 .param/l "WEIGHT_WIDTH" 0 7 20, +C4<00000000000000000000000000010000>;
L_0x557a496e7b50 .functor BUFZ 1, v0x557a496cfd00_0, C4<0>, C4<0>, C4<0>;
L_0x557a496e82d0 .functor AND 1, L_0x557a496e7e80, L_0x557a496e8190, C4<1>, C4<1>;
L_0x557a496e8970 .functor AND 1, L_0x557a496e85b0, L_0x557a496e8880, C4<1>, C4<1>;
L_0x7f919c5a30a8 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x557a496ceba0_0 .net/2u *"_s10", 31 0, L_0x7f919c5a30a8;  1 drivers
v0x557a496ceca0_0 .net *"_s12", 0 0, L_0x557a496e7e80;  1 drivers
v0x557a496ced60_0 .net *"_s14", 31 0, L_0x557a496e7ff0;  1 drivers
L_0x7f919c5a30f0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557a496cee50_0 .net *"_s17", 24 0, L_0x7f919c5a30f0;  1 drivers
L_0x7f919c5a3138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557a496cef30_0 .net/2u *"_s18", 31 0, L_0x7f919c5a3138;  1 drivers
v0x557a496cf060_0 .net *"_s20", 0 0, L_0x557a496e8190;  1 drivers
v0x557a496cf120_0 .net *"_s24", 31 0, L_0x557a496e8430;  1 drivers
L_0x7f919c5a3180 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557a496cf200_0 .net *"_s27", 24 0, L_0x7f919c5a3180;  1 drivers
L_0x7f919c5a31c8 .functor BUFT 1, C4<00000000000000000000000000111110>, C4<0>, C4<0>, C4<0>;
v0x557a496cf2e0_0 .net/2u *"_s28", 31 0, L_0x7f919c5a31c8;  1 drivers
v0x557a496cf3c0_0 .net *"_s30", 0 0, L_0x557a496e85b0;  1 drivers
v0x557a496cf480_0 .net *"_s32", 31 0, L_0x557a496e86f0;  1 drivers
L_0x7f919c5a3210 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557a496cf560_0 .net *"_s35", 24 0, L_0x7f919c5a3210;  1 drivers
L_0x7f919c5a3258 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x557a496cf640_0 .net/2u *"_s36", 31 0, L_0x7f919c5a3258;  1 drivers
v0x557a496cf720_0 .net *"_s38", 0 0, L_0x557a496e8880;  1 drivers
v0x557a496cf7e0_0 .net *"_s6", 31 0, L_0x557a496e7cd0;  1 drivers
L_0x7f919c5a3060 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557a496cf8c0_0 .net *"_s9", 24 0, L_0x7f919c5a3060;  1 drivers
v0x557a496cf9a0_0 .net/s "acc_din", 18 0, v0x557a496cfb70_0;  1 drivers
v0x557a496cfb70_0 .var/s "acc_din_r", 18 0;
v0x557a496cfc30_0 .net "acc_din_valid", 0 0, L_0x557a496e7b50;  1 drivers
v0x557a496cfd00_0 .var "acc_din_valid_r", 0 0;
v0x557a496cfda0_0 .net "acc_eof", 0 0, L_0x557a496e8970;  1 drivers
v0x557a496cfe70_0 .net "acc_sof", 0 0, L_0x557a496e82d0;  1 drivers
v0x557a496cff40_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496cffe0_0 .net/s "din", 63 0, o0x7f919c5efc78;  alias, 0 drivers
v0x557a496d00b0_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496d0150_0 .net/s "dout", 31 0, L_0x557a496e8da0;  alias, 1 drivers
v0x557a496d0220_0 .net "dout_valid", 0 0, L_0x557a496e8e10;  alias, 1 drivers
v0x557a496d02f0_0 .net/s "mult_out", 199 0, L_0x557a496e4380;  1 drivers
v0x557a496d0390_0 .net "mult_valid", 7 0, L_0x557a496e45b0;  1 drivers
v0x557a496d0430_0 .net "rst", 0 0, o0x7f919c5ec8e8;  alias, 0 drivers
v0x557a496d0500_0 .net "sum_in", 127 0, L_0x557a496e5d20;  1 drivers
v0x557a496d05a0_0 .net "sum_in_valid", 0 0, L_0x557a496e5870;  1 drivers
v0x557a496d0690_0 .net/s "sum_out", 18 0, L_0x557a496e7700;  1 drivers
v0x557a496d0940_0 .net "sum_out_valid", 0 0, L_0x557a496e7ab0;  1 drivers
v0x557a496d09e0_0 .net/s "weight", 127 0, o0x7f919c5efca8;  alias, 0 drivers
v0x557a496d0ab0_0 .var "weight_addr", 6 0;
v0x557a496d0b50_0 .var "weight_r", 6 0;
L_0x557a496e6570 .part L_0x557a496e45b0, 0, 1;
L_0x557a496e7cd0 .concat [ 7 25 0 0], v0x557a496d0b50_0, L_0x7f919c5a3060;
L_0x557a496e7e80 .cmp/eq 32, L_0x557a496e7cd0, L_0x7f919c5a30a8;
L_0x557a496e7ff0 .concat [ 7 25 0 0], v0x557a496d0ab0_0, L_0x7f919c5a30f0;
L_0x557a496e8190 .cmp/eq 32, L_0x557a496e7ff0, L_0x7f919c5a3138;
L_0x557a496e8430 .concat [ 7 25 0 0], v0x557a496d0b50_0, L_0x7f919c5a3180;
L_0x557a496e85b0 .cmp/eq 32, L_0x557a496e8430, L_0x7f919c5a31c8;
L_0x557a496e86f0 .concat [ 7 25 0 0], v0x557a496d0ab0_0, L_0x7f919c5a3210;
L_0x557a496e8880 .cmp/eq 32, L_0x557a496e86f0, L_0x7f919c5a3258;
S_0x557a496b6980 .scope module, "acc_inst" "acc" 7 150, 8 10 0, S_0x557a496b5aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 19 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 1 "din_sof"
    .port_info 5 /INPUT 1 "din_eof"
    .port_info 6 /OUTPUT 32 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x557a496691a0 .param/l "DIN_INT" 0 8 12, +C4<0000000000000000000000000000000101>;
P_0x557a496691e0 .param/l "DIN_POINT" 1 8 26, +C4<00000000000000000000000000000001110>;
P_0x557a49669220 .param/l "DIN_WIDTH" 0 8 11, +C4<000000000000000000000000000010011>;
P_0x557a49669260 .param/l "DOUT_INT" 0 8 14, +C4<00000000000000000000000000001010>;
P_0x557a496692a0 .param/l "DOUT_POINT" 1 8 27, +C4<000000000000000000000000000010110>;
P_0x557a496692e0 .param/l "DOUT_WIDTH" 0 8 13, +C4<00000000000000000000000000100000>;
L_0x557a496e8da0 .functor BUFZ 32, v0x557a496b7b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557a496e8e10 .functor BUFZ 1, v0x557a496b8360_0, C4<0>, C4<0>, C4<0>;
v0x557a496b7390_0 .var/s "acc_mem", 31 0;
v0x557a496b7490_0 .var/s "acc_mem_r", 31 0;
v0x557a496b7570_0 .net/s "align_din", 31 0, L_0x557a496e8c60;  1 drivers
v0x557a496b7660_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496b7700_0 .net/s "din", 18 0, v0x557a496cfb70_0;  alias, 1 drivers
v0x557a496b7830_0 .net "din_eof", 0 0, L_0x557a496e8970;  alias, 1 drivers
v0x557a496b78f0_0 .net "din_sof", 0 0, L_0x557a496e82d0;  alias, 1 drivers
v0x557a496b79b0_0 .net "din_valid", 0 0, L_0x557a496e7b50;  alias, 1 drivers
v0x557a496b7a70_0 .net/s "dout", 31 0, L_0x557a496e8da0;  alias, 1 drivers
v0x557a496b7b50_0 .var/s "dout_r", 31 0;
v0x557a496b7c30_0 .net "dout_valid", 0 0, L_0x557a496e8e10;  alias, 1 drivers
v0x557a496b7cf0_0 .var "flag", 1 0;
v0x557a496b7dd0_0 .var "prev_sign_acc", 0 0;
v0x557a496b7e90_0 .var "prev_sign_din", 0 0;
v0x557a496b7f50_0 .var "prev_sof", 0 0;
v0x557a496b8010_0 .net "rst", 0 0, o0x7f919c5ec8e8;  alias, 0 drivers
v0x557a496b80d0_0 .var "valid", 0 0;
v0x557a496b82a0_0 .var "valid_r", 0 0;
v0x557a496b8360_0 .var "valid_rr", 0 0;
S_0x557a496b6f70 .scope generate, "genblk1" "genblk1" 8 34, 8 34 0, S_0x557a496b6980;
 .timescale 0 0;
v0x557a496b63b0_0 .net/s *"_s0", 31 0, L_0x557a496e8ad0;  1 drivers
v0x557a496b71c0_0 .net *"_s4", 23 0, L_0x557a496e8b70;  1 drivers
L_0x7f919c5a32a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557a496b72a0_0 .net *"_s6", 7 0, L_0x7f919c5a32a0;  1 drivers
L_0x557a496e8ad0 .extend/s 32, v0x557a496cfb70_0;
L_0x557a496e8b70 .part L_0x557a496e8ad0, 0, 24;
L_0x557a496e8c60 .concat [ 8 24 0 0], L_0x7f919c5a32a0, L_0x557a496e8b70;
S_0x557a496b8520 .scope module, "adder_tree_inst" "adder_tree" 7 96, 9 9 0, S_0x557a496b5aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x557a496a0810 .param/l "DATA_WIDTH" 0 9 10, +C4<00000000000000000000000000010000>;
P_0x557a496a0850 .param/l "PARALLEL" 0 9 11, +C4<00000000000000000000000000001000>;
v0x557a496bfb00_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bfbc0_0 .var "delay_valid", 2 0;
v0x557a496bfca0_0 .net "din", 127 0, L_0x557a496e5d20;  alias, 1 drivers
v0x557a496bfd40_0 .net "dout", 18 0, L_0x557a496e7700;  alias, 1 drivers
v0x557a496bfde0_0 .net "in_valid", 0 0, L_0x557a496e5870;  alias, 1 drivers
v0x557a496bfef0_0 .net "out_valid", 0 0, L_0x557a496e7ab0;  alias, 1 drivers
L_0x557a496e7ab0 .part v0x557a496bfbc0_0, 2, 1;
S_0x557a496b87c0 .scope generate, "genblk2" "genblk2" 9 20, 9 20 0, S_0x557a496b8520;
 .timescale 0 0;
P_0x557a496b8990 .param/l "NEXT_ITER" 1 9 29, +C4<000000000000000000000000000000100>;
v0x557a496bfa20_0 .net "result", 67 0, L_0x557a496e6ea0;  1 drivers
S_0x557a496b8a60 .scope module, "add_pairs_inst" "add_pairs" 9 34, 9 76 0, S_0x557a496b87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /OUTPUT 68 "dout"
P_0x557a496b8c50 .param/l "DATA_WIDTH" 0 9 77, +C4<00000000000000000000000000010000>;
P_0x557a496b8c90 .param/l "OUT_WIDTH" 1 9 84, +C4<000000000000000000000000000000100>;
P_0x557a496b8cd0 .param/l "STAGE_N" 0 9 78, +C4<00000000000000000000000000001000>;
v0x557a496bb960_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bbb30_0 .net "din", 127 0, L_0x557a496e5d20;  alias, 1 drivers
v0x557a496bbc10_0 .net "dout", 67 0, L_0x557a496e6ea0;  alias, 1 drivers
L_0x557a496e6680 .part L_0x557a496e5d20, 0, 16;
L_0x557a496e6720 .part L_0x557a496e5d20, 16, 16;
L_0x557a496e6830 .part L_0x557a496e5d20, 32, 16;
L_0x557a496e68d0 .part L_0x557a496e5d20, 48, 16;
L_0x557a496e6af0 .part L_0x557a496e5d20, 64, 16;
L_0x557a496e6b90 .part L_0x557a496e5d20, 80, 16;
L_0x557a496e6ce0 .part L_0x557a496e5d20, 96, 16;
L_0x557a496e6d80 .part L_0x557a496e5d20, 112, 16;
L_0x557a496e6ea0 .concat8 [ 17 17 17 17], v0x557a496b9840_0, v0x557a496ba280_0, v0x557a496bad20_0, v0x557a496bb7b0_0;
S_0x557a496b8f10 .scope generate, "genblk1[0]" "genblk1[0]" 9 87, 9 87 0, S_0x557a496b8a60;
 .timescale 0 0;
P_0x557a496b9120 .param/l "i" 0 9 87, +C4<00>;
S_0x557a496b9200 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x557a496b8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x557a496b93d0 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x557a496b94d0_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496b9590_0 .net/s "din1", 15 0, L_0x557a496e6680;  1 drivers
v0x557a496b9670_0 .net/s "din2", 15 0, L_0x557a496e6720;  1 drivers
v0x557a496b9760_0 .net/s "dout", 16 0, v0x557a496b9840_0;  1 drivers
v0x557a496b9840_0 .var "dout_r", 16 0;
S_0x557a496b99a0 .scope generate, "genblk1[1]" "genblk1[1]" 9 87, 9 87 0, S_0x557a496b8a60;
 .timescale 0 0;
P_0x557a496b9bb0 .param/l "i" 0 9 87, +C4<01>;
S_0x557a496b9c70 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x557a496b99a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x557a496b9e40 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x557a496b9f10_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496b9fd0_0 .net/s "din1", 15 0, L_0x557a496e6830;  1 drivers
v0x557a496ba0b0_0 .net/s "din2", 15 0, L_0x557a496e68d0;  1 drivers
v0x557a496ba1a0_0 .net/s "dout", 16 0, v0x557a496ba280_0;  1 drivers
v0x557a496ba280_0 .var "dout_r", 16 0;
S_0x557a496ba430 .scope generate, "genblk1[2]" "genblk1[2]" 9 87, 9 87 0, S_0x557a496b8a60;
 .timescale 0 0;
P_0x557a496ba620 .param/l "i" 0 9 87, +C4<010>;
S_0x557a496ba6e0 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x557a496ba430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x557a496ba8b0 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x557a496ba9b0_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496baa70_0 .net/s "din1", 15 0, L_0x557a496e6af0;  1 drivers
v0x557a496bab50_0 .net/s "din2", 15 0, L_0x557a496e6b90;  1 drivers
v0x557a496bac40_0 .net/s "dout", 16 0, v0x557a496bad20_0;  1 drivers
v0x557a496bad20_0 .var "dout_r", 16 0;
S_0x557a496baed0 .scope generate, "genblk1[3]" "genblk1[3]" 9 87, 9 87 0, S_0x557a496b8a60;
 .timescale 0 0;
P_0x557a496bb0c0 .param/l "i" 0 9 87, +C4<011>;
S_0x557a496bb1a0 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x557a496baed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x557a496bb370 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x557a496bb440_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bb500_0 .net/s "din1", 15 0, L_0x557a496e6ce0;  1 drivers
v0x557a496bb5e0_0 .net/s "din2", 15 0, L_0x557a496e6d80;  1 drivers
v0x557a496bb6d0_0 .net/s "dout", 16 0, v0x557a496bb7b0_0;  1 drivers
v0x557a496bb7b0_0 .var "dout_r", 16 0;
S_0x557a496bbd50 .scope module, "adder_tree_inst" "adder_tree" 9 40, 9 9 0, S_0x557a496b87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x557a4969dfe0 .param/l "DATA_WIDTH" 0 9 10, +C4<000000000000000000000000000010001>;
P_0x557a4969e020 .param/l "PARALLEL" 0 9 11, +C4<000000000000000000000000000000100>;
v0x557a496bf410_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bf4d0_0 .var "delay_valid", 1 0;
v0x557a496bf5b0_0 .net "din", 67 0, L_0x557a496e6ea0;  alias, 1 drivers
v0x557a496bf6a0_0 .net "dout", 18 0, L_0x557a496e7700;  alias, 1 drivers
o0x7f919c5ed908 .functor BUFZ 1, C4<z>; HiZ drive
v0x557a496bf7b0_0 .net "in_valid", 0 0, o0x7f919c5ed908;  0 drivers
v0x557a496bf8c0_0 .net "out_valid", 0 0, L_0x557a496e79b0;  1 drivers
L_0x557a496e79b0 .part v0x557a496bf4d0_0, 1, 1;
S_0x557a496bc050 .scope generate, "genblk2" "genblk2" 9 20, 9 20 0, S_0x557a496bbd50;
 .timescale 0 0;
P_0x557a496bc220 .param/l "NEXT_ITER" 1 9 29, +C4<0000000000000000000000000000000010>;
v0x557a496bf2e0_0 .net "result", 35 0, L_0x557a496e75c0;  1 drivers
S_0x557a496bc2f0 .scope module, "add_pairs_inst" "add_pairs" 9 34, 9 76 0, S_0x557a496bc050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x557a496bc4e0 .param/l "DATA_WIDTH" 0 9 77, +C4<000000000000000000000000000010001>;
P_0x557a496bc520 .param/l "OUT_WIDTH" 1 9 84, +C4<0000000000000000000000000000000010>;
P_0x557a496bc560 .param/l "STAGE_N" 0 9 78, +C4<000000000000000000000000000000100>;
v0x557a496bdd10_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bddd0_0 .net "din", 67 0, L_0x557a496e6ea0;  alias, 1 drivers
v0x557a496bde90_0 .net "dout", 35 0, L_0x557a496e75c0;  alias, 1 drivers
L_0x557a496e70d0 .part L_0x557a496e6ea0, 0, 17;
L_0x557a496e7170 .part L_0x557a496e6ea0, 17, 17;
L_0x557a496e72e0 .part L_0x557a496e6ea0, 34, 17;
L_0x557a496e73b0 .part L_0x557a496e6ea0, 51, 17;
L_0x557a496e75c0 .concat8 [ 18 18 0 0], v0x557a496bd0d0_0, v0x557a496bdb60_0;
S_0x557a496bc7a0 .scope generate, "genblk1[0]" "genblk1[0]" 9 87, 9 87 0, S_0x557a496bc2f0;
 .timescale 0 0;
P_0x557a496bc9b0 .param/l "i" 0 9 87, +C4<00>;
S_0x557a496bca90 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x557a496bc7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x557a496bcc60 .param/l "DATA_WIDTH" 0 9 61, +C4<000000000000000000000000000010001>;
v0x557a496bcd60_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bce20_0 .net/s "din1", 16 0, L_0x557a496e70d0;  1 drivers
v0x557a496bcf00_0 .net/s "din2", 16 0, L_0x557a496e7170;  1 drivers
v0x557a496bcff0_0 .net/s "dout", 17 0, v0x557a496bd0d0_0;  1 drivers
v0x557a496bd0d0_0 .var "dout_r", 17 0;
S_0x557a496bd280 .scope generate, "genblk1[1]" "genblk1[1]" 9 87, 9 87 0, S_0x557a496bc2f0;
 .timescale 0 0;
P_0x557a496bd490 .param/l "i" 0 9 87, +C4<01>;
S_0x557a496bd550 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x557a496bd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x557a496bd720 .param/l "DATA_WIDTH" 0 9 61, +C4<000000000000000000000000000010001>;
v0x557a496bd7f0_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bd8b0_0 .net/s "din1", 16 0, L_0x557a496e72e0;  1 drivers
v0x557a496bd990_0 .net/s "din2", 16 0, L_0x557a496e73b0;  1 drivers
v0x557a496bda80_0 .net/s "dout", 17 0, v0x557a496bdb60_0;  1 drivers
v0x557a496bdb60_0 .var "dout_r", 17 0;
S_0x557a496bdfe0 .scope module, "adder_tree_inst" "adder_tree" 9 40, 9 9 0, S_0x557a496bc050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x557a496a1140 .param/l "DATA_WIDTH" 0 9 10, +C4<0000000000000000000000000000010010>;
P_0x557a496a1180 .param/l "PARALLEL" 0 9 11, +C4<0000000000000000000000000000000010>;
L_0x557a496e78e0 .functor BUFZ 1, v0x557a496bee10_0, C4<0>, C4<0>, C4<0>;
v0x557a496bed50_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496bee10_0 .var "delay_valid", 0 0;
v0x557a496beef0_0 .net "din", 35 0, L_0x557a496e75c0;  alias, 1 drivers
v0x557a496befc0_0 .net "dout", 18 0, L_0x557a496e7700;  alias, 1 drivers
o0x7f919c5ed788 .functor BUFZ 1, C4<z>; HiZ drive
v0x557a496bf090_0 .net "in_valid", 0 0, o0x7f919c5ed788;  0 drivers
v0x557a496bf180_0 .net "out_valid", 0 0, L_0x557a496e78e0;  1 drivers
L_0x557a496e7770 .part L_0x557a496e75c0, 0, 18;
L_0x557a496e7810 .part L_0x557a496e75c0, 18, 18;
S_0x557a496be370 .scope generate, "genblk1" "genblk1" 9 20, 9 20 0, S_0x557a496bdfe0;
 .timescale 0 0;
S_0x557a496be540 .scope module, "sign_adder_inst" "signed_adder" 9 21, 9 60 0, S_0x557a496be370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "din1"
    .port_info 2 /INPUT 18 "din2"
    .port_info 3 /OUTPUT 19 "dout"
P_0x557a496be730 .param/l "DATA_WIDTH" 0 9 61, +C4<0000000000000000000000000000010010>;
L_0x557a496e7700 .functor BUFZ 19, v0x557a496beba0_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x557a496be830_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496be8f0_0 .net/s "din1", 17 0, L_0x557a496e7770;  1 drivers
v0x557a496be9d0_0 .net/s "din2", 17 0, L_0x557a496e7810;  1 drivers
v0x557a496beac0_0 .net/s "dout", 18 0, L_0x557a496e7700;  alias, 1 drivers
v0x557a496beba0_0 .var "dout_r", 18 0;
S_0x557a496c0050 .scope module, "mult_cast_inst" "signed_cast" 7 80, 6 20 0, S_0x557a496b5aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 200 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 128 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x557a496c0220 .param/l "DIN_INT" 0 6 23, +C4<00000000000000000000000000000000011>;
P_0x557a496c0260 .param/l "DIN_POINT" 1 6 34, +C4<000000000000000000000000000000010110>;
P_0x557a496c02a0 .param/l "DIN_WIDTH" 0 6 22, +C4<0000000000000000000000000000011001>;
P_0x557a496c02e0 .param/l "DOUT_INT" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x557a496c0320 .param/l "DOUT_POINT" 1 6 35, +C4<000000000000000000000000000001110>;
P_0x557a496c0360 .param/l "DOUT_WIDTH" 0 6 24, +C4<00000000000000000000000000010000>;
P_0x557a496c03a0 .param/l "PARALLEL" 0 6 21, +C4<00000000000000000000000000001000>;
L_0x557a496e5870 .functor BUFZ 1, v0x557a496c4020_0, C4<0>, C4<0>, C4<0>;
v0x557a496c37c0_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496c3880_0 .net "din", 199 0, L_0x557a496e4380;  alias, 1 drivers
v0x557a496c3960_0 .net "din_valid", 0 0, L_0x557a496e6570;  1 drivers
v0x557a496c3a30_0 .net "dout", 127 0, L_0x557a496e5d20;  alias, 1 drivers
v0x557a496c3b40_0 .var "dout_frac", 111 0;
v0x557a496c3c70_0 .var "dout_int", 15 0;
v0x557a496c3d50_0 .net "dout_valid", 0 0, L_0x557a496e5870;  alias, 1 drivers
v0x557a496c3df0_0 .var/i "i", 31 0;
v0x557a496c3eb0_0 .var/i "j", 31 0;
v0x557a496c4020_0 .var "valid_out", 0 0;
L_0x557a496e4a10 .part v0x557a496c3c70_0, 0, 2;
L_0x557a496e4ab0 .part v0x557a496c3b40_0, 0, 14;
L_0x557a496e4c90 .part v0x557a496c3c70_0, 2, 2;
L_0x557a496e4d80 .part v0x557a496c3b40_0, 14, 14;
L_0x557a496e4fb0 .part v0x557a496c3c70_0, 4, 2;
L_0x557a496e5050 .part v0x557a496c3b40_0, 28, 14;
L_0x557a496e5270 .part v0x557a496c3c70_0, 6, 2;
L_0x557a496e5310 .part v0x557a496c3b40_0, 42, 14;
L_0x557a496e54a0 .part v0x557a496c3c70_0, 8, 2;
L_0x557a496e5540 .part v0x557a496c3b40_0, 56, 14;
L_0x557a496e5730 .part v0x557a496c3c70_0, 10, 2;
L_0x557a496e57d0 .part v0x557a496c3b40_0, 70, 14;
L_0x557a496e5a20 .part v0x557a496c3c70_0, 12, 2;
L_0x557a496e5ac0 .part v0x557a496c3b40_0, 84, 14;
LS_0x557a496e5d20_0_0 .concat8 [ 16 16 16 16], L_0x557a496e4b50, L_0x557a496e4e70, L_0x557a496e5130, L_0x557a496e5400;
LS_0x557a496e5d20_0_4 .concat8 [ 16 16 16 16], L_0x557a496e5640, L_0x557a496e58e0, L_0x557a496e5be0, L_0x557a496e63e0;
L_0x557a496e5d20 .concat8 [ 64 64 0 0], LS_0x557a496e5d20_0_0, LS_0x557a496e5d20_0_4;
L_0x557a496e5ff0 .part v0x557a496c3c70_0, 14, 2;
L_0x557a496e6230 .part v0x557a496c3b40_0, 98, 14;
S_0x557a496c07e0 .scope generate, "genblk1" "genblk1" 6 57, 6 57 0, S_0x557a496c0050;
 .timescale 0 0;
v0x557a496c0440_0 .var "debug", 15 0;
S_0x557a496c0a10 .scope generate, "genblk3" "genblk3" 6 97, 6 97 0, S_0x557a496c0050;
 .timescale 0 0;
S_0x557a496c0c00 .scope generate, "genblk5[0]" "genblk5[0]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c0e00 .param/l "k" 0 6 119, +C4<00>;
v0x557a496c0ec0_0 .net *"_s0", 1 0, L_0x557a496e4a10;  1 drivers
v0x557a496c0fa0_0 .net *"_s1", 13 0, L_0x557a496e4ab0;  1 drivers
v0x557a496c1080_0 .net *"_s2", 15 0, L_0x557a496e4b50;  1 drivers
L_0x557a496e4b50 .concat [ 14 2 0 0], L_0x557a496e4ab0, L_0x557a496e4a10;
S_0x557a496c1170 .scope generate, "genblk5[1]" "genblk5[1]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c1360 .param/l "k" 0 6 119, +C4<01>;
v0x557a496c1440_0 .net *"_s0", 1 0, L_0x557a496e4c90;  1 drivers
v0x557a496c1520_0 .net *"_s1", 13 0, L_0x557a496e4d80;  1 drivers
v0x557a496c1600_0 .net *"_s2", 15 0, L_0x557a496e4e70;  1 drivers
L_0x557a496e4e70 .concat [ 14 2 0 0], L_0x557a496e4d80, L_0x557a496e4c90;
S_0x557a496c16f0 .scope generate, "genblk5[2]" "genblk5[2]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c1930 .param/l "k" 0 6 119, +C4<010>;
v0x557a496c1a10_0 .net *"_s0", 1 0, L_0x557a496e4fb0;  1 drivers
v0x557a496c1af0_0 .net *"_s1", 13 0, L_0x557a496e5050;  1 drivers
v0x557a496c1bd0_0 .net *"_s2", 15 0, L_0x557a496e5130;  1 drivers
L_0x557a496e5130 .concat [ 14 2 0 0], L_0x557a496e5050, L_0x557a496e4fb0;
S_0x557a496c1c90 .scope generate, "genblk5[3]" "genblk5[3]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c1e80 .param/l "k" 0 6 119, +C4<011>;
v0x557a496c1f60_0 .net *"_s0", 1 0, L_0x557a496e5270;  1 drivers
v0x557a496c2040_0 .net *"_s1", 13 0, L_0x557a496e5310;  1 drivers
v0x557a496c2120_0 .net *"_s2", 15 0, L_0x557a496e5400;  1 drivers
L_0x557a496e5400 .concat [ 14 2 0 0], L_0x557a496e5310, L_0x557a496e5270;
S_0x557a496c2210 .scope generate, "genblk5[4]" "genblk5[4]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c2400 .param/l "k" 0 6 119, +C4<0100>;
v0x557a496c24e0_0 .net *"_s0", 1 0, L_0x557a496e54a0;  1 drivers
v0x557a496c25c0_0 .net *"_s1", 13 0, L_0x557a496e5540;  1 drivers
v0x557a496c26a0_0 .net *"_s2", 15 0, L_0x557a496e5640;  1 drivers
L_0x557a496e5640 .concat [ 14 2 0 0], L_0x557a496e5540, L_0x557a496e54a0;
S_0x557a496c2790 .scope generate, "genblk5[5]" "genblk5[5]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c2980 .param/l "k" 0 6 119, +C4<0101>;
v0x557a496c2a60_0 .net *"_s0", 1 0, L_0x557a496e5730;  1 drivers
v0x557a496c2b40_0 .net *"_s1", 13 0, L_0x557a496e57d0;  1 drivers
v0x557a496c2c20_0 .net *"_s2", 15 0, L_0x557a496e58e0;  1 drivers
L_0x557a496e58e0 .concat [ 14 2 0 0], L_0x557a496e57d0, L_0x557a496e5730;
S_0x557a496c2d10 .scope generate, "genblk5[6]" "genblk5[6]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c18e0 .param/l "k" 0 6 119, +C4<0110>;
v0x557a496c2f90_0 .net *"_s0", 1 0, L_0x557a496e5a20;  1 drivers
v0x557a496c3070_0 .net *"_s1", 13 0, L_0x557a496e5ac0;  1 drivers
v0x557a496c3150_0 .net *"_s2", 15 0, L_0x557a496e5be0;  1 drivers
L_0x557a496e5be0 .concat [ 14 2 0 0], L_0x557a496e5ac0, L_0x557a496e5a20;
S_0x557a496c3240 .scope generate, "genblk5[7]" "genblk5[7]" 6 119, 6 119 0, S_0x557a496c0050;
 .timescale 0 0;
P_0x557a496c3430 .param/l "k" 0 6 119, +C4<0111>;
v0x557a496c3510_0 .net *"_s0", 1 0, L_0x557a496e5ff0;  1 drivers
v0x557a496c35f0_0 .net *"_s1", 13 0, L_0x557a496e6230;  1 drivers
v0x557a496c36d0_0 .net *"_s2", 15 0, L_0x557a496e63e0;  1 drivers
L_0x557a496e63e0 .concat [ 14 2 0 0], L_0x557a496e6230, L_0x557a496e5ff0;
S_0x557a496c4180 .scope module, "parallel_mult_inst" "parallel_mult" 7 59, 10 5 0, S_0x557a496b5aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din1"
    .port_info 2 /INPUT 128 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 200 "dout"
    .port_info 5 /OUTPUT 8 "dout_valid"
P_0x557a496bba20 .param/l "DIN1_WIDTH" 0 10 7, +C4<00000000000000000000000000001000>;
P_0x557a496bba60 .param/l "DIN2_WIDTH" 0 10 8, +C4<00000000000000000000000000010000>;
P_0x557a496bbaa0 .param/l "DOUT_WIDTH" 0 10 9, +C4<0000000000000000000000000000011001>;
P_0x557a496bbae0 .param/l "PARALLEL" 0 10 6, +C4<00000000000000000000000000001000>;
v0x557a496ce550_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496ce610_0 .net "din1", 63 0, o0x7f919c5efc78;  alias, 0 drivers
v0x557a496ce6f0_0 .net "din2", 127 0, o0x7f919c5efca8;  alias, 0 drivers
v0x557a496ce7b0_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496ce960_0 .net "dout", 199 0, L_0x557a496e4380;  alias, 1 drivers
v0x557a496cea20_0 .net "dout_valid", 7 0, L_0x557a496e45b0;  alias, 1 drivers
L_0x557a496e2520 .part o0x7f919c5efc78, 0, 8;
L_0x557a496e25f0 .part o0x7f919c5efca8, 0, 16;
L_0x557a496e2920 .part o0x7f919c5efc78, 8, 8;
L_0x557a496e29f0 .part o0x7f919c5efca8, 16, 16;
L_0x557a496e2cc0 .part o0x7f919c5efc78, 16, 8;
L_0x557a496e2d90 .part o0x7f919c5efca8, 32, 16;
L_0x557a496e3040 .part o0x7f919c5efc78, 24, 8;
L_0x557a496e3110 .part o0x7f919c5efca8, 48, 16;
L_0x557a496e3400 .part o0x7f919c5efc78, 32, 8;
L_0x557a496e35e0 .part o0x7f919c5efca8, 64, 16;
L_0x557a496e39f0 .part o0x7f919c5efc78, 40, 8;
L_0x557a496e3ac0 .part o0x7f919c5efca8, 80, 16;
L_0x557a496e3dd0 .part o0x7f919c5efc78, 48, 8;
L_0x557a496e3ea0 .part o0x7f919c5efca8, 96, 16;
L_0x557a496e4150 .part o0x7f919c5efc78, 56, 8;
L_0x557a496e4220 .part o0x7f919c5efca8, 112, 16;
LS_0x557a496e4380_0_0 .concat8 [ 25 25 25 25], v0x557a496c5690_0, v0x557a496c6a10_0, v0x557a496c7e40_0, v0x557a496c91f0_0;
LS_0x557a496e4380_0_4 .concat8 [ 25 25 25 25], v0x557a496ca680_0, v0x557a496cba10_0, v0x557a496ccdf0_0, v0x557a496ce1d0_0;
L_0x557a496e4380 .concat8 [ 100 100 0 0], LS_0x557a496e4380_0_0, LS_0x557a496e4380_0_4;
LS_0x557a496e45b0_0_0 .concat8 [ 1 1 1 1], L_0x557a496e2480, L_0x557a496e2820, L_0x557a496e2bc0, L_0x557a496e2f40;
LS_0x557a496e45b0_0_4 .concat8 [ 1 1 1 1], L_0x557a496e3300, L_0x557a496e38f0, L_0x557a496e3cd0, L_0x557a496e4050;
L_0x557a496e45b0 .concat8 [ 4 4 0 0], LS_0x557a496e45b0_0_0, LS_0x557a496e45b0_0_4;
S_0x557a496c4600 .scope generate, "genblk1[0]" "genblk1[0]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496c4810 .param/l "i" 0 10 20, +C4<00>;
S_0x557a496c48f0 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496c4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496c4ac0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496c4b00 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496c4b40 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496c4db0_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496c4e70_0 .net "din1", 7 0, L_0x557a496e2520;  1 drivers
v0x557a496c4f50_0 .var "din1_reg_0", 7 0;
v0x557a496c5040_0 .var "din1_reg_1", 7 0;
v0x557a496c5120_0 .net "din2", 15 0, L_0x557a496e25f0;  1 drivers
v0x557a496c5250_0 .var "din2_reg_0", 15 0;
v0x557a496c5330_0 .var "din2_reg_1", 15 0;
v0x557a496c5410_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496c54d0_0 .net "dout", 24 0, v0x557a496c5690_0;  1 drivers
v0x557a496c55b0_0 .var "dout_reg_0", 24 0;
v0x557a496c5690_0 .var "dout_reg_1", 24 0;
v0x557a496c5770_0 .net "dout_valid", 0 0, L_0x557a496e2480;  1 drivers
v0x557a496c5830_0 .var "dout_valid_r", 3 0;
L_0x557a496e2480 .part v0x557a496c5830_0, 3, 1;
S_0x557a496c59d0 .scope generate, "genblk1[1]" "genblk1[1]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496c5b90 .param/l "i" 0 10 20, +C4<01>;
S_0x557a496c5c50 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496c59d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496c5e20 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496c5e60 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496c5ea0 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496c6170_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496c6230_0 .net "din1", 7 0, L_0x557a496e2920;  1 drivers
v0x557a496c6310_0 .var "din1_reg_0", 7 0;
v0x557a496c6400_0 .var "din1_reg_1", 7 0;
v0x557a496c64e0_0 .net "din2", 15 0, L_0x557a496e29f0;  1 drivers
v0x557a496c6610_0 .var "din2_reg_0", 15 0;
v0x557a496c66f0_0 .var "din2_reg_1", 15 0;
v0x557a496c67d0_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496c6870_0 .net "dout", 24 0, v0x557a496c6a10_0;  1 drivers
v0x557a496c6930_0 .var "dout_reg_0", 24 0;
v0x557a496c6a10_0 .var "dout_reg_1", 24 0;
v0x557a496c6af0_0 .net "dout_valid", 0 0, L_0x557a496e2820;  1 drivers
v0x557a496c6bb0_0 .var "dout_valid_r", 3 0;
L_0x557a496e2820 .part v0x557a496c6bb0_0, 3, 1;
S_0x557a496c6d50 .scope generate, "genblk1[2]" "genblk1[2]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496c6f20 .param/l "i" 0 10 20, +C4<010>;
S_0x557a496c6fe0 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496c6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496c71b0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496c71f0 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496c7230 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496c7530_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496c75f0_0 .net "din1", 7 0, L_0x557a496e2cc0;  1 drivers
v0x557a496c76d0_0 .var "din1_reg_0", 7 0;
v0x557a496c77c0_0 .var "din1_reg_1", 7 0;
v0x557a496c78a0_0 .net "din2", 15 0, L_0x557a496e2d90;  1 drivers
v0x557a496c79d0_0 .var "din2_reg_0", 15 0;
v0x557a496c7ab0_0 .var "din2_reg_1", 15 0;
v0x557a496c7b90_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496c7c80_0 .net "dout", 24 0, v0x557a496c7e40_0;  1 drivers
v0x557a496c7d60_0 .var "dout_reg_0", 24 0;
v0x557a496c7e40_0 .var "dout_reg_1", 24 0;
v0x557a496c7f20_0 .net "dout_valid", 0 0, L_0x557a496e2bc0;  1 drivers
v0x557a496c7fe0_0 .var "dout_valid_r", 3 0;
L_0x557a496e2bc0 .part v0x557a496c7fe0_0, 3, 1;
S_0x557a496c81c0 .scope generate, "genblk1[3]" "genblk1[3]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496c8360 .param/l "i" 0 10 20, +C4<011>;
S_0x557a496c8440 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496c81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496c8610 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496c8650 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496c8690 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496c8930_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496c89f0_0 .net "din1", 7 0, L_0x557a496e3040;  1 drivers
v0x557a496c8ad0_0 .var "din1_reg_0", 7 0;
v0x557a496c8bc0_0 .var "din1_reg_1", 7 0;
v0x557a496c8ca0_0 .net "din2", 15 0, L_0x557a496e3110;  1 drivers
v0x557a496c8dd0_0 .var "din2_reg_0", 15 0;
v0x557a496c8eb0_0 .var "din2_reg_1", 15 0;
v0x557a496c8f90_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496c9030_0 .net "dout", 24 0, v0x557a496c91f0_0;  1 drivers
v0x557a496c9110_0 .var "dout_reg_0", 24 0;
v0x557a496c91f0_0 .var "dout_reg_1", 24 0;
v0x557a496c92d0_0 .net "dout_valid", 0 0, L_0x557a496e2f40;  1 drivers
v0x557a496c9390_0 .var "dout_valid_r", 3 0;
L_0x557a496e2f40 .part v0x557a496c9390_0, 3, 1;
S_0x557a496c9570 .scope generate, "genblk1[4]" "genblk1[4]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496c9760 .param/l "i" 0 10 20, +C4<0100>;
S_0x557a496c9840 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496c9570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496c9a10 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496c9a50 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496c9a90 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496c9d30_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496c9df0_0 .net "din1", 7 0, L_0x557a496e3400;  1 drivers
v0x557a496c9ed0_0 .var "din1_reg_0", 7 0;
v0x557a496c9fc0_0 .var "din1_reg_1", 7 0;
v0x557a496ca0a0_0 .net "din2", 15 0, L_0x557a496e35e0;  1 drivers
v0x557a496ca1d0_0 .var "din2_reg_0", 15 0;
v0x557a496ca2b0_0 .var "din2_reg_1", 15 0;
v0x557a496ca390_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496ca430_0 .net "dout", 24 0, v0x557a496ca680_0;  1 drivers
v0x557a496ca5a0_0 .var "dout_reg_0", 24 0;
v0x557a496ca680_0 .var "dout_reg_1", 24 0;
v0x557a496ca760_0 .net "dout_valid", 0 0, L_0x557a496e3300;  1 drivers
v0x557a496ca820_0 .var "dout_valid_r", 3 0;
L_0x557a496e3300 .part v0x557a496ca820_0, 3, 1;
S_0x557a496caa00 .scope generate, "genblk1[5]" "genblk1[5]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496c7c30 .param/l "i" 0 10 20, +C4<0101>;
S_0x557a496cac30 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496caa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496cae00 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496cae40 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496cae80 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496cb150_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496cb210_0 .net "din1", 7 0, L_0x557a496e39f0;  1 drivers
v0x557a496cb2f0_0 .var "din1_reg_0", 7 0;
v0x557a496cb3e0_0 .var "din1_reg_1", 7 0;
v0x557a496cb4c0_0 .net "din2", 15 0, L_0x557a496e3ac0;  1 drivers
v0x557a496cb5f0_0 .var "din2_reg_0", 15 0;
v0x557a496cb6d0_0 .var "din2_reg_1", 15 0;
v0x557a496cb7b0_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496cb850_0 .net "dout", 24 0, v0x557a496cba10_0;  1 drivers
v0x557a496cb930_0 .var "dout_reg_0", 24 0;
v0x557a496cba10_0 .var "dout_reg_1", 24 0;
v0x557a496cbaf0_0 .net "dout_valid", 0 0, L_0x557a496e38f0;  1 drivers
v0x557a496cbbb0_0 .var "dout_valid_r", 3 0;
L_0x557a496e38f0 .part v0x557a496cbbb0_0, 3, 1;
S_0x557a496cbd90 .scope generate, "genblk1[6]" "genblk1[6]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496cbf30 .param/l "i" 0 10 20, +C4<0110>;
S_0x557a496cc010 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496cbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496cc1e0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496cc220 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496cc260 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496cc530_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496cc5f0_0 .net "din1", 7 0, L_0x557a496e3dd0;  1 drivers
v0x557a496cc6d0_0 .var "din1_reg_0", 7 0;
v0x557a496cc7c0_0 .var "din1_reg_1", 7 0;
v0x557a496cc8a0_0 .net "din2", 15 0, L_0x557a496e3ea0;  1 drivers
v0x557a496cc9d0_0 .var "din2_reg_0", 15 0;
v0x557a496ccab0_0 .var "din2_reg_1", 15 0;
v0x557a496ccb90_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496ccc30_0 .net "dout", 24 0, v0x557a496ccdf0_0;  1 drivers
v0x557a496ccd10_0 .var "dout_reg_0", 24 0;
v0x557a496ccdf0_0 .var "dout_reg_1", 24 0;
v0x557a496cced0_0 .net "dout_valid", 0 0, L_0x557a496e3cd0;  1 drivers
v0x557a496ccf90_0 .var "dout_valid_r", 3 0;
L_0x557a496e3cd0 .part v0x557a496ccf90_0, 3, 1;
S_0x557a496cd170 .scope generate, "genblk1[7]" "genblk1[7]" 10 20, 10 20 0, S_0x557a496c4180;
 .timescale 0 0;
P_0x557a496cd310 .param/l "i" 0 10 20, +C4<0111>;
S_0x557a496cd3f0 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x557a496cd170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x557a496cd5c0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x557a496cd600 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x557a496cd640 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x557a496cd910_0 .net "clk", 0 0, o0x7f919c5ec018;  alias, 0 drivers
v0x557a496cd9d0_0 .net "din1", 7 0, L_0x557a496e4150;  1 drivers
v0x557a496cdab0_0 .var "din1_reg_0", 7 0;
v0x557a496cdba0_0 .var "din1_reg_1", 7 0;
v0x557a496cdc80_0 .net "din2", 15 0, L_0x557a496e4220;  1 drivers
v0x557a496cddb0_0 .var "din2_reg_0", 15 0;
v0x557a496cde90_0 .var "din2_reg_1", 15 0;
v0x557a496cdf70_0 .net "din_valid", 0 0, o0x7f919c5ee3e8;  alias, 0 drivers
v0x557a496ce010_0 .net "dout", 24 0, v0x557a496ce1d0_0;  1 drivers
v0x557a496ce0f0_0 .var "dout_reg_0", 24 0;
v0x557a496ce1d0_0 .var "dout_reg_1", 24 0;
v0x557a496ce2b0_0 .net "dout_valid", 0 0, L_0x557a496e4050;  1 drivers
v0x557a496ce370_0 .var "dout_valid_r", 3 0;
L_0x557a496e4050 .part v0x557a496ce370_0, 3, 1;
    .scope S_0x557a496c48f0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c4f50_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x557a496c48f0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c5040_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x557a496c48f0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c5250_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x557a496c48f0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c5330_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x557a496c48f0;
T_4 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c55b0_0, 0, 25;
    %end;
    .thread T_4;
    .scope S_0x557a496c48f0;
T_5 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c5690_0, 0, 25;
    %end;
    .thread T_5;
    .scope S_0x557a496c48f0;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496c5830_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x557a496c48f0;
T_7 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c5830_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c5830_0, 4, 5;
    %load/vec4 v0x557a496c5830_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c5830_0, 4, 5;
    %load/vec4 v0x557a496c5830_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c5830_0, 4, 5;
    %load/vec4 v0x557a496c5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x557a496c4e70_0;
    %assign/vec4 v0x557a496c4f50_0, 0;
    %load/vec4 v0x557a496c5120_0;
    %assign/vec4 v0x557a496c5250_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c5830_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c5830_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496c4f50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496c5250_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557a496c48f0;
T_8 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c4f50_0;
    %assign/vec4 v0x557a496c5040_0, 0;
    %load/vec4 v0x557a496c5250_0;
    %assign/vec4 v0x557a496c5330_0, 0;
    %load/vec4 v0x557a496c5040_0;
    %pad/s 25;
    %load/vec4 v0x557a496c5330_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496c55b0_0, 0;
    %load/vec4 v0x557a496c55b0_0;
    %assign/vec4 v0x557a496c5690_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557a496c5c50;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c6310_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x557a496c5c50;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c6400_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x557a496c5c50;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c6610_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x557a496c5c50;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c66f0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x557a496c5c50;
T_13 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c6930_0, 0, 25;
    %end;
    .thread T_13;
    .scope S_0x557a496c5c50;
T_14 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c6a10_0, 0, 25;
    %end;
    .thread T_14;
    .scope S_0x557a496c5c50;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496c6bb0_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x557a496c5c50;
T_16 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c6bb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c6bb0_0, 4, 5;
    %load/vec4 v0x557a496c6bb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c6bb0_0, 4, 5;
    %load/vec4 v0x557a496c6bb0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c6bb0_0, 4, 5;
    %load/vec4 v0x557a496c67d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x557a496c6230_0;
    %assign/vec4 v0x557a496c6310_0, 0;
    %load/vec4 v0x557a496c64e0_0;
    %assign/vec4 v0x557a496c6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c6bb0_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c6bb0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496c6310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496c6610_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x557a496c5c50;
T_17 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c6310_0;
    %assign/vec4 v0x557a496c6400_0, 0;
    %load/vec4 v0x557a496c6610_0;
    %assign/vec4 v0x557a496c66f0_0, 0;
    %load/vec4 v0x557a496c6400_0;
    %pad/s 25;
    %load/vec4 v0x557a496c66f0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496c6930_0, 0;
    %load/vec4 v0x557a496c6930_0;
    %assign/vec4 v0x557a496c6a10_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x557a496c6fe0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c76d0_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x557a496c6fe0;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c77c0_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x557a496c6fe0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c79d0_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x557a496c6fe0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c7ab0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x557a496c6fe0;
T_22 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c7d60_0, 0, 25;
    %end;
    .thread T_22;
    .scope S_0x557a496c6fe0;
T_23 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c7e40_0, 0, 25;
    %end;
    .thread T_23;
    .scope S_0x557a496c6fe0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496c7fe0_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x557a496c6fe0;
T_25 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c7fe0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c7fe0_0, 4, 5;
    %load/vec4 v0x557a496c7fe0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c7fe0_0, 4, 5;
    %load/vec4 v0x557a496c7fe0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c7fe0_0, 4, 5;
    %load/vec4 v0x557a496c7b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x557a496c75f0_0;
    %assign/vec4 v0x557a496c76d0_0, 0;
    %load/vec4 v0x557a496c78a0_0;
    %assign/vec4 v0x557a496c79d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c7fe0_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c7fe0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496c76d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496c79d0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x557a496c6fe0;
T_26 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c76d0_0;
    %assign/vec4 v0x557a496c77c0_0, 0;
    %load/vec4 v0x557a496c79d0_0;
    %assign/vec4 v0x557a496c7ab0_0, 0;
    %load/vec4 v0x557a496c77c0_0;
    %pad/s 25;
    %load/vec4 v0x557a496c7ab0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496c7d60_0, 0;
    %load/vec4 v0x557a496c7d60_0;
    %assign/vec4 v0x557a496c7e40_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x557a496c8440;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c8ad0_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x557a496c8440;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c8bc0_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x557a496c8440;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c8dd0_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x557a496c8440;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c8eb0_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x557a496c8440;
T_31 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c9110_0, 0, 25;
    %end;
    .thread T_31;
    .scope S_0x557a496c8440;
T_32 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496c91f0_0, 0, 25;
    %end;
    .thread T_32;
    .scope S_0x557a496c8440;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496c9390_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x557a496c8440;
T_34 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c9390_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c9390_0, 4, 5;
    %load/vec4 v0x557a496c9390_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c9390_0, 4, 5;
    %load/vec4 v0x557a496c9390_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c9390_0, 4, 5;
    %load/vec4 v0x557a496c8f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x557a496c89f0_0;
    %assign/vec4 v0x557a496c8ad0_0, 0;
    %load/vec4 v0x557a496c8ca0_0;
    %assign/vec4 v0x557a496c8dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c9390_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496c9390_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496c8ad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496c8dd0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x557a496c8440;
T_35 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c8ad0_0;
    %assign/vec4 v0x557a496c8bc0_0, 0;
    %load/vec4 v0x557a496c8dd0_0;
    %assign/vec4 v0x557a496c8eb0_0, 0;
    %load/vec4 v0x557a496c8bc0_0;
    %pad/s 25;
    %load/vec4 v0x557a496c8eb0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496c9110_0, 0;
    %load/vec4 v0x557a496c9110_0;
    %assign/vec4 v0x557a496c91f0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x557a496c9840;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c9ed0_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0x557a496c9840;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496c9fc0_0, 0, 8;
    %end;
    .thread T_37;
    .scope S_0x557a496c9840;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496ca1d0_0, 0, 16;
    %end;
    .thread T_38;
    .scope S_0x557a496c9840;
T_39 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496ca2b0_0, 0, 16;
    %end;
    .thread T_39;
    .scope S_0x557a496c9840;
T_40 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496ca5a0_0, 0, 25;
    %end;
    .thread T_40;
    .scope S_0x557a496c9840;
T_41 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496ca680_0, 0, 25;
    %end;
    .thread T_41;
    .scope S_0x557a496c9840;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496ca820_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x557a496c9840;
T_43 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496ca820_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ca820_0, 4, 5;
    %load/vec4 v0x557a496ca820_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ca820_0, 4, 5;
    %load/vec4 v0x557a496ca820_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ca820_0, 4, 5;
    %load/vec4 v0x557a496ca390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x557a496c9df0_0;
    %assign/vec4 v0x557a496c9ed0_0, 0;
    %load/vec4 v0x557a496ca0a0_0;
    %assign/vec4 v0x557a496ca1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ca820_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ca820_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496c9ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496ca1d0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x557a496c9840;
T_44 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c9ed0_0;
    %assign/vec4 v0x557a496c9fc0_0, 0;
    %load/vec4 v0x557a496ca1d0_0;
    %assign/vec4 v0x557a496ca2b0_0, 0;
    %load/vec4 v0x557a496c9fc0_0;
    %pad/s 25;
    %load/vec4 v0x557a496ca2b0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496ca5a0_0, 0;
    %load/vec4 v0x557a496ca5a0_0;
    %assign/vec4 v0x557a496ca680_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x557a496cac30;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496cb2f0_0, 0, 8;
    %end;
    .thread T_45;
    .scope S_0x557a496cac30;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496cb3e0_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0x557a496cac30;
T_47 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496cb5f0_0, 0, 16;
    %end;
    .thread T_47;
    .scope S_0x557a496cac30;
T_48 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496cb6d0_0, 0, 16;
    %end;
    .thread T_48;
    .scope S_0x557a496cac30;
T_49 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496cb930_0, 0, 25;
    %end;
    .thread T_49;
    .scope S_0x557a496cac30;
T_50 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496cba10_0, 0, 25;
    %end;
    .thread T_50;
    .scope S_0x557a496cac30;
T_51 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496cbbb0_0, 0, 4;
    %end;
    .thread T_51;
    .scope S_0x557a496cac30;
T_52 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496cbbb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496cbbb0_0, 4, 5;
    %load/vec4 v0x557a496cbbb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496cbbb0_0, 4, 5;
    %load/vec4 v0x557a496cbbb0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496cbbb0_0, 4, 5;
    %load/vec4 v0x557a496cb7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x557a496cb210_0;
    %assign/vec4 v0x557a496cb2f0_0, 0;
    %load/vec4 v0x557a496cb4c0_0;
    %assign/vec4 v0x557a496cb5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496cbbb0_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496cbbb0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496cb2f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496cb5f0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x557a496cac30;
T_53 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496cb2f0_0;
    %assign/vec4 v0x557a496cb3e0_0, 0;
    %load/vec4 v0x557a496cb5f0_0;
    %assign/vec4 v0x557a496cb6d0_0, 0;
    %load/vec4 v0x557a496cb3e0_0;
    %pad/s 25;
    %load/vec4 v0x557a496cb6d0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496cb930_0, 0;
    %load/vec4 v0x557a496cb930_0;
    %assign/vec4 v0x557a496cba10_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x557a496cc010;
T_54 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496cc6d0_0, 0, 8;
    %end;
    .thread T_54;
    .scope S_0x557a496cc010;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496cc7c0_0, 0, 8;
    %end;
    .thread T_55;
    .scope S_0x557a496cc010;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496cc9d0_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x557a496cc010;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496ccab0_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x557a496cc010;
T_58 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496ccd10_0, 0, 25;
    %end;
    .thread T_58;
    .scope S_0x557a496cc010;
T_59 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496ccdf0_0, 0, 25;
    %end;
    .thread T_59;
    .scope S_0x557a496cc010;
T_60 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496ccf90_0, 0, 4;
    %end;
    .thread T_60;
    .scope S_0x557a496cc010;
T_61 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496ccf90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ccf90_0, 4, 5;
    %load/vec4 v0x557a496ccf90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ccf90_0, 4, 5;
    %load/vec4 v0x557a496ccf90_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ccf90_0, 4, 5;
    %load/vec4 v0x557a496ccb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x557a496cc5f0_0;
    %assign/vec4 v0x557a496cc6d0_0, 0;
    %load/vec4 v0x557a496cc8a0_0;
    %assign/vec4 v0x557a496cc9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ccf90_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ccf90_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496cc6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496cc9d0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x557a496cc010;
T_62 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496cc6d0_0;
    %assign/vec4 v0x557a496cc7c0_0, 0;
    %load/vec4 v0x557a496cc9d0_0;
    %assign/vec4 v0x557a496ccab0_0, 0;
    %load/vec4 v0x557a496cc7c0_0;
    %pad/s 25;
    %load/vec4 v0x557a496ccab0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496ccd10_0, 0;
    %load/vec4 v0x557a496ccd10_0;
    %assign/vec4 v0x557a496ccdf0_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x557a496cd3f0;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496cdab0_0, 0, 8;
    %end;
    .thread T_63;
    .scope S_0x557a496cd3f0;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a496cdba0_0, 0, 8;
    %end;
    .thread T_64;
    .scope S_0x557a496cd3f0;
T_65 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496cddb0_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_0x557a496cd3f0;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496cde90_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_0x557a496cd3f0;
T_67 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496ce0f0_0, 0, 25;
    %end;
    .thread T_67;
    .scope S_0x557a496cd3f0;
T_68 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557a496ce1d0_0, 0, 25;
    %end;
    .thread T_68;
    .scope S_0x557a496cd3f0;
T_69 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557a496ce370_0, 0, 4;
    %end;
    .thread T_69;
    .scope S_0x557a496cd3f0;
T_70 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496ce370_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ce370_0, 4, 5;
    %load/vec4 v0x557a496ce370_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ce370_0, 4, 5;
    %load/vec4 v0x557a496ce370_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ce370_0, 4, 5;
    %load/vec4 v0x557a496cdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x557a496cd9d0_0;
    %assign/vec4 v0x557a496cdab0_0, 0;
    %load/vec4 v0x557a496cdc80_0;
    %assign/vec4 v0x557a496cddb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ce370_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496ce370_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a496cdab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557a496cddb0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x557a496cd3f0;
T_71 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496cdab0_0;
    %assign/vec4 v0x557a496cdba0_0, 0;
    %load/vec4 v0x557a496cddb0_0;
    %assign/vec4 v0x557a496cde90_0, 0;
    %load/vec4 v0x557a496cdba0_0;
    %pad/s 25;
    %load/vec4 v0x557a496cde90_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x557a496ce0f0_0, 0;
    %load/vec4 v0x557a496ce0f0_0;
    %assign/vec4 v0x557a496ce1d0_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x557a496c07e0;
T_72 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c0440_0, 0, 16;
    %end;
    .thread T_72;
    .scope S_0x557a496c07e0;
T_73 ;
    %wait E_0x557a495b18d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496c3df0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x557a496c3df0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3df0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %inv;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3df0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3df0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c3c70_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3df0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c0440_0, 4, 5;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3df0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3df0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3df0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c3c70_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3df0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c0440_0, 4, 5;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3df0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3df0_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %addi 22, 0, 36;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3df0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c3c70_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3df0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c0440_0, 4, 5;
T_73.5 ;
T_73.3 ;
    %load/vec4 v0x557a496c3df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557a496c3df0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x557a496c0a10;
T_74 ;
    %wait E_0x557a495b18d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496c3eb0_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x557a496c3eb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x557a496c3880_0;
    %load/vec4 v0x557a496c3eb0_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 11, 0, 4;
    %sub;
    %pad/s 38;
    %subi 13, 0, 38;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496c3eb0_0;
    %pad/s 33;
    %muli 14, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496c3b40_0, 4, 5;
    %load/vec4 v0x557a496c3eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557a496c3eb0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x557a496c0050;
T_75 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557a496c3c70_0, 0, 16;
    %end;
    .thread T_75;
    .scope S_0x557a496c0050;
T_76 ;
    %pushi/vec4 0, 0, 112;
    %store/vec4 v0x557a496c3b40_0, 0, 112;
    %end;
    .thread T_76;
    .scope S_0x557a496c0050;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496c4020_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x557a496c0050;
T_78 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496c3960_0;
    %assign/vec4 v0x557a496c4020_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x557a496b9200;
T_79 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557a496b9840_0, 0, 17;
    %end;
    .thread T_79;
    .scope S_0x557a496b9200;
T_80 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b9590_0;
    %pad/s 17;
    %load/vec4 v0x557a496b9670_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x557a496b9840_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_0x557a496b9c70;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557a496ba280_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0x557a496b9c70;
T_82 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b9fd0_0;
    %pad/s 17;
    %load/vec4 v0x557a496ba0b0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x557a496ba280_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x557a496ba6e0;
T_83 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557a496bad20_0, 0, 17;
    %end;
    .thread T_83;
    .scope S_0x557a496ba6e0;
T_84 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496baa70_0;
    %pad/s 17;
    %load/vec4 v0x557a496bab50_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x557a496bad20_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x557a496bb1a0;
T_85 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x557a496bb7b0_0, 0, 17;
    %end;
    .thread T_85;
    .scope S_0x557a496bb1a0;
T_86 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496bb500_0;
    %pad/s 17;
    %load/vec4 v0x557a496bb5e0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x557a496bb7b0_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x557a496bca90;
T_87 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x557a496bd0d0_0, 0, 18;
    %end;
    .thread T_87;
    .scope S_0x557a496bca90;
T_88 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496bce20_0;
    %pad/s 18;
    %load/vec4 v0x557a496bcf00_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x557a496bd0d0_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_0x557a496bd550;
T_89 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x557a496bdb60_0, 0, 18;
    %end;
    .thread T_89;
    .scope S_0x557a496bd550;
T_90 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496bd8b0_0;
    %pad/s 18;
    %load/vec4 v0x557a496bd990_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x557a496bdb60_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x557a496be540;
T_91 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x557a496beba0_0, 0, 19;
    %end;
    .thread T_91;
    .scope S_0x557a496be540;
T_92 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496be8f0_0;
    %pad/s 19;
    %load/vec4 v0x557a496be9d0_0;
    %pad/s 19;
    %add;
    %assign/vec4 v0x557a496beba0_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x557a496bdfe0;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496bee10_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x557a496bdfe0;
T_94 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496bee10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x557a496bf090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x557a496bee10_0, 0;
    %jmp T_94;
    .thread T_94;
    .scope S_0x557a496bbd50;
T_95 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557a496bf4d0_0, 0, 2;
    %end;
    .thread T_95;
    .scope S_0x557a496bbd50;
T_96 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496bf4d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x557a496bf7b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x557a496bf4d0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x557a496b8520;
T_97 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557a496bfbc0_0, 0, 3;
    %end;
    .thread T_97;
    .scope S_0x557a496b8520;
T_98 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496bfbc0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x557a496bfde0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %assign/vec4 v0x557a496bfbc0_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x557a496b6980;
T_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496b7390_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_0x557a496b6980;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b80d0_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x557a496b6980;
T_101 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557a496b7cf0_0, 0, 2;
    %end;
    .thread T_101;
    .scope S_0x557a496b6980;
T_102 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b8010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a496b80d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557a496b7390_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x557a496b79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x557a496b78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x557a496b7570_0;
    %assign/vec4 v0x557a496b7390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a496b80d0_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x557a496b7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x557a496b7390_0;
    %load/vec4 v0x557a496b7570_0;
    %add;
    %assign/vec4 v0x557a496b7390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a496b80d0_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x557a496b7390_0;
    %load/vec4 v0x557a496b7570_0;
    %add;
    %assign/vec4 v0x557a496b7390_0, 0;
T_102.7 ;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x557a496b6980;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b7dd0_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x557a496b6980;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b7e90_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x557a496b6980;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b7f50_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x557a496b6980;
T_106 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b7390_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x557a496b7dd0_0, 0;
    %load/vec4 v0x557a496b7700_0;
    %parti/s 1, 18, 6;
    %assign/vec4 v0x557a496b7e90_0, 0;
    %load/vec4 v0x557a496b78f0_0;
    %assign/vec4 v0x557a496b7f50_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x557a496b6980;
T_107 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b8010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557a496b7cf0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x557a496b79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x557a496b7f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557a496b7cf0_0, 0;
    %jmp T_107.5;
T_107.4 ;
    %load/vec4 v0x557a496b7390_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x557a496b7dd0_0;
    %inv;
    %load/vec4 v0x557a496b7e90_0;
    %inv;
    %and;
    %and;
    %load/vec4 v0x557a496b7cf0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496b7cf0_0, 4, 5;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x557a496b7390_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x557a496b7dd0_0;
    %load/vec4 v0x557a496b7e90_0;
    %and;
    %and;
    %load/vec4 v0x557a496b7cf0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557a496b7cf0_0, 4, 5;
    %jmp T_107.9;
T_107.8 ;
    %load/vec4 v0x557a496b7cf0_0;
    %assign/vec4 v0x557a496b7cf0_0, 0;
T_107.9 ;
T_107.7 ;
T_107.5 ;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x557a496b6980;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496b7b50_0, 0, 32;
    %end;
    .thread T_108;
    .scope S_0x557a496b6980;
T_109 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496b7490_0, 0, 32;
    %end;
    .thread T_109;
    .scope S_0x557a496b6980;
T_110 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b82a0_0, 0, 1;
    %end;
    .thread T_110;
    .scope S_0x557a496b6980;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b8360_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x557a496b6980;
T_112 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b80d0_0;
    %assign/vec4 v0x557a496b82a0_0, 0;
    %load/vec4 v0x557a496b82a0_0;
    %assign/vec4 v0x557a496b8360_0, 0;
    %load/vec4 v0x557a496b7390_0;
    %assign/vec4 v0x557a496b7490_0, 0;
    %load/vec4 v0x557a496b82a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x557a496b7cf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x557a496b7b50_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x557a496b7cf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x557a496b7b50_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x557a496b7490_0;
    %assign/vec4 v0x557a496b7b50_0, 0;
T_112.5 ;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x557a496b7b50_0;
    %assign/vec4 v0x557a496b7b50_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x557a496b5aa0;
T_113 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x557a496d0ab0_0, 0, 7;
    %end;
    .thread T_113;
    .scope S_0x557a496b5aa0;
T_114 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x557a496d0b50_0, 0, 7;
    %end;
    .thread T_114;
    .scope S_0x557a496b5aa0;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496cfd00_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x557a496b5aa0;
T_116 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x557a496cfb70_0, 0, 19;
    %end;
    .thread T_116;
    .scope S_0x557a496b5aa0;
T_117 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496d0ab0_0;
    %assign/vec4 v0x557a496d0b50_0, 0;
    %load/vec4 v0x557a496d0940_0;
    %assign/vec4 v0x557a496cfd00_0, 0;
    %load/vec4 v0x557a496d0690_0;
    %assign/vec4 v0x557a496cfb70_0, 0;
    %load/vec4 v0x557a496d0430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 63, 0, 7;
    %assign/vec4 v0x557a496d0ab0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x557a496d0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x557a496d0ab0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_117.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557a496d0ab0_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x557a496d0ab0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x557a496d0ab0_0, 0;
T_117.5 ;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x557a496d0ab0_0;
    %assign/vec4 v0x557a496d0ab0_0, 0;
T_117.3 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x557a496b4800;
T_118 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557a496b49d0_0, 0, 2;
    %end;
    .thread T_118;
    .scope S_0x557a496b4800;
T_119 ;
    %wait E_0x557a495b18d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496b5600_0, 0, 32;
T_119.0 ;
    %load/vec4 v0x557a496b5600_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_119.1, 5;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b5600_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %inv;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b5600_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 9, 0, 35;
    %part/s 10;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b5600_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b5430_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b5600_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b49d0_0, 4, 5;
    %jmp T_119.3;
T_119.2 ;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b5600_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b5600_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 9, 0, 35;
    %part/s 10;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.4, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b5600_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b5430_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b5600_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b49d0_0, 4, 5;
    %jmp T_119.5;
T_119.4 ;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b5600_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b5600_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %addi 22, 0, 34;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b5600_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b5430_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b5600_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b49d0_0, 4, 5;
T_119.5 ;
T_119.3 ;
    %load/vec4 v0x557a496b5600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557a496b5600_0, 0, 32;
    %jmp T_119.0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x557a496b4ad0;
T_120 ;
    %wait E_0x557a495b18d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a496b56e0_0, 0, 32;
T_120.0 ;
    %load/vec4 v0x557a496b56e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_120.1, 5;
    %load/vec4 v0x557a496b5070_0;
    %load/vec4 v0x557a496b56e0_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %pushi/vec4 4294967290, 0, 32;
    %concati/vec4 3, 0, 2;
    %sub;
    %pad/s 36;
    %subi 13, 0, 36;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557a496b56e0_0;
    %pad/s 33;
    %muli 14, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x557a496b5300_0, 4, 5;
    %load/vec4 v0x557a496b56e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557a496b56e0_0, 0, 32;
    %jmp T_120.0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x557a496b42c0;
T_121 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557a496b5430_0, 0, 2;
    %end;
    .thread T_121;
    .scope S_0x557a496b42c0;
T_122 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x557a496b5300_0, 0, 14;
    %end;
    .thread T_122;
    .scope S_0x557a496b42c0;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496b57c0_0, 0, 1;
    %end;
    .thread T_123;
    .scope S_0x557a496b42c0;
T_124 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496b5150_0;
    %assign/vec4 v0x557a496b57c0_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x557a49686f30;
T_125 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a4969e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a4969f560_0, 0;
    %load/vec4 v0x557a49692020_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a4969f290_0, 0;
    %jmp T_125.3;
T_125.2 ;
    %load/vec4 v0x557a49692020_0;
    %parti/s 7, 9, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x557a4969f290_0, 0;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x557a49692020_0;
    %parti/s 8, 2, 3;
    %assign/vec4 v0x557a4969f290_0, 0;
T_125.5 ;
T_125.3 ;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x557a4969f290_0;
    %assign/vec4 v0x557a4969f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a4969f560_0, 0;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x557a496897d0;
T_126 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a4969f290_0, 0, 8;
    %end;
    .thread T_126;
    .scope S_0x557a496897d0;
T_127 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a4969f560_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x557a49659650;
T_128 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x557a496d0fb0_0, 0, 33;
    %end;
    .thread T_128;
    .scope S_0x557a49659650;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a496d10f0_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x557a49659650;
T_130 ;
    %wait E_0x557a495b18d0;
    %load/vec4 v0x557a496d18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %load/vec4 v0x557a496d1270_0;
    %pad/s 33;
    %load/vec4 v0x557a496d17e0_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x557a496d0fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a496d10f0_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x557a496d0eb0_0;
    %assign/vec4 v0x557a496d0fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a496d10f0_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x557a496650e0;
T_131 ;
    %vpi_call 2 74 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars" {0 0 0};
    %end;
    .thread T_131;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "parallel_perceptron_tb.v";
    "./parallel_perceptron.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/activation.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/relu/relu.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/signed_cast/signed_cast.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_macc/parallel_macc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/accumulator/acc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/adder_tree/adder_tree.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_mult/parallel_mult.v";
