# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sources/lab10.vhd" \
"../../../../../sources/tb_crc_calc.vhd" \
"../../../../../sources/test_bench.vhd" \

# Do not sort compile order
nosort
