Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 26 22:14:33 2024
| Host         : DESKTOP-LUJNASU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.263       -3.214                     40                24989        0.047        0.000                      0                24989        2.750        0.000                       0                  4510  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.263       -3.214                     40                24989        0.047        0.000                      0                24989        2.750        0.000                       0                  4510  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -0.263ns,  Total Violation       -3.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.767ns (34.667%)  route 5.215ns (65.333%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 13.317 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/Q
                         net (fo=123, routed)         0.704     6.897    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.021 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[1]_i_1/O
                         net (fo=11, routed)          0.864     7.885    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[1]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_0_0_i_4/O
                         net (fo=128, routed)         1.643     9.653    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_2_2/A1
    SLICE_X66Y53         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     9.777 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_2_2/SP/O
                         net (fo=2, routed)           0.702    10.479    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_data_o0[2]
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.603 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/i__carry_i_2/O
                         net (fo=1, routed)           0.000    10.603    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/i__carry_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.001 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.001    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.343    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.457 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.457    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.571 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.571    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.112 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/O[3]
                         net (fo=1, routed)           0.624    12.736    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_4
    SLICE_X59Y66         LUT2 (Prop_lut2_I0_O)        0.306    13.042 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35_i_1/O
                         net (fo=1, routed)           0.677    13.720    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35/D
    SLICE_X54Y66         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.529    13.317    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35/WCLK
    SLICE_X54Y66         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35/SP/CLK
                         clock pessimism              0.424    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X54Y66         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    13.456    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_35_35/SP
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 2.796ns (35.701%)  route 5.036ns (64.299%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X52Y51         FDSE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDSE (Prop_fdse_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/Q
                         net (fo=12, routed)          0.700     6.894    design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.018 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[2]_i_1/O
                         net (fo=11, routed)          0.838     7.856    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[2]
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_24_24_i_3/O
                         net (fo=128, routed)         1.506     9.486    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_4_4/A1
    SLICE_X46Y46         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.117     9.603 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_4_4/SP/O
                         net (fo=2, routed)           0.786    10.389    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_data_o0[4]
    SLICE_X47Y53         LUT2 (Prop_lut2_I0_O)        0.124    10.513 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/i__carry__0_i_4__10/O
                         net (fo=1, routed)           0.000    10.513    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/i__carry__0_i_4__10_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.045 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.045    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.273    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.387    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.615    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.729    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.843    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.065 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8/O[0]
                         net (fo=1, routed)           0.610    12.675    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8_n_7
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.299    12.974 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36_i_1__10/O
                         net (fo=1, routed)           0.596    13.570    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36/D
    SLICE_X46Y68         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.468    13.256    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36/WCLK
    SLICE_X46Y68         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36/SP/CLK
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.544    
    SLICE_X46Y68         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    13.336    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_36_36/SP
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.037ns (38.495%)  route 4.852ns (61.505%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/Q
                         net (fo=123, routed)         0.704     6.897    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.021 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[1]_i_1/O
                         net (fo=11, routed)          0.864     7.885    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[1]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_0_0_i_4/O
                         net (fo=128, routed)         1.406     9.415    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_1_1/A1
    SLICE_X54Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     9.525 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_1_1/SP/O
                         net (fo=2, routed)           0.763    10.288    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_data_o0[1]
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.412 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.412    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/i__carry_i_3__2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.962    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.076 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.076    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.190 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.190    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.304 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.304    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.418    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.532    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.646 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.646    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.760    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.874    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.208 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8/O[1]
                         net (fo=1, routed)           0.784    12.992    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8_n_6
    SLICE_X51Y67         LUT2 (Prop_lut2_I0_O)        0.303    13.295 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37_i_1__2/O
                         net (fo=1, routed)           0.332    13.627    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37/D
    SLICE_X50Y69         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.455    13.243    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37/WCLK
    SLICE_X50Y69         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP/CLK
                         clock pessimism              0.458    13.701    
                         clock uncertainty           -0.035    13.665    
    SLICE_X50Y69         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    13.407    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.019ns (38.337%)  route 4.856ns (61.663%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/Q
                         net (fo=123, routed)         0.704     6.897    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.021 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[1]_i_1/O
                         net (fo=11, routed)          0.864     7.885    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[1]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_0_0_i_4/O
                         net (fo=128, routed)         1.406     9.415    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_1_1/A1
    SLICE_X54Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     9.525 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_1_1/SP/O
                         net (fo=2, routed)           0.763    10.288    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_data_o0[1]
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.412 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.412    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/i__carry_i_3__2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.962    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.076 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.076    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.190 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.190    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.304 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.304    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.418 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.418    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.532 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.532    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.646 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.646    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.760    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.874    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8/O[3]
                         net (fo=1, routed)           0.788    12.975    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8_n_4
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.306    13.281 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39_i_1__2/O
                         net (fo=1, routed)           0.331    13.613    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39/D
    SLICE_X50Y69         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.455    13.243    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39/WCLK
    SLICE_X50Y69         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39/SP/CLK
                         clock pessimism              0.458    13.701    
                         clock uncertainty           -0.035    13.665    
    SLICE_X50Y69         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    13.416    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_39_39/SP
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 2.829ns (36.015%)  route 5.027ns (63.985%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 13.249 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/Q
                         net (fo=123, routed)         0.704     6.897    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.021 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[1]_i_1/O
                         net (fo=11, routed)          0.864     7.885    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[1]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_0_0_i_4/O
                         net (fo=128, routed)         1.328     9.338    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_4_4/A1
    SLICE_X50Y42         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.262     9.600 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_4_4/SP/O
                         net (fo=2, routed)           0.939    10.539    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_data_o0[4]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.663 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/i__carry__0_i_4__7/O
                         net (fo=1, routed)           0.000    10.663    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/i__carry__0_i_4__7_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.195 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.195    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.309    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.423 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.423    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.537 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.537    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.651 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.651    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.765 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.765    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.099 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.583    12.682    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_6
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.303    12.985 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29_i_1__7/O
                         net (fo=1, routed)           0.609    13.594    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29/D
    SLICE_X50Y64         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461    13.249    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29/WCLK
    SLICE_X50Y64         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.458    13.707    
                         clock uncertainty           -0.035    13.671    
    SLICE_X50Y64         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    13.413    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[8].mac_row[8].Acc_elements/acc_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                         13.413    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 2.702ns (34.916%)  route 5.037ns (65.084%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 13.255 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X52Y51         FDSE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDSE (Prop_fdse_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/Q
                         net (fo=12, routed)          0.700     6.894    design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.018 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[2]_i_1/O
                         net (fo=11, routed)          0.838     7.856    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[2]
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_24_24_i_3/O
                         net (fo=128, routed)         1.506     9.486    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_4_4/A1
    SLICE_X46Y46         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.117     9.603 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_4_4/SP/O
                         net (fo=2, routed)           0.786    10.389    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_data_o0[4]
    SLICE_X47Y53         LUT2 (Prop_lut2_I0_O)        0.124    10.513 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/i__carry__0_i_4__10/O
                         net (fo=1, routed)           0.000    10.513    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/i__carry__0_i_4__10_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.045 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.045    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.273    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.387    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.615    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.729    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.968 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/O[2]
                         net (fo=1, routed)           0.828    12.796    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_5
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.302    13.098 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34_i_1__10/O
                         net (fo=1, routed)           0.379    13.477    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34/D
    SLICE_X46Y70         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.467    13.255    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34/WCLK
    SLICE_X46Y70         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34/SP/CLK
                         clock pessimism              0.323    13.579    
                         clock uncertainty           -0.035    13.543    
    SLICE_X46Y70         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    13.315    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_34_34/SP
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.396ns (31.016%)  route 5.329ns (68.984%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X52Y51         FDSE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDSE (Prop_fdse_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/Q
                         net (fo=12, routed)          0.700     6.894    design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.018 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[2]_i_1/O
                         net (fo=11, routed)          0.838     7.856    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[2]
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_24_24_i_3/O
                         net (fo=128, routed)         1.525     9.505    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_8_8/A1
    SLICE_X42Y44         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.153     9.658 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_8_8/SP/O
                         net (fo=2, routed)           0.952    10.609    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_data_o0[8]
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.733 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/i__carry__1_i_4__14/O
                         net (fo=1, routed)           0.000    10.733    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/i__carry__1_i_4__14_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.265 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.265    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.846 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.557    12.403    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_5
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.302    12.705 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26_i_1__14/O
                         net (fo=1, routed)           0.757    13.463    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26/D
    SLICE_X42Y66         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.472    13.260    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26/WCLK
    SLICE_X42Y66         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.323    13.584    
                         clock uncertainty           -0.035    13.548    
    SLICE_X42Y66         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    13.320    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[15].mac_row[8].Acc_elements/acc_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 2.785ns (35.516%)  route 5.056ns (64.484%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 13.317 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/Q
                         net (fo=123, routed)         0.704     6.897    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.021 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[1]_i_1/O
                         net (fo=11, routed)          0.864     7.885    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[1]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_0_0_i_4/O
                         net (fo=128, routed)         1.643     9.653    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_2_2/A1
    SLICE_X66Y53         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     9.777 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_2_2/SP/O
                         net (fo=2, routed)           0.702    10.479    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_data_o0[2]
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.603 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/i__carry_i_2/O
                         net (fo=1, routed)           0.000    10.603    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/i__carry_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.001 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.001    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.343    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.457 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.457    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.571 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.571    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.133 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/O[1]
                         net (fo=1, routed)           0.597    12.731    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_6
    SLICE_X61Y63         LUT2 (Prop_lut2_I0_O)        0.303    13.034 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33_i_1/O
                         net (fo=1, routed)           0.546    13.579    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33/D
    SLICE_X54Y66         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.529    13.317    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33/WCLK
    SLICE_X54Y66         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33/SP/CLK
                         clock pessimism              0.424    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X54Y66         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    13.447    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_33_33/SP
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 3.062ns (39.273%)  route 4.734ns (60.727%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep/Q
                         net (fo=123, routed)         0.704     6.897    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[1]_rep_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.124     7.021 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[1]_i_1/O
                         net (fo=11, routed)          0.864     7.885    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[1]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_0_0_i_4/O
                         net (fo=128, routed)         1.330     9.340    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_3_3/A1
    SLICE_X58Y48         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.284     9.624 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_3_3/SP/O
                         net (fo=2, routed)           0.775    10.399    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_data_o0[3]
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.523 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000    10.523    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/i__carry_i_1__6_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.924 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.924    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.152    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.266    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.380 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.380    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.494    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.608 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.608    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.722 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.722    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.836 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.836    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.170 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8/O[1]
                         net (fo=1, routed)           0.589    12.759    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8_n_6
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.303    13.062 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37_i_1__6/O
                         net (fo=1, routed)           0.472    13.534    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37/D
    SLICE_X50Y70         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.455    13.243    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37/WCLK
    SLICE_X50Y70         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP/CLK
                         clock pessimism              0.458    13.701    
                         clock uncertainty           -0.035    13.665    
    SLICE_X50Y70         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    13.407    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[7].mac_row[8].Acc_elements/acc_reg_0_3_37_37/SP
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 2.816ns (36.573%)  route 4.884ns (63.427%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.640     5.738    design_1_i/top_mlp_0/inst/main/Global_Control/clk
    SLICE_X52Y51         FDSE                                         r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDSE (Prop_fdse_C_Q)         0.456     6.194 r  design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]/Q
                         net (fo=12, routed)          0.700     6.894    design_1_i/top_mlp_0/inst/main/Global_Control/layer_cnt_reg[2]
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.018 r  design_1_i/top_mlp_0/inst/main/Global_Control/datasel_z[2]_i_1/O
                         net (fo=11, routed)          0.838     7.856    design_1_i/top_mlp_0/inst/main/Global_Control/layer_state_reg[2]_rep_1[2]
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  design_1_i/top_mlp_0/inst/main/Global_Control/acc_reg_0_3_24_24_i_3/O
                         net (fo=128, routed)         1.506     9.486    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_4_4/A1
    SLICE_X46Y46         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.117     9.603 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_4_4/SP/O
                         net (fo=2, routed)           0.786    10.389    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_data_o0[4]
    SLICE_X47Y53         LUT2 (Prop_lut2_I0_O)        0.124    10.513 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/i__carry__0_i_4__10/O
                         net (fo=1, routed)           0.000    10.513    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/i__carry__0_i_4__10_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.045 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.045    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.273    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.387    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.615    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__5_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.729    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__6_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.843    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__7_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.082 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8/O[2]
                         net (fo=1, routed)           0.438    12.520    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/p_0_out_inferred__0/i__carry__8_n_5
    SLICE_X47Y63         LUT2 (Prop_lut2_I0_O)        0.302    12.822 r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38_i_1__10/O
                         net (fo=1, routed)           0.616    13.438    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38/D
    SLICE_X46Y68         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.468    13.256    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38/WCLK
    SLICE_X46Y68         RAMS32                                       r  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38/SP/CLK
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.544    
    SLICE_X46Y68         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    13.316    design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[11].mac_row[8].Acc_elements/acc_reg_0_3_38_38/SP
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                 -0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.981%)  route 0.246ns (60.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.641     1.751    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.915 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][25]/Q
                         net (fo=2, routed)           0.246     2.162    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/w_accum_mesg[0]
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.826     2.193    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/aclk
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.261     1.931    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.114    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.700%)  route 0.241ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.556     1.666    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.128     1.794 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.241     2.035    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.867     2.234    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.490     1.744    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     1.987    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.700%)  route 0.241ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.556     1.666    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.128     1.794 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=1, routed)           0.241     2.035    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.867     2.234    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.490     1.744    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     1.987    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.552     1.662    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=32, routed)          0.225     2.028    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WE
    SLICE_X46Y92         RAMS32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.823     2.190    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y92         RAMS32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.261     1.928    
    SLICE_X46Y92         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.048     1.976    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y17  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y17  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y25  design_1_i/top_mlp_0/inst/main/w_buf_inst/wrom[0].wrom_out0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y25  design_1_i/top_mlp_0/inst/main/w_buf_inst/wrom[0].wrom_out0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y2   design_1_i/top_mlp_0/inst/main/w_buf_inst/wrom[10].wrom_out0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y2   design_1_i/top_mlp_0/inst/main/w_buf_inst/wrom[10].wrom_out0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y15  design_1_i/top_mlp_0/inst/main/w_buf_inst/wrom[11].wrom_out0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y15  design_1_i/top_mlp_0/inst/main/w_buf_inst/wrom[11].wrom_out0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y53  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y53  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y53  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y53  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y58  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y58  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y58  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y58  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_23_23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X50Y59  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X50Y59  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y50  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y50  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y48  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y48  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y48  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y48  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[3].mac_row[8].Acc_elements/acc_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y50  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y50  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y51  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y51  design_1_i/top_mlp_0/inst/main/processing_unit/mac_column[0].mac_row[8].Acc_elements/acc_reg_0_3_14_14/SP/CLK



