// Seed: 1153891759
module module_0 (
    id_1
);
  input id_1;
  reg   id_2;
  logic id_3;
  logic id_4;
  always @(posedge 1'b0 - id_3) begin
    if (1) id_1 <= id_2;
    else begin
      id_4 = 1;
    end
  end
endmodule
