{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493990396501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493990396503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 10:19:56 2017 " "Processing started: Fri May  5 10:19:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493990396503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1493990396503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1493990396503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1493990397082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1493990397083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joao.vieira/Documentos/J17/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joao.vieira/Documentos/J17/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce.v" "" { Text "/home/joao.vieira/Documentos/J17/debounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493990424503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joao.vieira/Documentos/J17/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joao.vieira/Documentos/J17/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../UC.v" "" { Text "/home/joao.vieira/Documentos/J17/UC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493990424505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joao.vieira/Documentos/J17/J17.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joao.vieira/Documentos/J17/J17.v" { { "Info" "ISGN_ENTITY_NAME" "1 J17 " "Found entity 1: J17" {  } { { "../J17.v" "" { Text "/home/joao.vieira/Documentos/J17/J17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493990424507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joao.vieira/Documentos/J17/IF.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joao.vieira/Documentos/J17/IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../IF.v" "" { Text "/home/joao.vieira/Documentos/J17/IF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493990424508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joao.vieira/Documentos/J17/DP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joao.vieira/Documentos/J17/DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../DP.v" "" { Text "/home/joao.vieira/Documentos/J17/DP.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493990424510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joao.vieira/Documentos/J17/RAM.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/joao.vieira/Documentos/J17/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424512 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_7seg " "Found entity 2: LED_7seg" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493990424512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493990424512 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RAM.v(26) " "Verilog HDL Instantiation warning at RAM.v(26): instance has no name" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1493990424518 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RAM.v(31) " "Verilog HDL Instantiation warning at RAM.v(31): instance has no name" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1493990424518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "J17 " "Elaborating entity \"J17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1493990424737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:InstructionFetch " "Elaborating entity \"IF\" for hierarchy \"IF:InstructionFetch\"" {  } { { "../J17.v" "InstructionFetch" { Text "/home/joao.vieira/Documentos/J17/J17.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493990424781 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.data_a 0 IF.v(15) " "Net \"list.data_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "/home/joao.vieira/Documentos/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1493990424792 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.waddr_a 0 IF.v(15) " "Net \"list.waddr_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "/home/joao.vieira/Documentos/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1493990424792 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.we_a 0 IF.v(15) " "Net \"list.we_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "/home/joao.vieira/Documentos/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1493990424792 "|J17|IF:InstructionFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:ControlUnit " "Elaborating entity \"UC\" for hierarchy \"UC:ControlUnit\"" {  } { { "../J17.v" "ControlUnit" { Text "/home/joao.vieira/Documentos/J17/J17.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493990424912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:DataPath " "Elaborating entity \"DP\" for hierarchy \"DP:DataPath\"" {  } { { "../J17.v" "DataPath" { Text "/home/joao.vieira/Documentos/J17/J17.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493990424931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(50) " "Verilog HDL assignment warning at DP.v(50): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "/home/joao.vieira/Documentos/J17/DP.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493990424958 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(64) " "Verilog HDL assignment warning at DP.v(64): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "/home/joao.vieira/Documentos/J17/DP.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493990424958 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(96) " "Verilog HDL assignment warning at DP.v(96): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "/home/joao.vieira/Documentos/J17/DP.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493990424958 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stackSelect DP.v(26) " "Output port \"stackSelect\" at DP.v(26) has no driver" {  } { { "../DP.v" "" { Text "/home/joao.vieira/Documentos/J17/DP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493990424958 "|J17|DP:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "../J17.v" "RAM" { Text "/home/joao.vieira/Documentos/J17/J17.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493990424959 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424989 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424990 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424991 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[0\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[0\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424992 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424993 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[2\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[2\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424994 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424995 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424996 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424997 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[3\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[3\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424998 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990424999 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[4\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[4\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425000 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425001 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425002 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[5\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[5\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425003 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425004 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425005 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425006 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[6\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[6\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425007 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425008 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425009 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[7\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[7\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425010 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425011 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425012 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[8\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[8\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425013 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425014 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425015 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[9\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[9\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425016 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425017 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425018 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[10\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[10\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425019 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425020 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425021 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[11\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[11\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425022 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425023 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425024 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425025 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425026 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[12\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[12\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425026 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425026 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425026 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425027 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425028 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425029 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[13\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[13\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425030 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425031 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425032 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[14\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[14\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425033 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425034 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425035 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[15\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[15\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425036 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425037 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425038 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[16\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[16\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425039 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425040 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425041 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425042 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[17\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[17\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425043 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425044 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425045 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[18\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[18\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425046 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425047 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425048 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425049 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[19\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[19\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425050 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425051 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425051 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425051 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425051 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425051 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425051 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425052 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425053 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[20\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[20\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425054 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425055 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425056 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[21\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[21\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425057 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425058 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425059 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425060 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[22\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[22\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425061 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425062 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425063 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425064 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[23\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[23\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425065 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425066 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425067 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425068 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425069 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[24\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[24\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425069 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425069 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425069 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425069 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425070 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425071 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425072 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[25\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[25\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425073 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425074 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425075 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425075 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425075 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425075 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425075 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425076 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[26\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[26\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425077 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425078 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425079 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425080 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[27\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[27\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425081 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425082 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425083 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425084 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[28\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[28\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425085 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425086 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425087 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425088 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[29\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[29\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425089 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425090 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425091 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425092 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425093 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[30\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[30\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[0\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[0\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[1\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[1\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[2\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[2\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[3\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[3\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[4\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[4\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[5\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[5\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[6\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[6\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425094 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[7\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[7\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[8\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[8\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[9\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[9\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[10\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[10\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[11\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[11\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[12\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[12\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[13\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[13\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425095 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[14\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[14\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[15\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[15\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[16\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[16\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[17\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[17\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[18\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[18\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[19\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[19\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[20\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[20\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[21\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[21\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425096 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[22\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[22\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[23\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[23\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[24\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[24\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[25\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[25\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[26\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[26\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[27\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[27\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[28\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[28\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425097 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[29\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[29\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425098 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[30\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[30\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425098 "|J17|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM\[31\]\[31\] RAM.v(35) " "Inferred latch for \"RAM\[31\]\[31\]\" at RAM.v(35)" {  } { { "../RAM.v" "" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1493990425098 "|J17|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce RAM:RAM\|debounce:comb_3 " "Elaborating entity \"debounce\" for hierarchy \"RAM:RAM\|debounce:comb_3\"" {  } { { "../RAM.v" "comb_3" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493990425159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 debounce.v(54) " "Verilog HDL assignment warning at debounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "../debounce.v" "" { Text "/home/joao.vieira/Documentos/J17/debounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493990425160 "|J17|RAM:RAM|debounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7seg RAM:RAM\|LED_7seg:comb_4 " "Elaborating entity \"LED_7seg\" for hierarchy \"RAM:RAM\|LED_7seg:comb_4\"" {  } { { "../RAM.v" "comb_4" { Text "/home/joao.vieira/Documentos/J17/RAM.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493990425161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1493990425433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1205 " "Peak virtual memory: 1205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493990425521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 10:20:25 2017 " "Processing ended: Fri May  5 10:20:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493990425521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493990425521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493990425521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1493990425521 ""}
