

Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Tue Jun 03 09:53:17 BST 2014

#=== Resource usage ===
SLICE:         2453
LUT:           7293
FF:            6226
DSP:              0
BRAM:            10
SRL:            196
#=== Final timing ===
CP required:    10.000
CP achieved:    9.838
Timing met
