Analysis & Synthesis report for edge_detection
Tue May 18 17:25:41 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |edge_detection|sdram_driver:u_sdram_driver|state_c
 10. State Machine - |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|state_c
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2
 18. Source assignments for sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2
 19. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component
 20. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated
 21. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p
 22. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p
 23. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram
 24. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp
 25. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp
 26. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 27. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 28. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 29. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 30. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component
 31. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated
 32. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p
 33. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p
 34. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram
 35. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr
 36. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 37. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14
 38. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr
 39. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp
 40. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp
 41. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 42. Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18
 43. Parameter Settings for User Entity Instance: key_filter:u_key
 44. Parameter Settings for User Entity Instance: pll0:u_pll0|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: ov5640_config:u_ov5640_config
 47. Parameter Settings for User Entity Instance: gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component
 48. Parameter Settings for User Entity Instance: sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component
 49. Parameter Settings for User Entity Instance: sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component
 51. Parameter Settings for Inferred Entity Instance: rgb565_gray:u_rgb565_gray|lpm_mult:Mult1
 52. Parameter Settings for Inferred Entity Instance: rgb565_gray:u_rgb565_gray|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: rgb565_gray:u_rgb565_gray|lpm_mult:Mult2
 54. altpll Parameter Settings by Entity Instance
 55. altshift_taps Parameter Settings by Entity Instance
 56. dcfifo Parameter Settings by Entity Instance
 57. lpm_mult Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo"
 59. Port Connectivity Checks: "sobel:u_sobel|shift_ram2:shift_ram2"
 60. Port Connectivity Checks: "gs_filter:u_gs_filter|shift_ram1:shift_ram1"
 61. Port Connectivity Checks: "sccb_interface:u_sccb_interface"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 18 17:25:41 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; edge_detection                                  ;
; Top-level Entity Name              ; edge_detection                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,776                                           ;
;     Total combinational functions  ; 1,390                                           ;
;     Dedicated logic registers      ; 916                                             ;
; Total registers                    ; 916                                             ;
; Total pins                         ; 76                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 132,810                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; edge_detection     ; edge_detection     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../rtl/vga_interface.v           ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/vga_interface.v                                          ;         ;
; ../rtl/sobel.v                   ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/sobel.v                                                  ;         ;
; ../rtl/sdram_rw_ctrl.v           ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/sdram_rw_ctrl.v                                          ;         ;
; ../rtl/sdram_driver.v            ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/sdram_driver.v                                           ;         ;
; ../rtl/sccb_interface.v          ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/sccb_interface.v                                         ;         ;
; ../rtl/rgb565_gray.v             ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/rgb565_gray.v                                            ;         ;
; ../rtl/param.v                   ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/param.v                                                  ;         ;
; ../rtl/ov5640_config.v           ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/ov5640_config.v                                          ;         ;
; ../rtl/key_filter.v              ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/key_filter.v                                             ;         ;
; ../rtl/gs_filter.v               ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/gs_filter.v                                              ;         ;
; ../rtl/gray_bit.v                ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/gray_bit.v                                               ;         ;
; ../rtl/edge_detection.v          ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/edge_detection.v                                         ;         ;
; ../rtl/capture.v                 ; yes             ; User Verilog HDL File        ; D:/edge_detection/rtl/capture.v                                                ;         ;
; ../ip/wr_fifo.v                  ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/wr_fifo.v                                                 ;         ;
; ../ip/shift_ram2.v               ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/shift_ram2.v                                              ;         ;
; ../ip/shift_ram1.v               ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/shift_ram1.v                                              ;         ;
; ../ip/rd_fifo.v                  ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/rd_fifo.v                                                 ;         ;
; ../ip/pll1.v                     ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/pll1.v                                                    ;         ;
; ../ip/pll0.v                     ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/pll0.v                                                    ;         ;
; ../ip/iobuf.v                    ; yes             ; User Wizard-Generated File   ; D:/edge_detection/ip/iobuf.v                                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll0_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/pll0_altpll.v                                         ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/pll1_altpll.v                                         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_bl01.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/shift_taps_bl01.tdf                                   ;         ;
; db/altsyncram_1gd1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/altsyncram_1gd1.tdf                                   ;         ;
; db/cntr_lvf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/cntr_lvf.tdf                                          ;         ;
; db/cmpr_8ic.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/cmpr_8ic.tdf                                          ;         ;
; db/cntr_bfh.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/cntr_bfh.tdf                                          ;         ;
; db/shift_taps_4l01.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/shift_taps_4l01.tdf                                   ;         ;
; db/altsyncram_rcd1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/altsyncram_rcd1.tdf                                   ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_42l1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dcfifo_42l1.tdf                                       ;         ;
; db/a_gray2bin_8ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/a_gray2bin_8ib.tdf                                    ;         ;
; db/a_graycounter_777.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/a_graycounter_777.tdf                                 ;         ;
; db/a_graycounter_3lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/a_graycounter_3lc.tdf                                 ;         ;
; db/altsyncram_5r41.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/altsyncram_5r41.tdf                                   ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_qe9.tdf                                       ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/alt_synch_pipe_apl.tdf                                ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_re9.tdf                                       ;         ;
; db/alt_synch_pipe_bpl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/alt_synch_pipe_bpl.tdf                                ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_se9.tdf                                       ;         ;
; db/cmpr_p76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/cmpr_p76.tdf                                          ;         ;
; db/dcfifo_usk1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dcfifo_usk1.tdf                                       ;         ;
; db/a_gray2bin_9ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/a_gray2bin_9ib.tdf                                    ;         ;
; db/a_graycounter_877.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/a_graycounter_877.tdf                                 ;         ;
; db/a_graycounter_4lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/a_graycounter_4lc.tdf                                 ;         ;
; db/altsyncram_3r41.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/altsyncram_3r41.tdf                                   ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_3dc.tdf                                       ;         ;
; db/alt_synch_pipe_cpl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/alt_synch_pipe_cpl.tdf                                ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_te9.tdf                                       ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_ue9.tdf                                       ;         ;
; db/alt_synch_pipe_dpl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/alt_synch_pipe_dpl.tdf                                ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/dffpipe_ve9.tdf                                       ;         ;
; db/cmpr_q76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/cmpr_q76.tdf                                          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/add_sub_lgh.tdf                                       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/add_sub_kgh.tdf                                       ;         ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/edge_detection/prj/db/add_sub_bfh.tdf                                       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,776   ;
;                                             ;         ;
; Total combinational functions               ; 1390    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 712     ;
;     -- 3 input functions                    ; 282     ;
;     -- <=2 input functions                  ; 396     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1016    ;
;     -- arithmetic mode                      ; 374     ;
;                                             ;         ;
; Total registers                             ; 916     ;
;     -- Dedicated logic registers            ; 916     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 76      ;
; Total memory bits                           ; 132810  ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Total PLLs                                  ; 2       ;
;     -- PLLs                                 ; 2       ;
;                                             ;         ;
; Maximum fan-out node                        ; sys_rst ;
; Maximum fan-out                             ; 537     ;
; Total fan-out                               ; 9212    ;
; Average fan-out                             ; 3.63    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                 ; Entity Name        ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |edge_detection                                         ; 1390 (3)            ; 916 (0)                   ; 132810      ; 0            ; 0       ; 0         ; 76   ; 0            ; |edge_detection                                                                                                                                                     ; edge_detection     ; work         ;
;    |capture:u_capture|                                  ; 62 (62)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|capture:u_capture                                                                                                                                   ; capture            ; work         ;
;    |gray_bit:u_gray_bit|                                ; 18 (18)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gray_bit:u_gray_bit                                                                                                                                 ; gray_bit           ; work         ;
;    |gs_filter:u_gs_filter|                              ; 107 (78)            ; 119 (96)                  ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter                                                                                                                               ; gs_filter          ; work         ;
;       |shift_ram1:shift_ram1|                           ; 29 (0)              ; 23 (0)                    ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1                                                                                                         ; shift_ram1         ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|        ; 29 (0)              ; 23 (0)                    ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component                                                                   ; altshift_taps      ; work         ;
;             |shift_taps_bl01:auto_generated|            ; 29 (0)              ; 23 (1)                    ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated                                    ; shift_taps_bl01    ; work         ;
;                |altsyncram_1gd1:altsyncram2|            ; 0 (0)               ; 0 (0)                     ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2        ; altsyncram_1gd1    ; work         ;
;                |cntr_bfh:cntr3|                         ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3                     ; cntr_bfh           ; work         ;
;                |cntr_lvf:cntr1|                         ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1                     ; cntr_lvf           ; work         ;
;                   |cmpr_8ic:cmpr6|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6      ; cmpr_8ic           ; work         ;
;    |iobuf:u_iobuf|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|iobuf:u_iobuf                                                                                                                                       ; iobuf              ; work         ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                       ; iobuf_iobuf_in_d8i ; work         ;
;    |key_filter:u_key|                                   ; 37 (37)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|key_filter:u_key                                                                                                                                    ; key_filter         ; work         ;
;    |ov5640_config:u_ov5640_config|                      ; 447 (447)           ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|ov5640_config:u_ov5640_config                                                                                                                       ; ov5640_config      ; work         ;
;    |pll0:u_pll0|                                        ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll0:u_pll0                                                                                                                                         ; pll0               ; work         ;
;       |altpll:altpll_component|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll0:u_pll0|altpll:altpll_component                                                                                                                 ; altpll             ; work         ;
;          |pll0_altpll:auto_generated|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                      ; pll0_altpll        ; work         ;
;    |pll1:pll1_inst|                                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll1:pll1_inst                                                                                                                                      ; pll1               ; work         ;
;       |altpll:altpll_component|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll1:pll1_inst|altpll:altpll_component                                                                                                              ; altpll             ; work         ;
;          |pll1_altpll:auto_generated|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated                                                                                   ; pll1_altpll        ; work         ;
;    |rgb565_gray:u_rgb565_gray|                          ; 87 (26)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray                                                                                                                           ; rgb565_gray        ; work         ;
;       |lpm_mult:Mult0|                                  ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0                                                                                                            ; lpm_mult           ; work         ;
;          |multcore:mult_core|                           ; 20 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core                                                                                         ; multcore           ; work         ;
;             |mpar_add:padder|                           ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                         ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                    ; lpm_add_sub        ; work         ;
;                   |add_sub_kgh:auto_generated|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                         ; add_sub_kgh        ; work         ;
;       |lpm_mult:Mult1|                                  ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1                                                                                                            ; lpm_mult           ; work         ;
;          |multcore:mult_core|                           ; 26 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core                                                                                         ; multcore           ; work         ;
;             |mpar_add:padder|                           ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                         ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                    ; lpm_add_sub        ; work         ;
;                   |add_sub_lgh:auto_generated|          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                         ; add_sub_lgh        ; work         ;
;       |lpm_mult:Mult2|                                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2                                                                                                            ; lpm_mult           ; work         ;
;          |multcore:mult_core|                           ; 15 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core                                                                                         ; multcore           ; work         ;
;             |mpar_add:padder|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                         ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                    ; lpm_add_sub        ; work         ;
;                   |add_sub_bfh:auto_generated|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                         ; add_sub_bfh        ; work         ;
;    |sccb_interface:u_sccb_interface|                    ; 63 (63)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sccb_interface:u_sccb_interface                                                                                                                     ; sccb_interface     ; work         ;
;    |sdram_driver:u_sdram_driver|                        ; 132 (132)           ; 93 (93)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_driver:u_sdram_driver                                                                                                                         ; sdram_driver       ; work         ;
;    |sdram_rw_ctrl:u_sdram_rw_ctrl|                      ; 317 (108)           ; 398 (105)                 ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl                                                                                                                       ; sdram_rw_ctrl      ; work         ;
;       |rd_fifo:u_rd_fifo|                               ; 110 (0)             ; 155 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo                                                                                                     ; rd_fifo            ; work         ;
;          |dcfifo:dcfifo_component|                      ; 110 (0)             ; 155 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_usk1:auto_generated|                ; 110 (21)            ; 155 (39)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated                                                  ; dcfifo_usk1        ; work         ;
;                |a_gray2bin_9ib:wrptr_g_gray2bin|        ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin                  ; a_gray2bin_9ib     ; work         ;
;                |a_gray2bin_9ib:ws_dgrp_gray2bin|        ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin                  ; a_gray2bin_9ib     ; work         ;
;                |a_graycounter_4lc:wrptr_g1p|            ; 24 (24)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p                      ; a_graycounter_4lc  ; work         ;
;                |a_graycounter_877:rdptr_g1p|            ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p                      ; a_graycounter_877  ; work         ;
;                |alt_synch_pipe_cpl:rs_dgwp|             ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                       ; alt_synch_pipe_cpl ; work         ;
;                   |dffpipe_te9:dffpipe14|               ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14 ; dffpipe_te9        ; work         ;
;                |alt_synch_pipe_dpl:ws_dgrp|             ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                       ; alt_synch_pipe_dpl ; work         ;
;                   |dffpipe_ve9:dffpipe18|               ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18 ; dffpipe_ve9        ; work         ;
;                |altsyncram_3r41:fifo_ram|               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram                         ; altsyncram_3r41    ; work         ;
;                |cmpr_q76:rdempty_eq_comp|               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; cmpr_q76           ; work         ;
;                |cmpr_q76:wrfull_eq_comp|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; cmpr_q76           ; work         ;
;                |dffpipe_3dc:rdaclr|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_3dc:wraclr|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_ue9:ws_brp|                     ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp                               ; dffpipe_ue9        ; work         ;
;                |dffpipe_ue9:ws_bwp|                     ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp                               ; dffpipe_ue9        ; work         ;
;       |wr_fifo:u_wr_fifo|                               ; 99 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo                                                                                                     ; wr_fifo            ; work         ;
;          |dcfifo:dcfifo_component|                      ; 99 (0)              ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_42l1:auto_generated|                ; 99 (18)             ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                  ; dcfifo_42l1        ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|        ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; a_gray2bin_8ib     ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|        ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; a_gray2bin_8ib     ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|            ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; a_graycounter_3lc  ; work         ;
;                |a_graycounter_777:rdptr_g1p|            ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                      ; a_graycounter_777  ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|             ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                       ; alt_synch_pipe_apl ; work         ;
;                   |dffpipe_re9:dffpipe13|               ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ; dffpipe_re9        ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|             ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                       ; alt_synch_pipe_bpl ; work         ;
;                   |dffpipe_se9:dffpipe16|               ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ; dffpipe_se9        ; work         ;
;                |altsyncram_5r41:fifo_ram|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                         ; altsyncram_5r41    ; work         ;
;                |cmpr_p76:rdempty_eq_comp|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                         ; cmpr_p76           ; work         ;
;                |cmpr_p76:wrfull_eq_comp|                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                          ; cmpr_p76           ; work         ;
;                |dffpipe_qe9:rs_brp|                     ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                               ; dffpipe_qe9        ; work         ;
;                |dffpipe_qe9:rs_bwp|                     ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                               ; dffpipe_qe9        ; work         ;
;    |sobel:u_sobel|                                      ; 61 (32)             ; 65 (42)                   ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel                                                                                                                                       ; sobel              ; work         ;
;       |shift_ram2:shift_ram2|                           ; 29 (0)              ; 23 (0)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2                                                                                                                 ; shift_ram2         ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|        ; 29 (0)              ; 23 (0)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component                                                                           ; altshift_taps      ; work         ;
;             |shift_taps_4l01:auto_generated|            ; 29 (0)              ; 23 (1)                    ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated                                            ; shift_taps_4l01    ; work         ;
;                |altsyncram_rcd1:altsyncram2|            ; 0 (0)               ; 0 (0)                     ; 3834        ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2                ; altsyncram_rcd1    ; work         ;
;                |cntr_bfh:cntr3|                         ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3                             ; cntr_bfh           ; work         ;
;                |cntr_lvf:cntr1|                         ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1                             ; cntr_lvf           ; work         ;
;                   |cmpr_8ic:cmpr6|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6              ; cmpr_8ic           ; work         ;
;    |vga_interface:u_vga_interface|                      ; 56 (56)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |edge_detection|vga_interface:u_vga_interface                                                                                                                       ; vga_interface      ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None ;
; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 1278         ; 3            ; 1278         ; 3            ; 3834  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection|sdram_driver:u_sdram_driver|state_c                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; state_c.10000000 ; state_c.01000000 ; state_c.00100000 ; state_c.00010000 ; state_c.00001000 ; state_c.00000100 ; state_c.00000010 ; state_c.00000001 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; state_c.00000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; state_c.00000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; state_c.00000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; state_c.00001000 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; state_c.00010000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; state_c.00100000 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_c.01000000 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_c.10000000 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|state_c                         ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; state_c.10000 ; state_c.01000 ; state_c.00100 ; state_c.00010 ; state_c.00001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; state_c.00001 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state_c.00010 ; 0             ; 0             ; 0             ; 1             ; 1             ;
; state_c.00100 ; 0             ; 0             ; 1             ; 0             ; 1             ;
; state_c.01000 ; 0             ; 1             ; 0             ; 0             ; 1             ;
; state_c.10000 ; 1             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[12] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[12] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                                                      ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; sdram_driver:u_sdram_driver|command[3]                                                                                            ; Stuck at GND due to stuck port data_in                ;
; gs_filter:u_gs_filter|gs_1[0]                                                                                                     ; Stuck at GND due to stuck port data_in                ;
; gs_filter:u_gs_filter|gs[7]                                                                                                       ; Stuck at GND due to stuck port data_in                ;
; ov5640_config:u_ov5640_config|cfg_addr[15]                                                                                        ; Stuck at GND due to stuck port data_in                ;
; ov5640_config:u_ov5640_config|rd_en                                                                                               ; Stuck at GND due to stuck port data_in                ;
; sccb_interface:u_sccb_interface|reg_addr_ff[15]                                                                                   ; Stuck at GND due to stuck port data_in                ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[0..8]                                                                                       ; Stuck at GND due to stuck port data_in                ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_addr[0..8]                                                                                       ; Stuck at GND due to stuck port data_in                ;
; gray_bit:u_gray_bit|value[0]                                                                                                      ; Stuck at GND due to stuck port data_in                ;
; sccb_interface:u_sccb_interface|rd_flag                                                                                           ; Stuck at GND due to stuck port data_in                ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[12] ; Lost fanout                                           ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[12] ; Lost fanout                                           ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[11] ; Lost fanout                                           ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11] ; Lost fanout                                           ;
; gs_filter:u_gs_filter|gs_2[10]                                                                                                    ; Stuck at GND due to stuck port data_in                ;
; gs_filter:u_gs_filter|gs_0[10]                                                                                                    ; Stuck at GND due to stuck port data_in                ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_bank[0]                                                                                          ; Merged with sdram_rw_ctrl:u_sdram_rw_ctrl|wr_bank[1]  ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[0]                                                                                          ; Merged with sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]  ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[0..7]                                                                                       ; Merged with sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[8]  ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[22]                                                                                         ; Merged with sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[23] ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[8]                                                                                          ; Stuck at GND due to stuck port data_in                ;
; gs_filter:u_gs_filter|gs[0]                                                                                                       ; Lost fanout                                           ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_bank[1]                                                                                          ; Merged with sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]  ;
; Total Number of Removed Registers = 46                                                                                            ;                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+--------------------------------------------+---------------------------+-------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register          ;
+--------------------------------------------+---------------------------+-------------------------------------------------+
; ov5640_config:u_ov5640_config|cfg_addr[15] ; Stuck at GND              ; sccb_interface:u_sccb_interface|reg_addr_ff[15] ;
;                                            ; due to stuck port data_in ;                                                 ;
; ov5640_config:u_ov5640_config|rd_en        ; Stuck at GND              ; sccb_interface:u_sccb_interface|rd_flag         ;
;                                            ; due to stuck port data_in ;                                                 ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[8]   ; Stuck at GND              ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[8]        ;
;                                            ; due to stuck port data_in ;                                                 ;
+--------------------------------------------+---------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 916   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 894   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 459   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; gray_bit:u_gray_bit|value[5]                                                                                                              ; 3       ;
; gray_bit:u_gray_bit|value[4]                                                                                                              ; 3       ;
; sccb_interface:u_sccb_interface|sio_c                                                                                                     ; 2       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                  ; 2       ;
; sccb_interface:u_sccb_interface|sio_d_wr                                                                                                  ; 1       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0 ; 7       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; 6       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6    ; 4       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0 ; 7       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; 4       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6    ; 4       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0 ; 6       ;
; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9    ; 4       ;
; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4                            ; 3       ;
; gray_bit:u_gray_bit|value[1]                                                                                                              ; 2       ;
; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4                    ; 24      ;
; Total number of inverted registers = 16                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[17] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |edge_detection|sdram_driver:u_sdram_driver|sdram_addr[5] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |edge_detection|sdram_driver:u_sdram_driver|x[9]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:u_key ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; TIME_20MS      ; 1680000 ; Signed Integer                     ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:u_pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------+
; Parameter Name                ; Value                  ; Type                    ;
+-------------------------------+------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                 ;
; LOCK_LOW                      ; 1                      ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                 ;
; BANDWIDTH                     ; 0                      ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 3                      ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                 ;
; VCO_MIN                       ; 0                      ; Untyped                 ;
; VCO_MAX                       ; 0                      ; Untyped                 ;
; VCO_CENTER                    ; 0                      ; Untyped                 ;
; PFD_MIN                       ; 0                      ; Untyped                 ;
; PFD_MAX                       ; 0                      ; Untyped                 ;
; M_INITIAL                     ; 0                      ; Untyped                 ;
; M                             ; 0                      ; Untyped                 ;
; N                             ; 1                      ; Untyped                 ;
; M2                            ; 1                      ; Untyped                 ;
; N2                            ; 1                      ; Untyped                 ;
; SS                            ; 1                      ; Untyped                 ;
; C0_HIGH                       ; 0                      ; Untyped                 ;
; C1_HIGH                       ; 0                      ; Untyped                 ;
; C2_HIGH                       ; 0                      ; Untyped                 ;
; C3_HIGH                       ; 0                      ; Untyped                 ;
; C4_HIGH                       ; 0                      ; Untyped                 ;
; C5_HIGH                       ; 0                      ; Untyped                 ;
; C6_HIGH                       ; 0                      ; Untyped                 ;
; C7_HIGH                       ; 0                      ; Untyped                 ;
; C8_HIGH                       ; 0                      ; Untyped                 ;
; C9_HIGH                       ; 0                      ; Untyped                 ;
; C0_LOW                        ; 0                      ; Untyped                 ;
; C1_LOW                        ; 0                      ; Untyped                 ;
; C2_LOW                        ; 0                      ; Untyped                 ;
; C3_LOW                        ; 0                      ; Untyped                 ;
; C4_LOW                        ; 0                      ; Untyped                 ;
; C5_LOW                        ; 0                      ; Untyped                 ;
; C6_LOW                        ; 0                      ; Untyped                 ;
; C7_LOW                        ; 0                      ; Untyped                 ;
; C8_LOW                        ; 0                      ; Untyped                 ;
; C9_LOW                        ; 0                      ; Untyped                 ;
; C0_INITIAL                    ; 0                      ; Untyped                 ;
; C1_INITIAL                    ; 0                      ; Untyped                 ;
; C2_INITIAL                    ; 0                      ; Untyped                 ;
; C3_INITIAL                    ; 0                      ; Untyped                 ;
; C4_INITIAL                    ; 0                      ; Untyped                 ;
; C5_INITIAL                    ; 0                      ; Untyped                 ;
; C6_INITIAL                    ; 0                      ; Untyped                 ;
; C7_INITIAL                    ; 0                      ; Untyped                 ;
; C8_INITIAL                    ; 0                      ; Untyped                 ;
; C9_INITIAL                    ; 0                      ; Untyped                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                 ;
; C0_PH                         ; 0                      ; Untyped                 ;
; C1_PH                         ; 0                      ; Untyped                 ;
; C2_PH                         ; 0                      ; Untyped                 ;
; C3_PH                         ; 0                      ; Untyped                 ;
; C4_PH                         ; 0                      ; Untyped                 ;
; C5_PH                         ; 0                      ; Untyped                 ;
; C6_PH                         ; 0                      ; Untyped                 ;
; C7_PH                         ; 0                      ; Untyped                 ;
; C8_PH                         ; 0                      ; Untyped                 ;
; C9_PH                         ; 0                      ; Untyped                 ;
; L0_HIGH                       ; 1                      ; Untyped                 ;
; L1_HIGH                       ; 1                      ; Untyped                 ;
; G0_HIGH                       ; 1                      ; Untyped                 ;
; G1_HIGH                       ; 1                      ; Untyped                 ;
; G2_HIGH                       ; 1                      ; Untyped                 ;
; G3_HIGH                       ; 1                      ; Untyped                 ;
; E0_HIGH                       ; 1                      ; Untyped                 ;
; E1_HIGH                       ; 1                      ; Untyped                 ;
; E2_HIGH                       ; 1                      ; Untyped                 ;
; E3_HIGH                       ; 1                      ; Untyped                 ;
; L0_LOW                        ; 1                      ; Untyped                 ;
; L1_LOW                        ; 1                      ; Untyped                 ;
; G0_LOW                        ; 1                      ; Untyped                 ;
; G1_LOW                        ; 1                      ; Untyped                 ;
; G2_LOW                        ; 1                      ; Untyped                 ;
; G3_LOW                        ; 1                      ; Untyped                 ;
; E0_LOW                        ; 1                      ; Untyped                 ;
; E1_LOW                        ; 1                      ; Untyped                 ;
; E2_LOW                        ; 1                      ; Untyped                 ;
; E3_LOW                        ; 1                      ; Untyped                 ;
; L0_INITIAL                    ; 1                      ; Untyped                 ;
; L1_INITIAL                    ; 1                      ; Untyped                 ;
; G0_INITIAL                    ; 1                      ; Untyped                 ;
; G1_INITIAL                    ; 1                      ; Untyped                 ;
; G2_INITIAL                    ; 1                      ; Untyped                 ;
; G3_INITIAL                    ; 1                      ; Untyped                 ;
; E0_INITIAL                    ; 1                      ; Untyped                 ;
; E1_INITIAL                    ; 1                      ; Untyped                 ;
; E2_INITIAL                    ; 1                      ; Untyped                 ;
; E3_INITIAL                    ; 1                      ; Untyped                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                 ;
; L0_PH                         ; 0                      ; Untyped                 ;
; L1_PH                         ; 0                      ; Untyped                 ;
; G0_PH                         ; 0                      ; Untyped                 ;
; G1_PH                         ; 0                      ; Untyped                 ;
; G2_PH                         ; 0                      ; Untyped                 ;
; G3_PH                         ; 0                      ; Untyped                 ;
; E0_PH                         ; 0                      ; Untyped                 ;
; E1_PH                         ; 0                      ; Untyped                 ;
; E2_PH                         ; 0                      ; Untyped                 ;
; E3_PH                         ; 0                      ; Untyped                 ;
; M_PH                          ; 0                      ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                 ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE          ;
+-------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 12                     ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_config:u_ov5640_config ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; WAIT_TIME      ; 2000000 ; Signed Integer                                  ;
; RW_CTRL        ; 01      ; Unsigned Binary                                 ;
; RW_NUM         ; 1       ; Signed Integer                                  ;
; REG_NUM        ; 252     ; Signed Integer                                  ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                        ;
+----------------+-----------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                     ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                              ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                              ;
; WIDTH          ; 8               ; Signed Integer                                                                              ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                     ;
; CBXI_PARAMETER ; shift_taps_bl01 ; Untyped                                                                                     ;
+----------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                ;
+----------------+-----------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                             ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                      ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                      ;
; WIDTH          ; 1               ; Signed Integer                                                                      ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                             ;
; CBXI_PARAMETER ; shift_taps_4l01 ; Untyped                                                                             ;
+----------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 18           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_42l1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_usk1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb565_gray:u_rgb565_gray|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                   ;
; LPM_WIDTHP                                     ; 16           ; Untyped                   ;
; LPM_WIDTHR                                     ; 16           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb565_gray:u_rgb565_gray|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                   ;
; LPM_WIDTHB                                     ; 7            ; Untyped                   ;
; LPM_WIDTHP                                     ; 15           ; Untyped                   ;
; LPM_WIDTHR                                     ; 15           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb565_gray:u_rgb565_gray|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                   ;
; LPM_WIDTHB                                     ; 5            ; Untyped                   ;
; LPM_WIDTHP                                     ; 13           ; Untyped                   ;
; LPM_WIDTHR                                     ; 13           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 2                                      ;
; Entity Instance               ; pll0:u_pll0|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
; Entity Instance               ; pll1:pll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                            ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                 ;
; Entity Instance            ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                 ;
;     -- TAP_DISTANCE        ; 1280                                                                              ;
;     -- WIDTH               ; 8                                                                                 ;
; Entity Instance            ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component         ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                 ;
;     -- TAP_DISTANCE        ; 1280                                                                              ;
;     -- WIDTH               ; 1                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                         ;
+----------------------------+-------------------------------------------------------------------------+
; Name                       ; Value                                                                   ;
+----------------------------+-------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                       ;
; Entity Instance            ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                              ;
;     -- LPM_WIDTH           ; 18                                                                      ;
;     -- LPM_NUMWORDS        ; 2048                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                      ;
;     -- USE_EAB             ; ON                                                                      ;
; Entity Instance            ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                              ;
;     -- LPM_WIDTH           ; 16                                                                      ;
;     -- LPM_NUMWORDS        ; 4096                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                      ;
;     -- USE_EAB             ; ON                                                                      ;
+----------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 3                                        ;
; Entity Instance                       ; rgb565_gray:u_rgb565_gray|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 8                                        ;
;     -- LPM_WIDTHP                     ; 16                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; rgb565_gray:u_rgb565_gray|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 7                                        ;
;     -- LPM_WIDTHP                     ; 15                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; rgb565_gray:u_rgb565_gray|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 5                                        ;
;     -- LPM_WIDTHP                     ; 13                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:u_sobel|shift_ram2:shift_ram2"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gs_filter:u_gs_filter|shift_ram1:shift_ram1"                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sccb_interface:u_sccb_interface"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 916                         ;
;     CLR               ; 434                         ;
;     CLR SCLR          ; 21                          ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 409                         ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA CLR SLD       ; 13                          ;
;     ENA SLD           ; 22                          ;
; cycloneiii_io_ibuf    ; 1                           ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1392                        ;
;     arith             ; 374                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 230                         ;
;         3 data inputs ; 137                         ;
;     normal            ; 1018                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 145                         ;
;         4 data inputs ; 712                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 59                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue May 18 17:25:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/vga_interface.v
    Info (12023): Found entity 1: vga_interface File: D:/edge_detection/rtl/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/sobel.v
    Info (12023): Found entity 1: sobel File: D:/edge_detection/rtl/sobel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/sdram_rw_ctrl.v
    Info (12023): Found entity 1: sdram_rw_ctrl File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/sdram_driver.v
    Info (12023): Found entity 1: sdram_driver File: D:/edge_detection/rtl/sdram_driver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/sccb_interface.v
    Info (12023): Found entity 1: sccb_interface File: D:/edge_detection/rtl/sccb_interface.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/rgb565_gray.v
    Info (12023): Found entity 1: rgb565_gray File: D:/edge_detection/rtl/rgb565_gray.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /edge_detection/rtl/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/ov5640_config.v
    Info (12023): Found entity 1: ov5640_config File: D:/edge_detection/rtl/ov5640_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: D:/edge_detection/rtl/key_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/gs_filter.v
    Info (12023): Found entity 1: gs_filter File: D:/edge_detection/rtl/gs_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/gray_bit.v
    Info (12023): Found entity 1: gray_bit File: D:/edge_detection/rtl/gray_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/edge_detection.v
    Info (12023): Found entity 1: edge_detection File: D:/edge_detection/rtl/edge_detection.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/rtl/capture.v
    Info (12023): Found entity 1: capture File: D:/edge_detection/rtl/capture.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/ip/wr_fifo.v
    Info (12023): Found entity 1: wr_fifo File: D:/edge_detection/ip/wr_fifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/ip/shift_ram2.v
    Info (12023): Found entity 1: shift_ram2 File: D:/edge_detection/ip/shift_ram2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/ip/shift_ram1.v
    Info (12023): Found entity 1: shift_ram1 File: D:/edge_detection/ip/shift_ram1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/ip/rd_fifo.v
    Info (12023): Found entity 1: rd_fifo File: D:/edge_detection/ip/rd_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/ip/pll1.v
    Info (12023): Found entity 1: pll1 File: D:/edge_detection/ip/pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /edge_detection/ip/pll0.v
    Info (12023): Found entity 1: pll0 File: D:/edge_detection/ip/pll0.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file /edge_detection/ip/iobuf.v
    Info (12023): Found entity 1: iobuf_iobuf_in_d8i File: D:/edge_detection/ip/iobuf.v Line: 46
    Info (12023): Found entity 2: iobuf File: D:/edge_detection/ip/iobuf.v Line: 81
Info (12127): Elaborating entity "edge_detection" for the top level hierarchy
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:u_key" File: D:/edge_detection/rtl/edge_detection.v Line: 136
Warning (10230): Verilog HDL assignment warning at key_filter.v(29): truncated value with size 32 to match size of target (21) File: D:/edge_detection/rtl/key_filter.v Line: 29
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:u_pll0" File: D:/edge_detection/rtl/edge_detection.v Line: 144
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:u_pll0|altpll:altpll_component" File: D:/edge_detection/ip/pll0.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll0:u_pll0|altpll:altpll_component" File: D:/edge_detection/ip/pll0.v Line: 107
Info (12133): Instantiated megafunction "pll0:u_pll0|altpll:altpll_component" with the following parameter: File: D:/edge_detection/ip/pll0.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll File: D:/edge_detection/prj/db/pll0_altpll.v Line: 30
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll1_inst" File: D:/edge_detection/rtl/edge_detection.v Line: 151
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component" File: D:/edge_detection/ip/pll1.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll1:pll1_inst|altpll:altpll_component" File: D:/edge_detection/ip/pll1.v Line: 103
Info (12133): Instantiated megafunction "pll1:pll1_inst|altpll:altpll_component" with the following parameter: File: D:/edge_detection/ip/pll1.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: D:/edge_detection/prj/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:u_iobuf" File: D:/edge_detection/rtl/edge_detection.v Line: 157
Info (12128): Elaborating entity "iobuf_iobuf_in_d8i" for hierarchy "iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component" File: D:/edge_detection/ip/iobuf.v Line: 93
Info (12128): Elaborating entity "ov5640_config" for hierarchy "ov5640_config:u_ov5640_config" File: D:/edge_detection/rtl/edge_detection.v Line: 169
Warning (10230): Verilog HDL assignment warning at ov5640_config.v(47): truncated value with size 32 to match size of target (21) File: D:/edge_detection/rtl/ov5640_config.v Line: 47
Warning (10230): Verilog HDL assignment warning at ov5640_config.v(74): truncated value with size 32 to match size of target (2) File: D:/edge_detection/rtl/ov5640_config.v Line: 74
Warning (10230): Verilog HDL assignment warning at ov5640_config.v(91): truncated value with size 32 to match size of target (9) File: D:/edge_detection/rtl/ov5640_config.v Line: 91
Info (12128): Elaborating entity "sccb_interface" for hierarchy "sccb_interface:u_sccb_interface" File: D:/edge_detection/rtl/edge_detection.v Line: 186
Warning (10230): Verilog HDL assignment warning at sccb_interface.v(95): truncated value with size 32 to match size of target (8) File: D:/edge_detection/rtl/sccb_interface.v Line: 95
Warning (10230): Verilog HDL assignment warning at sccb_interface.v(112): truncated value with size 32 to match size of target (6) File: D:/edge_detection/rtl/sccb_interface.v Line: 112
Warning (10230): Verilog HDL assignment warning at sccb_interface.v(129): truncated value with size 32 to match size of target (2) File: D:/edge_detection/rtl/sccb_interface.v Line: 129
Info (12128): Elaborating entity "capture" for hierarchy "capture:u_capture" File: D:/edge_detection/rtl/edge_detection.v Line: 201
Warning (10230): Verilog HDL assignment warning at capture.v(48): truncated value with size 32 to match size of target (12) File: D:/edge_detection/rtl/capture.v Line: 48
Warning (10230): Verilog HDL assignment warning at capture.v(64): truncated value with size 32 to match size of target (10) File: D:/edge_detection/rtl/capture.v Line: 64
Info (12128): Elaborating entity "rgb565_gray" for hierarchy "rgb565_gray:u_rgb565_gray" File: D:/edge_detection/rtl/edge_detection.v Line: 214
Warning (10230): Verilog HDL assignment warning at rgb565_gray.v(32): truncated value with size 32 to match size of target (8) File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
Info (12128): Elaborating entity "gs_filter" for hierarchy "gs_filter:u_gs_filter" File: D:/edge_detection/rtl/edge_detection.v Line: 227
Info (12128): Elaborating entity "shift_ram1" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1" File: D:/edge_detection/rtl/gs_filter.v Line: 58
Info (12128): Elaborating entity "altshift_taps" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component" File: D:/edge_detection/ip/shift_ram1.v Line: 88
Info (12130): Elaborated megafunction instantiation "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component" File: D:/edge_detection/ip/shift_ram1.v Line: 88
Info (12133): Instantiated megafunction "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/edge_detection/ip/shift_ram1.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bl01.tdf
    Info (12023): Found entity 1: shift_taps_bl01 File: D:/edge_detection/prj/db/shift_taps_bl01.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_bl01" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gd1.tdf
    Info (12023): Found entity 1: altsyncram_1gd1 File: D:/edge_detection/prj/db/altsyncram_1gd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1gd1" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2" File: D:/edge_detection/prj/db/shift_taps_bl01.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf File: D:/edge_detection/prj/db/cntr_lvf.tdf Line: 27
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1" File: D:/edge_detection/prj/db/shift_taps_bl01.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic File: D:/edge_detection/prj/db/cmpr_8ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6" File: D:/edge_detection/prj/db/cntr_lvf.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bfh.tdf
    Info (12023): Found entity 1: cntr_bfh File: D:/edge_detection/prj/db/cntr_bfh.tdf Line: 25
Info (12128): Elaborating entity "cntr_bfh" for hierarchy "gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3" File: D:/edge_detection/prj/db/shift_taps_bl01.tdf Line: 41
Info (12128): Elaborating entity "gray_bit" for hierarchy "gray_bit:u_gray_bit" File: D:/edge_detection/rtl/edge_detection.v Line: 241
Info (12128): Elaborating entity "sobel" for hierarchy "sobel:u_sobel" File: D:/edge_detection/rtl/edge_detection.v Line: 254
Info (12128): Elaborating entity "shift_ram2" for hierarchy "sobel:u_sobel|shift_ram2:shift_ram2" File: D:/edge_detection/rtl/sobel.v Line: 63
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component" File: D:/edge_detection/ip/shift_ram2.v Line: 88
Info (12130): Elaborated megafunction instantiation "sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component" File: D:/edge_detection/ip/shift_ram2.v Line: 88
Info (12133): Instantiated megafunction "sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/edge_detection/ip/shift_ram2.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4l01.tdf
    Info (12023): Found entity 1: shift_taps_4l01 File: D:/edge_detection/prj/db/shift_taps_4l01.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_4l01" for hierarchy "sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rcd1.tdf
    Info (12023): Found entity 1: altsyncram_rcd1 File: D:/edge_detection/prj/db/altsyncram_rcd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rcd1" for hierarchy "sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2" File: D:/edge_detection/prj/db/shift_taps_4l01.tdf Line: 38
Info (12128): Elaborating entity "sdram_rw_ctrl" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl" File: D:/edge_detection/rtl/edge_detection.v Line: 285
Warning (10230): Verilog HDL assignment warning at sdram_rw_ctrl.v(160): truncated value with size 32 to match size of target (10) File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 160
Warning (10230): Verilog HDL assignment warning at sdram_rw_ctrl.v(227): truncated value with size 32 to match size of target (22) File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 227
Warning (10230): Verilog HDL assignment warning at sdram_rw_ctrl.v(245): truncated value with size 32 to match size of target (22) File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 245
Warning (10230): Verilog HDL assignment warning at sdram_rw_ctrl.v(306): truncated value with size 32 to match size of target (4) File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 306
Info (12128): Elaborating entity "wr_fifo" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo" File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 445
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component" File: D:/edge_detection/ip/wr_fifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component" File: D:/edge_detection/ip/wr_fifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component" with the following parameter: File: D:/edge_detection/ip/wr_fifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_42l1.tdf
    Info (12023): Found entity 1: dcfifo_42l1 File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_42l1" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: D:/edge_detection/prj/db/a_gray2bin_8ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: D:/edge_detection/prj/db/a_graycounter_777.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: D:/edge_detection/prj/db/a_graycounter_3lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf
    Info (12023): Found entity 1: altsyncram_5r41 File: D:/edge_detection/prj/db/altsyncram_5r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5r41" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/edge_detection/prj/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/edge_detection/prj/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/edge_detection/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13" File: D:/edge_detection/prj/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/edge_detection/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/edge_detection/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: D:/edge_detection/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: D:/edge_detection/prj/db/cmpr_p76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp" File: D:/edge_detection/prj/db/dcfifo_42l1.tdf Line: 72
Info (12128): Elaborating entity "rd_fifo" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo" File: D:/edge_detection/rtl/sdram_rw_ctrl.v Line: 463
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component" File: D:/edge_detection/ip/rd_fifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component" File: D:/edge_detection/ip/rd_fifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component" with the following parameter: File: D:/edge_detection/ip/rd_fifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_usk1.tdf
    Info (12023): Found entity 1: dcfifo_usk1 File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_usk1" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf
    Info (12023): Found entity 1: a_gray2bin_9ib File: D:/edge_detection/prj/db/a_gray2bin_9ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_9ib" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf
    Info (12023): Found entity 1: a_graycounter_877 File: D:/edge_detection/prj/db/a_graycounter_877.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_877" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info (12023): Found entity 1: a_graycounter_4lc File: D:/edge_detection/prj/db/a_graycounter_4lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4lc" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3r41.tdf
    Info (12023): Found entity 1: altsyncram_3r41 File: D:/edge_detection/prj/db/altsyncram_3r41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3r41" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/edge_detection/prj/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: D:/edge_detection/prj/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: D:/edge_detection/prj/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14" File: D:/edge_detection/prj/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: D:/edge_detection/prj/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: D:/edge_detection/prj/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: D:/edge_detection/prj/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18" File: D:/edge_detection/prj/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76 File: D:/edge_detection/prj/db/cmpr_q76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:rdempty_eq_comp" File: D:/edge_detection/prj/db/dcfifo_usk1.tdf Line: 76
Info (12128): Elaborating entity "sdram_driver" for hierarchy "sdram_driver:u_sdram_driver" File: D:/edge_detection/rtl/edge_detection.v Line: 315
Warning (10230): Verilog HDL assignment warning at sdram_driver.v(161): truncated value with size 32 to match size of target (15) File: D:/edge_detection/rtl/sdram_driver.v Line: 161
Warning (10230): Verilog HDL assignment warning at sdram_driver.v(188): truncated value with size 32 to match size of target (15) File: D:/edge_detection/rtl/sdram_driver.v Line: 188
Warning (10230): Verilog HDL assignment warning at sdram_driver.v(205): truncated value with size 32 to match size of target (10) File: D:/edge_detection/rtl/sdram_driver.v Line: 205
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:u_vga_interface" File: D:/edge_detection/rtl/edge_detection.v Line: 330
Warning (10230): Verilog HDL assignment warning at vga_interface.v(43): truncated value with size 32 to match size of target (12) File: D:/edge_detection/rtl/vga_interface.v Line: 43
Warning (10230): Verilog HDL assignment warning at vga_interface.v(59): truncated value with size 32 to match size of target (11) File: D:/edge_detection/rtl/vga_interface.v Line: 59
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[16]" File: D:/edge_detection/prj/db/altsyncram_5r41.tdf Line: 520
        Warning (14320): Synthesized away node "sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|q_b[17]" File: D:/edge_detection/prj/db/altsyncram_5r41.tdf Line: 550
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb565_gray:u_rgb565_gray|Mult1" File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb565_gray:u_rgb565_gray|Mult0" File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb565_gray:u_rgb565_gray|Mult2" File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
Info (12130): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1" File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
Info (12133): Instantiated megafunction "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1" with the following parameter: File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: D:/edge_detection/prj/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult1" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0" File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
Info (12133): Instantiated megafunction "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0" with the following parameter: File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: D:/edge_detection/prj/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult0" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2" File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
Info (12133): Instantiated megafunction "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2" with the following parameter: File: D:/edge_detection/rtl/rgb565_gray.v Line: 32
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: D:/edge_detection/prj/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb565_gray:u_rgb565_gray|lpm_mult:Mult2" File: f:/fpga/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/edge_detection/rtl/sccb_interface.v Line: 11
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: D:/edge_detection/rtl/edge_detection.v Line: 22
    Warning (13410): Pin "cmos_reset" is stuck at VCC File: D:/edge_detection/rtl/edge_detection.v Line: 23
    Warning (13410): Pin "sdram_csn" is stuck at GND File: D:/edge_detection/rtl/edge_detection.v Line: 29
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: D:/edge_detection/rtl/edge_detection.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/edge_detection/prj/output_files/edge_detection.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1934 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1797 logic cells
    Info (21064): Implemented 59 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Tue May 18 17:25:41 2021
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/edge_detection/prj/output_files/edge_detection.map.smsg.


