verilog xil_defaultlib  \
"../../../../lab5_5_Stage_CPU.gen/sources_1/ip/data_mem_ip/sim/data_mem_ip.v" \

verilog xil_defaultlib "glbl.v"

nosort
