<profile>

<section name = "Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_70_6'" level="0">
<item name = "Date">Sat Mar  9 22:44:58 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_covariance_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">58, 898, 1.160 us, 17.960 us, 58, 898, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_70_6">56, 896, 57, 56, 1, 1 ~ 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2542, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 663, -</column>
<column name="Register">-, -, 2338, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fdiv_32ns_32ns_32_6_no_dsp_1_U12">fdiv_32ns_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_fu_1207_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln75_10_fu_714_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_11_fu_739_p2">+, 0, 0, 69, 62, 7</column>
<column name="add_ln75_12_fu_752_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_13_fu_777_p2">+, 0, 0, 69, 62, 7</column>
<column name="add_ln75_14_fu_790_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_15_fu_815_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_16_fu_828_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_17_fu_858_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_18_fu_871_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_19_fu_901_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_1_fu_549_p2">+, 0, 0, 69, 62, 5</column>
<column name="add_ln75_20_fu_914_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_21_fu_948_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_22_fu_961_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_23_fu_991_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_24_fu_1004_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_25_fu_1029_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_26_fu_1042_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_27_fu_1067_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_28_fu_1080_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_29_fu_1105_p2">+, 0, 0, 69, 62, 8</column>
<column name="add_ln75_2_fu_562_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_30_fu_1118_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_3_fu_587_p2">+, 0, 0, 69, 62, 6</column>
<column name="add_ln75_4_fu_600_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_5_fu_625_p2">+, 0, 0, 69, 62, 6</column>
<column name="add_ln75_6_fu_638_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_7_fu_663_p2">+, 0, 0, 69, 62, 7</column>
<column name="add_ln75_8_fu_676_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_9_fu_701_p2">+, 0, 0, 69, 62, 7</column>
<column name="add_ln75_fu_524_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln78_fu_494_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_21_fu_443_p2">+, 0, 0, 69, 62, 62</column>
<column name="empty_22_fu_456_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage50_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage51_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage52_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state53_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state57_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln70_fu_433_p2">icmp, 0, 0, 29, 64, 5</column>
<column name="ap_block_state52_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">245, 57, 1, 57</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_378_p0">13, 3, 32, 96</column>
<column name="grp_fu_378_p1">41, 10, 32, 320</column>
<column name="grp_fu_382_p0">81, 17, 32, 544</column>
<column name="grp_fu_382_p1">81, 17, 32, 544</column>
<column name="j_fu_114">9, 2, 64, 128</column>
<column name="m_axi_gmem_ARADDR">86, 18, 64, 1152</column>
<column name="m_axi_gmem_AWADDR">13, 3, 64, 192</column>
<column name="m_axi_gmem_WDATA">13, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">56, 0, 56, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bitcast_ln77_reg_1614">32, 0, 32, 0</column>
<column name="div1_reg_1609">32, 0, 32, 0</column>
<column name="empty_20_reg_1270">62, 0, 62, 0</column>
<column name="gmem_addr_10_read_reg_1496">32, 0, 32, 0</column>
<column name="gmem_addr_10_reg_1360">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_1512">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_1377">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_1523">32, 0, 32, 0</column>
<column name="gmem_addr_12_reg_1394">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_1539">32, 0, 32, 0</column>
<column name="gmem_addr_13_reg_1416">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_1550">32, 0, 32, 0</column>
<column name="gmem_addr_14_reg_1433">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_1566">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_1439">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_1577">32, 0, 32, 0</column>
<column name="gmem_addr_16_reg_1445">64, 0, 64, 0</column>
<column name="gmem_addr_17_read_reg_1593">32, 0, 32, 0</column>
<column name="gmem_addr_17_reg_1451">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_1355">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1302">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_1372">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1308">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_1389">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1314">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_1411">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_1320">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_1296">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_1428">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_1326">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_1463">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_1332">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_1474">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_1338">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_1485">32, 0, 32, 0</column>
<column name="gmem_addr_9_reg_1349">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_1344">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1289">64, 0, 64, 0</column>
<column name="icmp_ln70_reg_1266">1, 0, 1, 0</column>
<column name="j_1_reg_1260">64, 0, 64, 0</column>
<column name="j_fu_114">64, 0, 64, 0</column>
<column name="mul_10_reg_1555">32, 0, 32, 0</column>
<column name="mul_12_reg_1582">32, 0, 32, 0</column>
<column name="mul_14_reg_1604">32, 0, 32, 0</column>
<column name="mul_7_reg_1501">32, 0, 32, 0</column>
<column name="mul_9_reg_1528">32, 0, 32, 0</column>
<column name="reg_391">32, 0, 32, 0</column>
<column name="reg_396">32, 0, 32, 0</column>
<column name="reg_401">32, 0, 32, 0</column>
<column name="reg_407">32, 0, 32, 0</column>
<column name="reg_412">32, 0, 32, 0</column>
<column name="zext_ln70_cast_reg_1255">8, 0, 62, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_224_p_din0">out, 32, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_224_p_din1">out, 32, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_224_p_opcode">out, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_224_p_dout0">in, 32, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_224_p_ce">out, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_228_p_din0">out, 32, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_228_p_din1">out, 32, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_228_p_dout0">in, 32, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="grp_fu_228_p_ce">out, 1, ap_ctrl_hs, covariance_Pipeline_VITIS_LOOP_70_6, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="zext_ln68">in, 4, ap_none, zext_ln68, scalar</column>
<column name="zext_ln70">in, 8, ap_none, zext_ln70, scalar</column>
<column name="cov">in, 64, ap_none, cov, scalar</column>
<column name="data">in, 64, ap_none, data, scalar</column>
<column name="i_2_cast">in, 4, ap_none, i_2_cast, scalar</column>
</table>
</item>
</section>
</profile>
