
Robonaut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008358  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008528  08008528  00018528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008924  08008924  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008924  08008924  00018924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800892c  0800892c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800892c  0800892c  0001892c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008930  08008930  00018930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008934  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000484  200001e8  08008b18  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000066c  08008b18  0002066c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148df  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024fe  00000000  00000000  00034af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  00036ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d8  00000000  00000000  000382a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002dfb  00000000  00000000  00039478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016bad  00000000  00000000  0003c273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1c10  00000000  00000000  00052e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00134a30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061c0  00000000  00000000  00134a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0013ac40  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0013ad0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008510 	.word	0x08008510

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	08008510 	.word	0x08008510

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <LS_LED_Light>:
#include <string.h>
#include <stdio.h>

// Az utolsó beadott érték mindig 33-nál nagyobb legyen!
void LS_LED_Light(SPI_HandleTypeDef *hspi, uint8_t *leds_to_light, uint8_t *fb_leds_on)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
	uint8_t fb_leds_on_temp[4] = {0};
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
	for (int i=0; leds_to_light[i]<33; i++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
 8000f00:	e091      	b.n	8001026 <LS_LED_Light+0x13a>
	{
		switch(leds_to_light[i]/8) {
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	68ba      	ldr	r2, [r7, #8]
 8000f06:	4413      	add	r3, r2
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	08db      	lsrs	r3, r3, #3
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b03      	cmp	r3, #3
 8000f10:	f200 8086 	bhi.w	8001020 <LS_LED_Light+0x134>
 8000f14:	a201      	add	r2, pc, #4	; (adr r2, 8000f1c <LS_LED_Light+0x30>)
 8000f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1a:	bf00      	nop
 8000f1c:	08000f2d 	.word	0x08000f2d
 8000f20:	08000f6b 	.word	0x08000f6b
 8000f24:	08000fa9 	.word	0x08000fa9
 8000f28:	08000fe7 	.word	0x08000fe7
		case 0:
			fb_leds_on_temp[3] = 1;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	74fb      	strb	r3, [r7, #19]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000f30:	2300      	movs	r3, #0
 8000f32:	623b      	str	r3, [r7, #32]
 8000f34:	e006      	b.n	8000f44 <LS_LED_Light+0x58>
				fb_leds_on_temp[3] <<= 1;
 8000f36:	7cfb      	ldrb	r3, [r7, #19]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	74fb      	strb	r3, [r7, #19]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000f3e:	6a3b      	ldr	r3, [r7, #32]
 8000f40:	3301      	adds	r3, #1
 8000f42:	623b      	str	r3, [r7, #32]
 8000f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	f003 0307 	and.w	r3, r3, #7
 8000f50:	6a3a      	ldr	r2, [r7, #32]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	dbef      	blt.n	8000f36 <LS_LED_Light+0x4a>
			}
			fb_leds_on[3] |= fb_leds_on_temp[3];
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3303      	adds	r3, #3
 8000f5a:	7819      	ldrb	r1, [r3, #0]
 8000f5c:	7cfa      	ldrb	r2, [r7, #19]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3303      	adds	r3, #3
 8000f62:	430a      	orrs	r2, r1
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	701a      	strb	r2, [r3, #0]
			break;
 8000f68:	e05a      	b.n	8001020 <LS_LED_Light+0x134>
		case 1:
			fb_leds_on_temp[2] = 1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	74bb      	strb	r3, [r7, #18]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
 8000f72:	e006      	b.n	8000f82 <LS_LED_Light+0x96>
				fb_leds_on_temp[2] <<= 1;
 8000f74:	7cbb      	ldrb	r3, [r7, #18]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	74bb      	strb	r3, [r7, #18]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	61fb      	str	r3, [r7, #28]
 8000f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f84:	68ba      	ldr	r2, [r7, #8]
 8000f86:	4413      	add	r3, r2
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	f003 0307 	and.w	r3, r3, #7
 8000f8e:	69fa      	ldr	r2, [r7, #28]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	dbef      	blt.n	8000f74 <LS_LED_Light+0x88>
			}
			fb_leds_on[2] |= fb_leds_on_temp[2];
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3302      	adds	r3, #2
 8000f98:	7819      	ldrb	r1, [r3, #0]
 8000f9a:	7cba      	ldrb	r2, [r7, #18]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3302      	adds	r3, #2
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	701a      	strb	r2, [r3, #0]
			break;
 8000fa6:	e03b      	b.n	8001020 <LS_LED_Light+0x134>
		case 2:
			fb_leds_on_temp[1] = 1;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	747b      	strb	r3, [r7, #17]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]
 8000fb0:	e006      	b.n	8000fc0 <LS_LED_Light+0xd4>
				fb_leds_on_temp[1] <<= 1;
 8000fb2:	7c7b      	ldrb	r3, [r7, #17]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	747b      	strb	r3, [r7, #17]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	61bb      	str	r3, [r7, #24]
 8000fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc2:	68ba      	ldr	r2, [r7, #8]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	f003 0307 	and.w	r3, r3, #7
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	dbef      	blt.n	8000fb2 <LS_LED_Light+0xc6>
			}
			fb_leds_on[1] |= fb_leds_on_temp[1];
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	7819      	ldrb	r1, [r3, #0]
 8000fd8:	7c7a      	ldrb	r2, [r7, #17]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	b2d2      	uxtb	r2, r2
 8000fe2:	701a      	strb	r2, [r3, #0]
			break;
 8000fe4:	e01c      	b.n	8001020 <LS_LED_Light+0x134>
		case 3:
			fb_leds_on_temp[0] = 1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	743b      	strb	r3, [r7, #16]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	e006      	b.n	8000ffe <LS_LED_Light+0x112>
				fb_leds_on_temp[0] <<= 1;
 8000ff0:	7c3b      	ldrb	r3, [r7, #16]
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	743b      	strb	r3, [r7, #16]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	4413      	add	r3, r2
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	697a      	ldr	r2, [r7, #20]
 800100c:	429a      	cmp	r2, r3
 800100e:	dbef      	blt.n	8000ff0 <LS_LED_Light+0x104>
			}
			fb_leds_on[0] |= fb_leds_on_temp[0];
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	781a      	ldrb	r2, [r3, #0]
 8001014:	7c3b      	ldrb	r3, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	b2da      	uxtb	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	701a      	strb	r2, [r3, #0]
			break;
 800101e:	bf00      	nop
	for (int i=0; leds_to_light[i]<33; i++)
 8001020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001022:	3301      	adds	r3, #1
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	4413      	add	r3, r2
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b20      	cmp	r3, #32
 8001030:	f67f af67 	bls.w	8000f02 <LS_LED_Light+0x16>
		}
	}
	LS_LED_Send(hspi, fb_leds_on);
 8001034:	6879      	ldr	r1, [r7, #4]
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f000 f804 	bl	8001044 <LS_LED_Send>
}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	; 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <LS_LED_Send>:

void LS_LED_Send(SPI_HandleTypeDef *hspi, uint8_t *leds_on)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, leds_on, 4, 100);
 800104e:	2364      	movs	r3, #100	; 0x64
 8001050:	2204      	movs	r2, #4
 8001052:	6839      	ldr	r1, [r7, #0]
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f003 f98a 	bl	800436e <HAL_SPI_Transmit>

	// Latch enable
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001060:	480b      	ldr	r0, [pc, #44]	; (8001090 <LS_LED_Send+0x4c>)
 8001062:	f002 f94d 	bl	8003300 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800106c:	4808      	ldr	r0, [pc, #32]	; (8001090 <LS_LED_Send+0x4c>)
 800106e:	f002 f947 	bl	8003300 <HAL_GPIO_WritePin>

	//Output enable
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001072:	2201      	movs	r2, #1
 8001074:	2104      	movs	r1, #4
 8001076:	4807      	ldr	r0, [pc, #28]	; (8001094 <LS_LED_Send+0x50>)
 8001078:	f002 f942 	bl	8003300 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	2104      	movs	r1, #4
 8001080:	4804      	ldr	r0, [pc, #16]	; (8001094 <LS_LED_Send+0x50>)
 8001082:	f002 f93d 	bl	8003300 <HAL_GPIO_WritePin>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40020800 	.word	0x40020800
 8001094:	40020c00 	.word	0x40020c00

08001098 <LS_INF_Send>:

void LS_INF_Send(SPI_HandleTypeDef *hspi, uint8_t *infs_on)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, infs_on, 4, 100);
 80010a2:	2364      	movs	r3, #100	; 0x64
 80010a4:	2204      	movs	r2, #4
 80010a6:	6839      	ldr	r1, [r7, #0]
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f003 f960 	bl	800436e <HAL_SPI_Transmit>

	// Inf Latch enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010b4:	480c      	ldr	r0, [pc, #48]	; (80010e8 <LS_INF_Send+0x50>)
 80010b6:	f002 f923 	bl	8003300 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <LS_INF_Send+0x50>)
 80010c2:	f002 f91d 	bl	8003300 <HAL_GPIO_WritePin>

	// Inf Output enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010cc:	4806      	ldr	r0, [pc, #24]	; (80010e8 <LS_INF_Send+0x50>)
 80010ce:	f002 f917 	bl	8003300 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d8:	4803      	ldr	r0, [pc, #12]	; (80010e8 <LS_INF_Send+0x50>)
 80010da:	f002 f911 	bl	8003300 <HAL_GPIO_WritePin>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40020000 	.word	0x40020000

080010ec <LS_ADC_ChipSelect>:
			  HAL_Delay(100);
		  }
}

void LS_ADC_ChipSelect(int CS)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	switch(CS) {
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	2b03      	cmp	r3, #3
 80010fa:	d827      	bhi.n	800114c <LS_ADC_ChipSelect+0x60>
 80010fc:	a201      	add	r2, pc, #4	; (adr r2, 8001104 <LS_ADC_ChipSelect+0x18>)
 80010fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001102:	bf00      	nop
 8001104:	08001115 	.word	0x08001115
 8001108:	08001123 	.word	0x08001123
 800110c:	08001131 	.word	0x08001131
 8001110:	0800113f 	.word	0x0800113f
//		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
//		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
//		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
//		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	f44f 7180 	mov.w	r1, #256	; 0x100
 800111a:	481b      	ldr	r0, [pc, #108]	; (8001188 <LS_ADC_ChipSelect+0x9c>)
 800111c:	f002 f8f0 	bl	8003300 <HAL_GPIO_WritePin>
		break;
 8001120:	e02d      	b.n	800117e <LS_ADC_ChipSelect+0x92>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001128:	4818      	ldr	r0, [pc, #96]	; (800118c <LS_ADC_ChipSelect+0xa0>)
 800112a:	f002 f8e9 	bl	8003300 <HAL_GPIO_WritePin>
		break;
 800112e:	e026      	b.n	800117e <LS_ADC_ChipSelect+0x92>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001136:	4815      	ldr	r0, [pc, #84]	; (800118c <LS_ADC_ChipSelect+0xa0>)
 8001138:	f002 f8e2 	bl	8003300 <HAL_GPIO_WritePin>
		break;
 800113c:	e01f      	b.n	800117e <LS_ADC_ChipSelect+0x92>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001144:	4811      	ldr	r0, [pc, #68]	; (800118c <LS_ADC_ChipSelect+0xa0>)
 8001146:	f002 f8db 	bl	8003300 <HAL_GPIO_WritePin>
		break;
 800114a:	e018      	b.n	800117e <LS_ADC_ChipSelect+0x92>
	default:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001152:	480d      	ldr	r0, [pc, #52]	; (8001188 <LS_ADC_ChipSelect+0x9c>)
 8001154:	f002 f8d4 	bl	8003300 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001158:	2201      	movs	r2, #1
 800115a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800115e:	480b      	ldr	r0, [pc, #44]	; (800118c <LS_ADC_ChipSelect+0xa0>)
 8001160:	f002 f8ce 	bl	8003300 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001164:	2201      	movs	r2, #1
 8001166:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800116a:	4808      	ldr	r0, [pc, #32]	; (800118c <LS_ADC_ChipSelect+0xa0>)
 800116c:	f002 f8c8 	bl	8003300 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001170:	2201      	movs	r2, #1
 8001172:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <LS_ADC_ChipSelect+0xa0>)
 8001178:	f002 f8c2 	bl	8003300 <HAL_GPIO_WritePin>
	}
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40020800 	.word	0x40020800
 800118c:	40020400 	.word	0x40020400

08001190 <LS_Holavonal_favago>:
	sum -= 32*250;
	line = (double)weighted_sum/sum;
	return line;
}

double LS_Holavonal_favago(uint16_t *ADC_values){
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    int m = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
    int sum = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
    for(int i=0; i<32; i++){
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	e012      	b.n	80011cc <LS_Holavonal_favago+0x3c>
        if (ADC_values[i] > 3000){
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	4413      	add	r3, r2
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d906      	bls.n	80011c6 <LS_Holavonal_favago+0x36>
            sum += i;
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4413      	add	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
            m++;
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
    for(int i=0; i<32; i++){
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2b1f      	cmp	r3, #31
 80011d0:	dde9      	ble.n	80011a6 <LS_Holavonal_favago+0x16>
        }
    }
    if(m == 0)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d104      	bne.n	80011e2 <LS_Holavonal_favago+0x52>
        return 0;
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	f04f 0300 	mov.w	r3, #0
 80011e0:	e008      	b.n	80011f4 <LS_Holavonal_favago+0x64>
    return sum/m;
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9ba 	bl	8000564 <__aeabi_i2d>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
}
 80011f4:	ec43 2b17 	vmov	d7, r2, r3
 80011f8:	eeb0 0a47 	vmov.f32	s0, s14
 80011fc:	eef0 0a67 	vmov.f32	s1, s15
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b09e      	sub	sp, #120	; 0x78
 800120c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120e:	f001 fac9 	bl	80027a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001212:	f000 f925 	bl	8001460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001216:	f000 fd19 	bl	8001c4c <MX_GPIO_Init>
  MX_I2C1_Init();
 800121a:	f000 f9e5 	bl	80015e8 <MX_I2C1_Init>
  MX_I2C3_Init();
 800121e:	f000 fa3f 	bl	80016a0 <MX_I2C3_Init>
  MX_SPI1_Init();
 8001222:	f000 fa6b 	bl	80016fc <MX_SPI1_Init>
  MX_SPI2_Init();
 8001226:	f000 fa9f 	bl	8001768 <MX_SPI2_Init>
  MX_SPI3_Init();
 800122a:	f000 fad3 	bl	80017d4 <MX_SPI3_Init>
  MX_ADC1_Init();
 800122e:	f000 f989 	bl	8001544 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001232:	f000 fb07 	bl	8001844 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001236:	f000 fb59 	bl	80018ec <MX_TIM3_Init>
  MX_TIM4_Init();
 800123a:	f000 fbb1 	bl	80019a0 <MX_TIM4_Init>
  MX_TIM13_Init();
 800123e:	f000 fc63 	bl	8001b08 <MX_TIM13_Init>
  MX_TIM5_Init();
 8001242:	f000 fc07 	bl	8001a54 <MX_TIM5_Init>
  MX_I2C2_Init();
 8001246:	f000 f9fd 	bl	8001644 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 800124a:	f000 fcab 	bl	8001ba4 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800124e:	f000 fcd3 	bl	8001bf8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  unsigned char ADC_value_string[10];
  uint8_t leds_on[4];// = {1, 1, 1, 1};
  uint8_t leds_off[] = {0, 0, 0, 0};
 8001252:	2300      	movs	r3, #0
 8001254:	653b      	str	r3, [r7, #80]	; 0x50
  uint8_t fb_leds_on[4] = {0};
 8001256:	2300      	movs	r3, #0
 8001258:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
 800125a:	4a7a      	ldr	r2, [pc, #488]	; (8001444 <main+0x23c>)
 800125c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001260:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001264:	6018      	str	r0, [r3, #0]
 8001266:	3304      	adds	r3, #4
 8001268:	7019      	strb	r1, [r3, #0]
  //uint8_t leds_all_on[] = {255, 255, 255, 255};
  uint16_t ADC_values[32] = {0};
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2240      	movs	r2, #64	; 0x40
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f004 fbdd 	bl	8005a30 <memset>

  LS_INF_Send(&hspi3, leds_off);
 8001276:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800127a:	4619      	mov	r1, r3
 800127c:	4872      	ldr	r0, [pc, #456]	; (8001448 <main+0x240>)
 800127e:	f7ff ff0b 	bl	8001098 <LS_INF_Send>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Turn on first set of LEDs
	  leds_on[0] = 1;leds_on[1] = 1;leds_on[2] = 1;leds_on[3] = 1;
 8001282:	2301      	movs	r3, #1
 8001284:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8001288:	2301      	movs	r3, #1
 800128a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 800128e:	2301      	movs	r3, #1
 8001290:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
 8001294:	2301      	movs	r3, #1
 8001296:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	  LS_INF_Send(&hspi3, leds_on);
 800129a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800129e:	4619      	mov	r1, r3
 80012a0:	4869      	ldr	r0, [pc, #420]	; (8001448 <main+0x240>)
 80012a2:	f7ff fef9 	bl	8001098 <LS_INF_Send>
	  HAL_Delay(1);
 80012a6:	2001      	movs	r0, #1
 80012a8:	f001 faee 	bl	8002888 <HAL_Delay>
	  // Retrieve data from first set of ADCs
	  for (int i=1; i<5; i++)
 80012ac:	2301      	movs	r3, #1
 80012ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80012b0:	e022      	b.n	80012f8 <main+0xf0>
	  {
		  LS_ADC_ChipSelect(i);
 80012b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80012b4:	f7ff ff1a 	bl	80010ec <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(&hspi1, &ADC_inputs[0], ADC_received_msg, 2, 100);
 80012b8:	2364      	movs	r3, #100	; 0x64
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	2302      	movs	r3, #2
 80012be:	4a63      	ldr	r2, [pc, #396]	; (800144c <main+0x244>)
 80012c0:	4963      	ldr	r1, [pc, #396]	; (8001450 <main+0x248>)
 80012c2:	4864      	ldr	r0, [pc, #400]	; (8001454 <main+0x24c>)
 80012c4:	f003 f98f 	bl	80045e6 <HAL_SPI_TransmitReceive>
		  ADC_values[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80012c8:	4b60      	ldr	r3, [pc, #384]	; (800144c <main+0x244>)
 80012ca:	785b      	ldrb	r3, [r3, #1]
 80012cc:	b21a      	sxth	r2, r3
 80012ce:	4b5f      	ldr	r3, [pc, #380]	; (800144c <main+0x244>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	021b      	lsls	r3, r3, #8
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	4313      	orrs	r3, r2
 80012d8:	b21a      	sxth	r2, r3
 80012da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80012dc:	3b01      	subs	r3, #1
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	b292      	uxth	r2, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	3370      	adds	r3, #112	; 0x70
 80012e6:	443b      	add	r3, r7
 80012e8:	f823 2c6c 	strh.w	r2, [r3, #-108]
		  LS_ADC_ChipSelect(0);
 80012ec:	2000      	movs	r0, #0
 80012ee:	f7ff fefd 	bl	80010ec <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 80012f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80012f4:	3301      	adds	r3, #1
 80012f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80012f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	ddd9      	ble.n	80012b2 <main+0xaa>
	  }

	  // Shift the LEDs by one
	  for (int k=0; k<7; k++)
 80012fe:	2300      	movs	r3, #0
 8001300:	66bb      	str	r3, [r7, #104]	; 0x68
 8001302:	e05d      	b.n	80013c0 <main+0x1b8>
	  {
		  leds_on[0] <<= 1;
 8001304:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	b2db      	uxtb	r3, r3
 800130c:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
		  leds_on[1] <<= 1;
 8001310:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	b2db      	uxtb	r3, r3
 8001318:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
		  leds_on[2] <<= 1;
 800131c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
		  leds_on[3] <<= 1;
 8001328:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	b2db      	uxtb	r3, r3
 8001330:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		  LS_INF_Send(&hspi3, leds_on);
 8001334:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001338:	4619      	mov	r1, r3
 800133a:	4843      	ldr	r0, [pc, #268]	; (8001448 <main+0x240>)
 800133c:	f7ff feac 	bl	8001098 <LS_INF_Send>
		  HAL_Delay(1);
 8001340:	2001      	movs	r0, #1
 8001342:	f001 faa1 	bl	8002888 <HAL_Delay>

		  //Retrieve data from the ADCs at the active LEDs
		  for (int i=1; i<5; i++)
 8001346:	2301      	movs	r3, #1
 8001348:	667b      	str	r3, [r7, #100]	; 0x64
 800134a:	e033      	b.n	80013b4 <main+0x1ac>
		  {
			  LS_ADC_ChipSelect(i);
 800134c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800134e:	f7ff fecd 	bl	80010ec <LS_ADC_ChipSelect>
			  HAL_SPI_TransmitReceive(&hspi1, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 8001352:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001354:	3301      	adds	r3, #1
 8001356:	4a3e      	ldr	r2, [pc, #248]	; (8001450 <main+0x248>)
 8001358:	1899      	adds	r1, r3, r2
 800135a:	2364      	movs	r3, #100	; 0x64
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2302      	movs	r3, #2
 8001360:	4a3a      	ldr	r2, [pc, #232]	; (800144c <main+0x244>)
 8001362:	483c      	ldr	r0, [pc, #240]	; (8001454 <main+0x24c>)
 8001364:	f003 f93f 	bl	80045e6 <HAL_SPI_TransmitReceive>
			  HAL_SPI_TransmitReceive(&hspi1, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 8001368:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800136a:	3301      	adds	r3, #1
 800136c:	4a38      	ldr	r2, [pc, #224]	; (8001450 <main+0x248>)
 800136e:	1899      	adds	r1, r3, r2
 8001370:	2364      	movs	r3, #100	; 0x64
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	2302      	movs	r3, #2
 8001376:	4a35      	ldr	r2, [pc, #212]	; (800144c <main+0x244>)
 8001378:	4836      	ldr	r0, [pc, #216]	; (8001454 <main+0x24c>)
 800137a:	f003 f934 	bl	80045e6 <HAL_SPI_TransmitReceive>
			  ADC_values[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 800137e:	4b33      	ldr	r3, [pc, #204]	; (800144c <main+0x244>)
 8001380:	785b      	ldrb	r3, [r3, #1]
 8001382:	b21a      	sxth	r2, r3
 8001384:	4b31      	ldr	r3, [pc, #196]	; (800144c <main+0x244>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	021b      	lsls	r3, r3, #8
 800138a:	b21b      	sxth	r3, r3
 800138c:	4313      	orrs	r3, r2
 800138e:	b219      	sxth	r1, r3
 8001390:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001392:	3b01      	subs	r3, #1
 8001394:	00da      	lsls	r2, r3, #3
 8001396:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001398:	4413      	add	r3, r2
 800139a:	3301      	adds	r3, #1
 800139c:	b28a      	uxth	r2, r1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	3370      	adds	r3, #112	; 0x70
 80013a2:	443b      	add	r3, r7
 80013a4:	f823 2c6c 	strh.w	r2, [r3, #-108]
			  LS_ADC_ChipSelect(0);
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff fe9f 	bl	80010ec <LS_ADC_ChipSelect>
		  for (int i=1; i<5; i++)
 80013ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013b0:	3301      	adds	r3, #1
 80013b2:	667b      	str	r3, [r7, #100]	; 0x64
 80013b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	ddc8      	ble.n	800134c <main+0x144>
	  for (int k=0; k<7; k++)
 80013ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013bc:	3301      	adds	r3, #1
 80013be:	66bb      	str	r3, [r7, #104]	; 0x68
 80013c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013c2:	2b06      	cmp	r3, #6
 80013c4:	dd9e      	ble.n	8001304 <main+0xfc>
		  }
	  }

	  // Valamiért egy UART Transmitban csak a 100. elemig küldi el - Miért lehet?
	  LS_INF_Send(&hspi3, leds_off);
 80013c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ca:	4619      	mov	r1, r3
 80013cc:	481e      	ldr	r0, [pc, #120]	; (8001448 <main+0x240>)
 80013ce:	f7ff fe63 	bl	8001098 <LS_INF_Send>
	  //LS_BT_SendData(&huart2, BT_send_msg_buff, ADC_values, ADC_value_string);
	  //HAL_Delay(100);

	  line_pos = LS_Holavonal_favago(ADC_values);
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff fedb 	bl	8001190 <LS_Holavonal_favago>
 80013da:	eeb0 7a40 	vmov.f32	s14, s0
 80013de:	eef0 7a60 	vmov.f32	s15, s1
 80013e2:	4b1d      	ldr	r3, [pc, #116]	; (8001458 <main+0x250>)
 80013e4:	ed83 7b00 	vstr	d7, [r3]
	  fb_leds_on[0] = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	  fb_leds_on[1] = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	  fb_leds_on[2] = 0;
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	  fb_leds_on[3] = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	  fb_leds_to_light[0] = (int)line_pos;
 8001400:	4b15      	ldr	r3, [pc, #84]	; (8001458 <main+0x250>)
 8001402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001406:	4610      	mov	r0, r2
 8001408:	4619      	mov	r1, r3
 800140a:	f7ff fbc5 	bl	8000b98 <__aeabi_d2iz>
 800140e:	4603      	mov	r3, r0
 8001410:	b2db      	uxtb	r3, r3
 8001412:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	  //fb_leds_to_light[1] = (int)line_pos+1;
	  LS_LED_Send(&hspi3, leds_off);
 8001416:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800141a:	4619      	mov	r1, r3
 800141c:	480a      	ldr	r0, [pc, #40]	; (8001448 <main+0x240>)
 800141e:	f7ff fe11 	bl	8001044 <LS_LED_Send>
	  LS_LED_Light(&hspi3, fb_leds_to_light, fb_leds_on);
 8001422:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001426:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800142a:	4619      	mov	r1, r3
 800142c:	4806      	ldr	r0, [pc, #24]	; (8001448 <main+0x240>)
 800142e:	f7ff fd5d 	bl	8000eec <LS_LED_Light>

	  //sprintf((char*)BT_send_msg_buff, "%d %d  %f\n\r", (int)line_pos, (int)line_pos+1, line_pos);
	  //BT_TransmitMsg(&huart2, BT_send_msg_buff);


	  if (buttonMessageFlag){
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <main+0x254>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	f43f af23 	beq.w	8001282 <main+0x7a>
		  buttonMessageFlag = false;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <main+0x254>)
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]
	  leds_on[0] = 1;leds_on[1] = 1;leds_on[2] = 1;leds_on[3] = 1;
 8001442:	e71e      	b.n	8001282 <main+0x7a>
 8001444:	08008528 	.word	0x08008528
 8001448:	200003f8 	.word	0x200003f8
 800144c:	20000640 	.word	0x20000640
 8001450:	20000000 	.word	0x20000000
 8001454:	20000348 	.word	0x20000348
 8001458:	20000648 	.word	0x20000648
 800145c:	20000650 	.word	0x20000650

08001460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b094      	sub	sp, #80	; 0x50
 8001464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	2234      	movs	r2, #52	; 0x34
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f004 fade 	bl	8005a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001474:	f107 0308 	add.w	r3, r7, #8
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001484:	2300      	movs	r3, #0
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	4b2c      	ldr	r3, [pc, #176]	; (800153c <SystemClock_Config+0xdc>)
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148c:	4a2b      	ldr	r2, [pc, #172]	; (800153c <SystemClock_Config+0xdc>)
 800148e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001492:	6413      	str	r3, [r2, #64]	; 0x40
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <SystemClock_Config+0xdc>)
 8001496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149c:	607b      	str	r3, [r7, #4]
 800149e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014a0:	2300      	movs	r3, #0
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	4b26      	ldr	r3, [pc, #152]	; (8001540 <SystemClock_Config+0xe0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a25      	ldr	r2, [pc, #148]	; (8001540 <SystemClock_Config+0xe0>)
 80014aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014ae:	6013      	str	r3, [r2, #0]
 80014b0:	4b23      	ldr	r3, [pc, #140]	; (8001540 <SystemClock_Config+0xe0>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014bc:	2301      	movs	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c6:	2302      	movs	r3, #2
 80014c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014d0:	2304      	movs	r3, #4
 80014d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80014d4:	23b4      	movs	r3, #180	; 0xb4
 80014d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014d8:	2302      	movs	r3, #2
 80014da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014dc:	2302      	movs	r3, #2
 80014de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014e0:	2302      	movs	r3, #2
 80014e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	4618      	mov	r0, r3
 80014ea:	f002 fc19 	bl	8003d20 <HAL_RCC_OscConfig>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80014f4:	f000 fc9a 	bl	8001e2c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014f8:	f002 f878 	bl	80035ec <HAL_PWREx_EnableOverDrive>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001502:	f000 fc93 	bl	8001e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001506:	230f      	movs	r3, #15
 8001508:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150a:	2302      	movs	r3, #2
 800150c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001512:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001516:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001518:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800151c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800151e:	f107 0308 	add.w	r3, r7, #8
 8001522:	2105      	movs	r1, #5
 8001524:	4618      	mov	r0, r3
 8001526:	f002 f8b1 	bl	800368c <HAL_RCC_ClockConfig>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001530:	f000 fc7c 	bl	8001e2c <Error_Handler>
  }
}
 8001534:	bf00      	nop
 8001536:	3750      	adds	r7, #80	; 0x50
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40007000 	.word	0x40007000

08001544 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800154a:	463b      	mov	r3, r7
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001556:	4b21      	ldr	r3, [pc, #132]	; (80015dc <MX_ADC1_Init+0x98>)
 8001558:	4a21      	ldr	r2, [pc, #132]	; (80015e0 <MX_ADC1_Init+0x9c>)
 800155a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800155c:	4b1f      	ldr	r3, [pc, #124]	; (80015dc <MX_ADC1_Init+0x98>)
 800155e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001562:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001564:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <MX_ADC1_Init+0x98>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800156a:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <MX_ADC1_Init+0x98>)
 800156c:	2200      	movs	r2, #0
 800156e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001570:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <MX_ADC1_Init+0x98>)
 8001572:	2200      	movs	r2, #0
 8001574:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001576:	4b19      	ldr	r3, [pc, #100]	; (80015dc <MX_ADC1_Init+0x98>)
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800157e:	4b17      	ldr	r3, [pc, #92]	; (80015dc <MX_ADC1_Init+0x98>)
 8001580:	2200      	movs	r2, #0
 8001582:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <MX_ADC1_Init+0x98>)
 8001586:	4a17      	ldr	r2, [pc, #92]	; (80015e4 <MX_ADC1_Init+0xa0>)
 8001588:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800158a:	4b14      	ldr	r3, [pc, #80]	; (80015dc <MX_ADC1_Init+0x98>)
 800158c:	2200      	movs	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_ADC1_Init+0x98>)
 8001592:	2201      	movs	r2, #1
 8001594:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_ADC1_Init+0x98>)
 8001598:	2200      	movs	r2, #0
 800159a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_ADC1_Init+0x98>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <MX_ADC1_Init+0x98>)
 80015a6:	f001 f993 	bl	80028d0 <HAL_ADC_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015b0:	f000 fc3c 	bl	8001e2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015b4:	2301      	movs	r3, #1
 80015b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015b8:	2301      	movs	r3, #1
 80015ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015bc:	2300      	movs	r3, #0
 80015be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c0:	463b      	mov	r3, r7
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	; (80015dc <MX_ADC1_Init+0x98>)
 80015c6:	f001 f9c7 	bl	8002958 <HAL_ADC_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015d0:	f000 fc2c 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000204 	.word	0x20000204
 80015e0:	40012000 	.word	0x40012000
 80015e4:	0f000001 	.word	0x0f000001

080015e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <MX_I2C1_Init+0x50>)
 80015ee:	4a13      	ldr	r2, [pc, #76]	; (800163c <MX_I2C1_Init+0x54>)
 80015f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <MX_I2C1_Init+0x50>)
 80015f4:	4a12      	ldr	r2, [pc, #72]	; (8001640 <MX_I2C1_Init+0x58>)
 80015f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <MX_I2C1_Init+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <MX_I2C1_Init+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001604:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <MX_I2C1_Init+0x50>)
 8001606:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800160a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800160c:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <MX_I2C1_Init+0x50>)
 800160e:	2200      	movs	r2, #0
 8001610:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <MX_I2C1_Init+0x50>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001618:	4b07      	ldr	r3, [pc, #28]	; (8001638 <MX_I2C1_Init+0x50>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161e:	4b06      	ldr	r3, [pc, #24]	; (8001638 <MX_I2C1_Init+0x50>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001624:	4804      	ldr	r0, [pc, #16]	; (8001638 <MX_I2C1_Init+0x50>)
 8001626:	f001 fe9d 	bl	8003364 <HAL_I2C_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001630:	f000 fbfc 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	2000024c 	.word	0x2000024c
 800163c:	40005400 	.word	0x40005400
 8001640:	000186a0 	.word	0x000186a0

08001644 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <MX_I2C2_Init+0x50>)
 800164a:	4a13      	ldr	r2, [pc, #76]	; (8001698 <MX_I2C2_Init+0x54>)
 800164c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800164e:	4b11      	ldr	r3, [pc, #68]	; (8001694 <MX_I2C2_Init+0x50>)
 8001650:	4a12      	ldr	r2, [pc, #72]	; (800169c <MX_I2C2_Init+0x58>)
 8001652:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <MX_I2C2_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <MX_I2C2_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <MX_I2C2_Init+0x50>)
 8001662:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001666:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <MX_I2C2_Init+0x50>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <MX_I2C2_Init+0x50>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001674:	4b07      	ldr	r3, [pc, #28]	; (8001694 <MX_I2C2_Init+0x50>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <MX_I2C2_Init+0x50>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001680:	4804      	ldr	r0, [pc, #16]	; (8001694 <MX_I2C2_Init+0x50>)
 8001682:	f001 fe6f 	bl	8003364 <HAL_I2C_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800168c:	f000 fbce 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200002a0 	.word	0x200002a0
 8001698:	40005800 	.word	0x40005800
 800169c:	000186a0 	.word	0x000186a0

080016a0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80016a4:	4b12      	ldr	r3, [pc, #72]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016a6:	4a13      	ldr	r2, [pc, #76]	; (80016f4 <MX_I2C3_Init+0x54>)
 80016a8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80016aa:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016ac:	4a12      	ldr	r2, [pc, #72]	; (80016f8 <MX_I2C3_Init+0x58>)
 80016ae:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016c2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c4:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80016ca:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80016dc:	4804      	ldr	r0, [pc, #16]	; (80016f0 <MX_I2C3_Init+0x50>)
 80016de:	f001 fe41 	bl	8003364 <HAL_I2C_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80016e8:	f000 fba0 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200002f4 	.word	0x200002f4
 80016f4:	40005c00 	.word	0x40005c00
 80016f8:	000186a0 	.word	0x000186a0

080016fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001700:	4b17      	ldr	r3, [pc, #92]	; (8001760 <MX_SPI1_Init+0x64>)
 8001702:	4a18      	ldr	r2, [pc, #96]	; (8001764 <MX_SPI1_Init+0x68>)
 8001704:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001706:	4b16      	ldr	r3, [pc, #88]	; (8001760 <MX_SPI1_Init+0x64>)
 8001708:	f44f 7282 	mov.w	r2, #260	; 0x104
 800170c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800170e:	4b14      	ldr	r3, [pc, #80]	; (8001760 <MX_SPI1_Init+0x64>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <MX_SPI1_Init+0x64>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800171a:	4b11      	ldr	r3, [pc, #68]	; (8001760 <MX_SPI1_Init+0x64>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <MX_SPI1_Init+0x64>)
 8001722:	2200      	movs	r2, #0
 8001724:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_SPI1_Init+0x64>)
 8001728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800172c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_SPI1_Init+0x64>)
 8001730:	2228      	movs	r2, #40	; 0x28
 8001732:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001734:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <MX_SPI1_Init+0x64>)
 8001736:	2200      	movs	r2, #0
 8001738:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_SPI1_Init+0x64>)
 800173c:	2200      	movs	r2, #0
 800173e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001740:	4b07      	ldr	r3, [pc, #28]	; (8001760 <MX_SPI1_Init+0x64>)
 8001742:	2200      	movs	r2, #0
 8001744:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_SPI1_Init+0x64>)
 8001748:	220a      	movs	r2, #10
 800174a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800174c:	4804      	ldr	r0, [pc, #16]	; (8001760 <MX_SPI1_Init+0x64>)
 800174e:	f002 fd85 	bl	800425c <HAL_SPI_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001758:	f000 fb68 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000348 	.word	0x20000348
 8001764:	40013000 	.word	0x40013000

08001768 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <MX_SPI2_Init+0x64>)
 800176e:	4a18      	ldr	r2, [pc, #96]	; (80017d0 <MX_SPI2_Init+0x68>)
 8001770:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <MX_SPI2_Init+0x64>)
 8001774:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001778:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <MX_SPI2_Init+0x64>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <MX_SPI2_Init+0x64>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_SPI2_Init+0x64>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_SPI2_Init+0x64>)
 800178e:	2200      	movs	r2, #0
 8001790:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_SPI2_Init+0x64>)
 8001794:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001798:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <MX_SPI2_Init+0x64>)
 800179c:	2200      	movs	r2, #0
 800179e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a0:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <MX_SPI2_Init+0x64>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <MX_SPI2_Init+0x64>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <MX_SPI2_Init+0x64>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_SPI2_Init+0x64>)
 80017b4:	220a      	movs	r2, #10
 80017b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017b8:	4804      	ldr	r0, [pc, #16]	; (80017cc <MX_SPI2_Init+0x64>)
 80017ba:	f002 fd4f 	bl	800425c <HAL_SPI_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80017c4:	f000 fb32 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200003a0 	.word	0x200003a0
 80017d0:	40003800 	.word	0x40003800

080017d4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <MX_SPI3_Init+0x68>)
 80017da:	4a19      	ldr	r2, [pc, #100]	; (8001840 <MX_SPI3_Init+0x6c>)
 80017dc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80017de:	4b17      	ldr	r3, [pc, #92]	; (800183c <MX_SPI3_Init+0x68>)
 80017e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017e4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80017e6:	4b15      	ldr	r3, [pc, #84]	; (800183c <MX_SPI3_Init+0x68>)
 80017e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80017ec:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <MX_SPI3_Init+0x68>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_SPI3_Init+0x68>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <MX_SPI3_Init+0x68>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001800:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MX_SPI3_Init+0x68>)
 8001802:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001806:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001808:	4b0c      	ldr	r3, [pc, #48]	; (800183c <MX_SPI3_Init+0x68>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <MX_SPI3_Init+0x68>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001814:	4b09      	ldr	r3, [pc, #36]	; (800183c <MX_SPI3_Init+0x68>)
 8001816:	2200      	movs	r2, #0
 8001818:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800181a:	4b08      	ldr	r3, [pc, #32]	; (800183c <MX_SPI3_Init+0x68>)
 800181c:	2200      	movs	r2, #0
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <MX_SPI3_Init+0x68>)
 8001822:	220a      	movs	r2, #10
 8001824:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_SPI3_Init+0x68>)
 8001828:	f002 fd18 	bl	800425c <HAL_SPI_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001832:	f000 fafb 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200003f8 	.word	0x200003f8
 8001840:	40003c00 	.word	0x40003c00

08001844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08c      	sub	sp, #48	; 0x30
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800184a:	f107 030c 	add.w	r3, r7, #12
 800184e:	2224      	movs	r2, #36	; 0x24
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f004 f8ec 	bl	8005a30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001860:	4b21      	ldr	r3, [pc, #132]	; (80018e8 <MX_TIM2_Init+0xa4>)
 8001862:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001866:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001868:	4b1f      	ldr	r3, [pc, #124]	; (80018e8 <MX_TIM2_Init+0xa4>)
 800186a:	2200      	movs	r2, #0
 800186c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800186e:	4b1e      	ldr	r3, [pc, #120]	; (80018e8 <MX_TIM2_Init+0xa4>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001874:	4b1c      	ldr	r3, [pc, #112]	; (80018e8 <MX_TIM2_Init+0xa4>)
 8001876:	f04f 32ff 	mov.w	r2, #4294967295
 800187a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187c:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <MX_TIM2_Init+0xa4>)
 800187e:	2200      	movs	r2, #0
 8001880:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001882:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <MX_TIM2_Init+0xa4>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001888:	2301      	movs	r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800188c:	2300      	movs	r3, #0
 800188e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001890:	2301      	movs	r3, #1
 8001892:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001898:	2300      	movs	r3, #0
 800189a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018a0:	2301      	movs	r3, #1
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	4619      	mov	r1, r3
 80018b2:	480d      	ldr	r0, [pc, #52]	; (80018e8 <MX_TIM2_Init+0xa4>)
 80018b4:	f003 f9a2 	bl	8004bfc <HAL_TIM_Encoder_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80018be:	f000 fab5 	bl	8001e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4619      	mov	r1, r3
 80018ce:	4806      	ldr	r0, [pc, #24]	; (80018e8 <MX_TIM2_Init+0xa4>)
 80018d0:	f003 fd4c 	bl	800536c <HAL_TIMEx_MasterConfigSynchronization>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80018da:	f000 faa7 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018de:	bf00      	nop
 80018e0:	3730      	adds	r7, #48	; 0x30
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000450 	.word	0x20000450

080018ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	; 0x28
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f2:	f107 0320 	add.w	r3, r7, #32
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <MX_TIM3_Init+0xac>)
 8001910:	4a22      	ldr	r2, [pc, #136]	; (800199c <MX_TIM3_Init+0xb0>)
 8001912:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001914:	4b20      	ldr	r3, [pc, #128]	; (8001998 <MX_TIM3_Init+0xac>)
 8001916:	2200      	movs	r2, #0
 8001918:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191a:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <MX_TIM3_Init+0xac>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <MX_TIM3_Init+0xac>)
 8001922:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001926:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001928:	4b1b      	ldr	r3, [pc, #108]	; (8001998 <MX_TIM3_Init+0xac>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192e:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <MX_TIM3_Init+0xac>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001934:	4818      	ldr	r0, [pc, #96]	; (8001998 <MX_TIM3_Init+0xac>)
 8001936:	f003 f912 	bl	8004b5e <HAL_TIM_PWM_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001940:	f000 fa74 	bl	8001e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800194c:	f107 0320 	add.w	r3, r7, #32
 8001950:	4619      	mov	r1, r3
 8001952:	4811      	ldr	r0, [pc, #68]	; (8001998 <MX_TIM3_Init+0xac>)
 8001954:	f003 fd0a 	bl	800536c <HAL_TIMEx_MasterConfigSynchronization>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800195e:	f000 fa65 	bl	8001e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001962:	2360      	movs	r3, #96	; 0x60
 8001964:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	2204      	movs	r2, #4
 8001976:	4619      	mov	r1, r3
 8001978:	4807      	ldr	r0, [pc, #28]	; (8001998 <MX_TIM3_Init+0xac>)
 800197a:	f003 f9e5 	bl	8004d48 <HAL_TIM_PWM_ConfigChannel>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001984:	f000 fa52 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001988:	4803      	ldr	r0, [pc, #12]	; (8001998 <MX_TIM3_Init+0xac>)
 800198a:	f000 fd71 	bl	8002470 <HAL_TIM_MspPostInit>

}
 800198e:	bf00      	nop
 8001990:	3728      	adds	r7, #40	; 0x28
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000498 	.word	0x20000498
 800199c:	40000400 	.word	0x40000400

080019a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	; 0x28
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a6:	f107 0320 	add.w	r3, r7, #32
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]
 80019be:	615a      	str	r2, [r3, #20]
 80019c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019c2:	4b22      	ldr	r3, [pc, #136]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019c4:	4a22      	ldr	r2, [pc, #136]	; (8001a50 <MX_TIM4_Init+0xb0>)
 80019c6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80019c8:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ce:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019dc:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e2:	4b1a      	ldr	r3, [pc, #104]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80019e8:	4818      	ldr	r0, [pc, #96]	; (8001a4c <MX_TIM4_Init+0xac>)
 80019ea:	f003 f8b8 	bl	8004b5e <HAL_TIM_PWM_Init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80019f4:	f000 fa1a 	bl	8001e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f8:	2300      	movs	r3, #0
 80019fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fc:	2300      	movs	r3, #0
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a00:	f107 0320 	add.w	r3, r7, #32
 8001a04:	4619      	mov	r1, r3
 8001a06:	4811      	ldr	r0, [pc, #68]	; (8001a4c <MX_TIM4_Init+0xac>)
 8001a08:	f003 fcb0 	bl	800536c <HAL_TIMEx_MasterConfigSynchronization>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001a12:	f000 fa0b 	bl	8001e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a16:	2360      	movs	r3, #96	; 0x60
 8001a18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	2200      	movs	r2, #0
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4807      	ldr	r0, [pc, #28]	; (8001a4c <MX_TIM4_Init+0xac>)
 8001a2e:	f003 f98b 	bl	8004d48 <HAL_TIM_PWM_ConfigChannel>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001a38:	f000 f9f8 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a3c:	4803      	ldr	r0, [pc, #12]	; (8001a4c <MX_TIM4_Init+0xac>)
 8001a3e:	f000 fd17 	bl	8002470 <HAL_TIM_MspPostInit>

}
 8001a42:	bf00      	nop
 8001a44:	3728      	adds	r7, #40	; 0x28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200004e0 	.word	0x200004e0
 8001a50:	40000800 	.word	0x40000800

08001a54 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	; 0x28
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5a:	f107 0320 	add.w	r3, r7, #32
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	611a      	str	r2, [r3, #16]
 8001a72:	615a      	str	r2, [r3, #20]
 8001a74:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a76:	4b22      	ldr	r3, [pc, #136]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a78:	4a22      	ldr	r2, [pc, #136]	; (8001b04 <MX_TIM5_Init+0xb0>)
 8001a7a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a7c:	4b20      	ldr	r3, [pc, #128]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a82:	4b1f      	ldr	r3, [pc, #124]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a8e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001a9c:	4818      	ldr	r0, [pc, #96]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001a9e:	f003 f85e 	bl	8004b5e <HAL_TIM_PWM_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001aa8:	f000 f9c0 	bl	8001e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ab4:	f107 0320 	add.w	r3, r7, #32
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4811      	ldr	r0, [pc, #68]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001abc:	f003 fc56 	bl	800536c <HAL_TIMEx_MasterConfigSynchronization>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001ac6:	f000 f9b1 	bl	8001e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aca:	2360      	movs	r3, #96	; 0x60
 8001acc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	2200      	movs	r2, #0
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4807      	ldr	r0, [pc, #28]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001ae2:	f003 f931 	bl	8004d48 <HAL_TIM_PWM_ConfigChannel>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001aec:	f000 f99e 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001af0:	4803      	ldr	r0, [pc, #12]	; (8001b00 <MX_TIM5_Init+0xac>)
 8001af2:	f000 fcbd 	bl	8002470 <HAL_TIM_MspPostInit>

}
 8001af6:	bf00      	nop
 8001af8:	3728      	adds	r7, #40	; 0x28
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000528 	.word	0x20000528
 8001b04:	40000c00 	.word	0x40000c00

08001b08 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b0e:	1d3b      	adds	r3, r7, #4
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
 8001b1c:	615a      	str	r2, [r3, #20]
 8001b1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001b20:	4b1e      	ldr	r3, [pc, #120]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b22:	4a1f      	ldr	r2, [pc, #124]	; (8001ba0 <MX_TIM13_Init+0x98>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001b26:	4b1d      	ldr	r3, [pc, #116]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2c:	4b1b      	ldr	r3, [pc, #108]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8001b32:	4b1a      	ldr	r3, [pc, #104]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b38:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3a:	4b18      	ldr	r3, [pc, #96]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b40:	4b16      	ldr	r3, [pc, #88]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001b46:	4815      	ldr	r0, [pc, #84]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b48:	f002 ffba 	bl	8004ac0 <HAL_TIM_Base_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001b52:	f000 f96b 	bl	8001e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001b56:	4811      	ldr	r0, [pc, #68]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b58:	f003 f801 	bl	8004b5e <HAL_TIM_PWM_Init>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001b62:	f000 f963 	bl	8001e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b66:	2360      	movs	r3, #96	; 0x60
 8001b68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	2200      	movs	r2, #0
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4807      	ldr	r0, [pc, #28]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b7e:	f003 f8e3 	bl	8004d48 <HAL_TIM_PWM_ConfigChannel>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8001b88:	f000 f950 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001b8c:	4803      	ldr	r0, [pc, #12]	; (8001b9c <MX_TIM13_Init+0x94>)
 8001b8e:	f000 fc6f 	bl	8002470 <HAL_TIM_MspPostInit>

}
 8001b92:	bf00      	nop
 8001b94:	3720      	adds	r7, #32
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000570 	.word	0x20000570
 8001ba0:	40001c00 	.word	0x40001c00

08001ba4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001baa:	4a12      	ldr	r2, [pc, #72]	; (8001bf4 <MX_USART2_UART_Init+0x50>)
 8001bac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001bae:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bb0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001bb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bca:	220c      	movs	r2, #12
 8001bcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bce:	4b08      	ldr	r3, [pc, #32]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <MX_USART2_UART_Init+0x4c>)
 8001bdc:	f003 fc42 	bl	8005464 <HAL_UART_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001be6:	f000 f921 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200005b8 	.word	0x200005b8
 8001bf4:	40004400 	.word	0x40004400

08001bf8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001bfe:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <MX_USART6_UART_Init+0x50>)
 8001c00:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001c02:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c04:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c08:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c1e:	220c      	movs	r2, #12
 8001c20:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c22:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c2e:	4805      	ldr	r0, [pc, #20]	; (8001c44 <MX_USART6_UART_Init+0x4c>)
 8001c30:	f003 fc18 	bl	8005464 <HAL_UART_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001c3a:	f000 f8f7 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200005fc 	.word	0x200005fc
 8001c48:	40011400 	.word	0x40011400

08001c4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c52:	f107 0314 	add.w	r3, r7, #20
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	605a      	str	r2, [r3, #4]
 8001c5c:	609a      	str	r2, [r3, #8]
 8001c5e:	60da      	str	r2, [r3, #12]
 8001c60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	4b64      	ldr	r3, [pc, #400]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	4a63      	ldr	r2, [pc, #396]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001c6c:	f043 0304 	orr.w	r3, r3, #4
 8001c70:	6313      	str	r3, [r2, #48]	; 0x30
 8001c72:	4b61      	ldr	r3, [pc, #388]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	f003 0304 	and.w	r3, r3, #4
 8001c7a:	613b      	str	r3, [r7, #16]
 8001c7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	4b5d      	ldr	r3, [pc, #372]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a5c      	ldr	r2, [pc, #368]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b5a      	ldr	r3, [pc, #360]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	4b56      	ldr	r3, [pc, #344]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a55      	ldr	r2, [pc, #340]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b53      	ldr	r3, [pc, #332]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	4b4f      	ldr	r3, [pc, #316]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a4e      	ldr	r2, [pc, #312]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001cc0:	f043 0302 	orr.w	r3, r3, #2
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b4c      	ldr	r3, [pc, #304]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	603b      	str	r3, [r7, #0]
 8001cd6:	4b48      	ldr	r3, [pc, #288]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	4a47      	ldr	r2, [pc, #284]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001cdc:	f043 0308 	orr.w	r3, r3, #8
 8001ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce2:	4b45      	ldr	r3, [pc, #276]	; (8001df8 <MX_GPIO_Init+0x1ac>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	f003 0308 	and.w	r3, r3, #8
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f24d 0107 	movw	r1, #53255	; 0xd007
 8001cf4:	4841      	ldr	r0, [pc, #260]	; (8001dfc <MX_GPIO_Init+0x1b0>)
 8001cf6:	f001 fb03 	bl	8003300 <HAL_GPIO_WritePin>
                          |AD_CS3_Pin|AD_CS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_CS1_Pin|LED_LE_Pin, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001d00:	483f      	ldr	r0, [pc, #252]	; (8001e00 <MX_GPIO_Init+0x1b4>)
 8001d02:	f001 fafd 	bl	8003300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin, GPIO_PIN_RESET);
 8001d06:	2200      	movs	r2, #0
 8001d08:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8001d0c:	483d      	ldr	r0, [pc, #244]	; (8001e04 <MX_GPIO_Init+0x1b8>)
 8001d0e:	f001 faf7 	bl	8003300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2104      	movs	r1, #4
 8001d16:	483c      	ldr	r0, [pc, #240]	; (8001e08 <MX_GPIO_Init+0x1bc>)
 8001d18:	f001 faf2 	bl	8003300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d22:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	4619      	mov	r1, r3
 8001d32:	4833      	ldr	r0, [pc, #204]	; (8001e00 <MX_GPIO_Init+0x1b4>)
 8001d34:	f001 f950 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_PWR_FB_Pin */
  GPIO_InitStruct.Pin = DRV_PWR_FB_Pin;
 8001d38:	2310      	movs	r3, #16
 8001d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_PWR_FB_GPIO_Port, &GPIO_InitStruct);
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	4619      	mov	r1, r3
 8001d4a:	482d      	ldr	r0, [pc, #180]	; (8001e00 <MX_GPIO_Init+0x1b4>)
 8001d4c:	f001 f944 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ToF_XSDN_36_Pin ToF_XSDN_25_Pin ToF_XSDN_14_Pin AD_CS4_Pin
                           AD_CS3_Pin AD_CS2_Pin */
  GPIO_InitStruct.Pin = ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 8001d50:	f24d 0307 	movw	r3, #53255	; 0xd007
 8001d54:	617b      	str	r3, [r7, #20]
                          |AD_CS3_Pin|AD_CS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d56:	2301      	movs	r3, #1
 8001d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d62:	f107 0314 	add.w	r3, r7, #20
 8001d66:	4619      	mov	r1, r3
 8001d68:	4824      	ldr	r0, [pc, #144]	; (8001dfc <MX_GPIO_Init+0x1b0>)
 8001d6a:	f001 f935 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_CS1_Pin LED_LE_Pin */
  GPIO_InitStruct.Pin = AD_CS1_Pin|LED_LE_Pin;
 8001d6e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d74:	2301      	movs	r3, #1
 8001d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d80:	f107 0314 	add.w	r3, r7, #20
 8001d84:	4619      	mov	r1, r3
 8001d86:	481e      	ldr	r0, [pc, #120]	; (8001e00 <MX_GPIO_Init+0x1b4>)
 8001d88:	f001 f926 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INF_LE_Pin INF_OE_Pin DRV_EN_Pin */
  GPIO_InitStruct.Pin = INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin;
 8001d8c:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 8001d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	4619      	mov	r1, r3
 8001da4:	4817      	ldr	r0, [pc, #92]	; (8001e04 <MX_GPIO_Init+0x1b8>)
 8001da6:	f001 f917 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_EN_FB_Pin */
  GPIO_InitStruct.Pin = DRV_EN_FB_Pin;
 8001daa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_EN_FB_GPIO_Port, &GPIO_InitStruct);
 8001db8:	f107 0314 	add.w	r3, r7, #20
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4811      	ldr	r0, [pc, #68]	; (8001e04 <MX_GPIO_Init+0x1b8>)
 8001dc0:	f001 f90a 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_OE_Pin;
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_OE_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	480b      	ldr	r0, [pc, #44]	; (8001e08 <MX_GPIO_Init+0x1bc>)
 8001ddc:	f001 f8fc 	bl	8002fd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2100      	movs	r1, #0
 8001de4:	2028      	movs	r0, #40	; 0x28
 8001de6:	f001 f8c0 	bl	8002f6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dea:	2028      	movs	r0, #40	; 0x28
 8001dec:	f001 f8d9 	bl	8002fa2 <HAL_NVIC_EnableIRQ>

}
 8001df0:	bf00      	nop
 8001df2:	3728      	adds	r7, #40	; 0x28
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40020400 	.word	0x40020400
 8001e00:	40020800 	.word	0x40020800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020c00 	.word	0x40020c00

08001e0c <HAL_GPIO_EXTI_Callback>:
//{
//	  BTMessageFlag = true;
//	  BT_ReceiveMsg(&huart2, BT_received_msg);
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	80fb      	strh	r3, [r7, #6]
	buttonMessageFlag = true;
 8001e16:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001e18:	2201      	movs	r2, #1
 8001e1a:	701a      	strb	r2, [r3, #0]
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	20000650 	.word	0x20000650

08001e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e30:	b672      	cpsid	i
}
 8001e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <Error_Handler+0x8>
	...

08001e38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	4a0f      	ldr	r2, [pc, #60]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e4e:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	603b      	str	r3, [r7, #0]
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	4a08      	ldr	r2, [pc, #32]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e68:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_MspInit+0x4c>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e72:	603b      	str	r3, [r7, #0]
 8001e74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e76:	2007      	movs	r0, #7
 8001e78:	f001 f86c 	bl	8002f54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40023800 	.word	0x40023800

08001e88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08a      	sub	sp, #40	; 0x28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a17      	ldr	r2, [pc, #92]	; (8001f04 <HAL_ADC_MspInit+0x7c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d127      	bne.n	8001efa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	613b      	str	r3, [r7, #16]
 8001eae:	4b16      	ldr	r3, [pc, #88]	; (8001f08 <HAL_ADC_MspInit+0x80>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb2:	4a15      	ldr	r2, [pc, #84]	; (8001f08 <HAL_ADC_MspInit+0x80>)
 8001eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eba:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <HAL_ADC_MspInit+0x80>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <HAL_ADC_MspInit+0x80>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	4a0e      	ldr	r2, [pc, #56]	; (8001f08 <HAL_ADC_MspInit+0x80>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed6:	4b0c      	ldr	r3, [pc, #48]	; (8001f08 <HAL_ADC_MspInit+0x80>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IMotor_Pin|UBatt_Pin;
 8001ee2:	2312      	movs	r3, #18
 8001ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4805      	ldr	r0, [pc, #20]	; (8001f0c <HAL_ADC_MspInit+0x84>)
 8001ef6:	f001 f86f 	bl	8002fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001efa:	bf00      	nop
 8001efc:	3728      	adds	r7, #40	; 0x28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40012000 	.word	0x40012000
 8001f08:	40023800 	.word	0x40023800
 8001f0c:	40020000 	.word	0x40020000

08001f10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08e      	sub	sp, #56	; 0x38
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a5c      	ldr	r2, [pc, #368]	; (80020a0 <HAL_I2C_MspInit+0x190>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d12d      	bne.n	8001f8e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	623b      	str	r3, [r7, #32]
 8001f36:	4b5b      	ldr	r3, [pc, #364]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	4a5a      	ldr	r2, [pc, #360]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	6313      	str	r3, [r2, #48]	; 0x30
 8001f42:	4b58      	ldr	r3, [pc, #352]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	623b      	str	r3, [r7, #32]
 8001f4c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001f4e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f54:	2312      	movs	r3, #18
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f60:	2304      	movs	r3, #4
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f68:	4619      	mov	r1, r3
 8001f6a:	484f      	ldr	r0, [pc, #316]	; (80020a8 <HAL_I2C_MspInit+0x198>)
 8001f6c:	f001 f834 	bl	8002fd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
 8001f74:	4b4b      	ldr	r3, [pc, #300]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f78:	4a4a      	ldr	r2, [pc, #296]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f80:	4b48      	ldr	r3, [pc, #288]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f88:	61fb      	str	r3, [r7, #28]
 8001f8a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f8c:	e083      	b.n	8002096 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a46      	ldr	r2, [pc, #280]	; (80020ac <HAL_I2C_MspInit+0x19c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d12d      	bne.n	8001ff4 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61bb      	str	r3, [r7, #24]
 8001f9c:	4b41      	ldr	r3, [pc, #260]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	4a40      	ldr	r2, [pc, #256]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001fa2:	f043 0302 	orr.w	r3, r3, #2
 8001fa6:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa8:	4b3e      	ldr	r3, [pc, #248]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001fb4:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fba:	2312      	movs	r3, #18
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4835      	ldr	r0, [pc, #212]	; (80020a8 <HAL_I2C_MspInit+0x198>)
 8001fd2:	f001 f801 	bl	8002fd8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	4b32      	ldr	r3, [pc, #200]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	4a31      	ldr	r2, [pc, #196]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001fe0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe6:	4b2f      	ldr	r3, [pc, #188]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697b      	ldr	r3, [r7, #20]
}
 8001ff2:	e050      	b.n	8002096 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a2d      	ldr	r2, [pc, #180]	; (80020b0 <HAL_I2C_MspInit+0x1a0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d14b      	bne.n	8002096 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	4b28      	ldr	r3, [pc, #160]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	4a27      	ldr	r2, [pc, #156]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	6313      	str	r3, [r2, #48]	; 0x30
 800200e:	4b25      	ldr	r3, [pc, #148]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	4b21      	ldr	r3, [pc, #132]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	4a20      	ldr	r2, [pc, #128]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6313      	str	r3, [r2, #48]	; 0x30
 800202a:	4b1e      	ldr	r3, [pc, #120]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002036:	f44f 7300 	mov.w	r3, #512	; 0x200
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800203c:	2312      	movs	r3, #18
 800203e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002044:	2303      	movs	r3, #3
 8002046:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002048:	2304      	movs	r3, #4
 800204a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800204c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002050:	4619      	mov	r1, r3
 8002052:	4818      	ldr	r0, [pc, #96]	; (80020b4 <HAL_I2C_MspInit+0x1a4>)
 8002054:	f000 ffc0 	bl	8002fd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002058:	f44f 7380 	mov.w	r3, #256	; 0x100
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800205e:	2312      	movs	r3, #18
 8002060:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800206a:	2304      	movs	r3, #4
 800206c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002072:	4619      	mov	r1, r3
 8002074:	4810      	ldr	r0, [pc, #64]	; (80020b8 <HAL_I2C_MspInit+0x1a8>)
 8002076:	f000 ffaf 	bl	8002fd8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	4a08      	ldr	r2, [pc, #32]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 8002084:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002088:	6413      	str	r3, [r2, #64]	; 0x40
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <HAL_I2C_MspInit+0x194>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
}
 8002096:	bf00      	nop
 8002098:	3738      	adds	r7, #56	; 0x38
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40005400 	.word	0x40005400
 80020a4:	40023800 	.word	0x40023800
 80020a8:	40020400 	.word	0x40020400
 80020ac:	40005800 	.word	0x40005800
 80020b0:	40005c00 	.word	0x40005c00
 80020b4:	40020800 	.word	0x40020800
 80020b8:	40020000 	.word	0x40020000

080020bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b090      	sub	sp, #64	; 0x40
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a72      	ldr	r2, [pc, #456]	; (80022a4 <HAL_SPI_MspInit+0x1e8>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d14a      	bne.n	8002174 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80020e2:	4b71      	ldr	r3, [pc, #452]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e6:	4a70      	ldr	r2, [pc, #448]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80020e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020ec:	6453      	str	r3, [r2, #68]	; 0x44
 80020ee:	4b6e      	ldr	r3, [pc, #440]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80020f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
 80020fe:	4b6a      	ldr	r3, [pc, #424]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a69      	ldr	r2, [pc, #420]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b67      	ldr	r3, [pc, #412]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
 800211a:	4b63      	ldr	r3, [pc, #396]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4a62      	ldr	r2, [pc, #392]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b60      	ldr	r3, [pc, #384]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002132:	23a0      	movs	r3, #160	; 0xa0
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213e:	2303      	movs	r3, #3
 8002140:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002142:	2305      	movs	r3, #5
 8002144:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002146:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800214a:	4619      	mov	r1, r3
 800214c:	4857      	ldr	r0, [pc, #348]	; (80022ac <HAL_SPI_MspInit+0x1f0>)
 800214e:	f000 ff43 	bl	8002fd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002152:	2310      	movs	r3, #16
 8002154:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002162:	2305      	movs	r3, #5
 8002164:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002166:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800216a:	4619      	mov	r1, r3
 800216c:	4850      	ldr	r0, [pc, #320]	; (80022b0 <HAL_SPI_MspInit+0x1f4>)
 800216e:	f000 ff33 	bl	8002fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002172:	e092      	b.n	800229a <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a4e      	ldr	r2, [pc, #312]	; (80022b4 <HAL_SPI_MspInit+0x1f8>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d15b      	bne.n	8002236 <HAL_SPI_MspInit+0x17a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
 8002182:	4b49      	ldr	r3, [pc, #292]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	4a48      	ldr	r2, [pc, #288]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800218c:	6413      	str	r3, [r2, #64]	; 0x40
 800218e:	4b46      	ldr	r3, [pc, #280]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002196:	61fb      	str	r3, [r7, #28]
 8002198:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	61bb      	str	r3, [r7, #24]
 800219e:	4b42      	ldr	r3, [pc, #264]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a41      	ldr	r2, [pc, #260]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b3f      	ldr	r3, [pc, #252]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	4b3b      	ldr	r3, [pc, #236]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a3a      	ldr	r2, [pc, #232]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b38      	ldr	r3, [pc, #224]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021d2:	2302      	movs	r3, #2
 80021d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021de:	2303      	movs	r3, #3
 80021e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80021e2:	2307      	movs	r3, #7
 80021e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ea:	4619      	mov	r1, r3
 80021ec:	4832      	ldr	r0, [pc, #200]	; (80022b8 <HAL_SPI_MspInit+0x1fc>)
 80021ee:	f000 fef3 	bl	8002fd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021f2:	2304      	movs	r3, #4
 80021f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002202:	2305      	movs	r3, #5
 8002204:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002206:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800220a:	4619      	mov	r1, r3
 800220c:	482a      	ldr	r0, [pc, #168]	; (80022b8 <HAL_SPI_MspInit+0x1fc>)
 800220e:	f000 fee3 	bl	8002fd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002212:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002216:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002218:	2302      	movs	r3, #2
 800221a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002220:	2303      	movs	r3, #3
 8002222:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002224:	2305      	movs	r3, #5
 8002226:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002228:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800222c:	4619      	mov	r1, r3
 800222e:	4820      	ldr	r0, [pc, #128]	; (80022b0 <HAL_SPI_MspInit+0x1f4>)
 8002230:	f000 fed2 	bl	8002fd8 <HAL_GPIO_Init>
}
 8002234:	e031      	b.n	800229a <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI3)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a20      	ldr	r2, [pc, #128]	; (80022bc <HAL_SPI_MspInit+0x200>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d12c      	bne.n	800229a <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002240:	2300      	movs	r3, #0
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002248:	4a17      	ldr	r2, [pc, #92]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 800224a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800224e:	6413      	str	r3, [r2, #64]	; 0x40
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002254:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800225c:	2300      	movs	r3, #0
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002264:	4a10      	ldr	r2, [pc, #64]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 8002266:	f043 0304 	orr.w	r3, r3, #4
 800226a:	6313      	str	r3, [r2, #48]	; 0x30
 800226c:	4b0e      	ldr	r3, [pc, #56]	; (80022a8 <HAL_SPI_MspInit+0x1ec>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002278:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800227c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	2302      	movs	r3, #2
 8002280:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002286:	2303      	movs	r3, #3
 8002288:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800228a:	2306      	movs	r3, #6
 800228c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002292:	4619      	mov	r1, r3
 8002294:	4808      	ldr	r0, [pc, #32]	; (80022b8 <HAL_SPI_MspInit+0x1fc>)
 8002296:	f000 fe9f 	bl	8002fd8 <HAL_GPIO_Init>
}
 800229a:	bf00      	nop
 800229c:	3740      	adds	r7, #64	; 0x40
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40013000 	.word	0x40013000
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40020000 	.word	0x40020000
 80022b0:	40020400 	.word	0x40020400
 80022b4:	40003800 	.word	0x40003800
 80022b8:	40020800 	.word	0x40020800
 80022bc:	40003c00 	.word	0x40003c00

080022c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	; 0x28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022e0:	d14b      	bne.n	800237a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	4b27      	ldr	r3, [pc, #156]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	4a26      	ldr	r2, [pc, #152]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6413      	str	r3, [r2, #64]	; 0x40
 80022f2:	4b24      	ldr	r3, [pc, #144]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	4b20      	ldr	r3, [pc, #128]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	4a1f      	ldr	r2, [pc, #124]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	4b1d      	ldr	r3, [pc, #116]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	4b19      	ldr	r3, [pc, #100]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a18      	ldr	r2, [pc, #96]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b16      	ldr	r3, [pc, #88]	; (8002384 <HAL_TIM_Encoder_MspInit+0xc4>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB9     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin;
 8002336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800233a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002348:	2301      	movs	r3, #1
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	4619      	mov	r1, r3
 8002352:	480d      	ldr	r0, [pc, #52]	; (8002388 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002354:	f000 fe40 	bl	8002fd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_B_Pin;
 8002358:	f44f 7300 	mov.w	r3, #512	; 0x200
 800235c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002366:	2300      	movs	r3, #0
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800236a:	2301      	movs	r3, #1
 800236c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENCODER_B_GPIO_Port, &GPIO_InitStruct);
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	4619      	mov	r1, r3
 8002374:	4805      	ldr	r0, [pc, #20]	; (800238c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002376:	f000 fe2f 	bl	8002fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800237a:	bf00      	nop
 800237c:	3728      	adds	r7, #40	; 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800
 8002388:	40020000 	.word	0x40020000
 800238c:	40020400 	.word	0x40020400

08002390 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002390:	b480      	push	{r7}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a1f      	ldr	r2, [pc, #124]	; (800241c <HAL_TIM_PWM_MspInit+0x8c>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10e      	bne.n	80023c0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	4b1e      	ldr	r3, [pc, #120]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a1d      	ldr	r2, [pc, #116]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023ac:	f043 0302 	orr.w	r3, r3, #2
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
 80023b2:	4b1b      	ldr	r3, [pc, #108]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80023be:	e026      	b.n	800240e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a17      	ldr	r2, [pc, #92]	; (8002424 <HAL_TIM_PWM_MspInit+0x94>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d10e      	bne.n	80023e8 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
 80023ce:	4b14      	ldr	r3, [pc, #80]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	4a13      	ldr	r2, [pc, #76]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023d4:	f043 0304 	orr.w	r3, r3, #4
 80023d8:	6413      	str	r3, [r2, #64]	; 0x40
 80023da:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f003 0304 	and.w	r3, r3, #4
 80023e2:	613b      	str	r3, [r7, #16]
 80023e4:	693b      	ldr	r3, [r7, #16]
}
 80023e6:	e012      	b.n	800240e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <HAL_TIM_PWM_MspInit+0x98>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d10d      	bne.n	800240e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b0a      	ldr	r3, [pc, #40]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	4a09      	ldr	r2, [pc, #36]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 80023fc:	f043 0308 	orr.w	r3, r3, #8
 8002400:	6413      	str	r3, [r2, #64]	; 0x40
 8002402:	4b07      	ldr	r3, [pc, #28]	; (8002420 <HAL_TIM_PWM_MspInit+0x90>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]
}
 800240e:	bf00      	nop
 8002410:	371c      	adds	r7, #28
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	40000400 	.word	0x40000400
 8002420:	40023800 	.word	0x40023800
 8002424:	40000800 	.word	0x40000800
 8002428:	40000c00 	.word	0x40000c00

0800242c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <HAL_TIM_Base_MspInit+0x3c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d10d      	bne.n	800245a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	4b0a      	ldr	r3, [pc, #40]	; (800246c <HAL_TIM_Base_MspInit+0x40>)
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	4a09      	ldr	r2, [pc, #36]	; (800246c <HAL_TIM_Base_MspInit+0x40>)
 8002448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800244c:	6413      	str	r3, [r2, #64]	; 0x40
 800244e:	4b07      	ldr	r3, [pc, #28]	; (800246c <HAL_TIM_Base_MspInit+0x40>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800245a:	bf00      	nop
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40001c00 	.word	0x40001c00
 800246c:	40023800 	.word	0x40023800

08002470 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b08c      	sub	sp, #48	; 0x30
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002478:	f107 031c 	add.w	r3, r7, #28
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a48      	ldr	r2, [pc, #288]	; (80025b0 <HAL_TIM_MspPostInit+0x140>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d11e      	bne.n	80024d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	61bb      	str	r3, [r7, #24]
 8002496:	4b47      	ldr	r3, [pc, #284]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a46      	ldr	r2, [pc, #280]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 800249c:	f043 0302 	orr.w	r3, r3, #2
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b44      	ldr	r3, [pc, #272]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	61bb      	str	r3, [r7, #24]
 80024ac:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DRV_PMW1_Pin;
 80024ae:	2320      	movs	r3, #32
 80024b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b2:	2302      	movs	r3, #2
 80024b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ba:	2300      	movs	r3, #0
 80024bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024be:	2302      	movs	r3, #2
 80024c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PMW1_GPIO_Port, &GPIO_InitStruct);
 80024c2:	f107 031c 	add.w	r3, r7, #28
 80024c6:	4619      	mov	r1, r3
 80024c8:	483b      	ldr	r0, [pc, #236]	; (80025b8 <HAL_TIM_MspPostInit+0x148>)
 80024ca:	f000 fd85 	bl	8002fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80024ce:	e06a      	b.n	80025a6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM4)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a39      	ldr	r2, [pc, #228]	; (80025bc <HAL_TIM_MspPostInit+0x14c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d11e      	bne.n	8002518 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	4b35      	ldr	r3, [pc, #212]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	4a34      	ldr	r2, [pc, #208]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 80024e4:	f043 0302 	orr.w	r3, r3, #2
 80024e8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ea:	4b32      	ldr	r3, [pc, #200]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DRV_PWM2_Pin;
 80024f6:	2340      	movs	r3, #64	; 0x40
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fa:	2302      	movs	r3, #2
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002502:	2300      	movs	r3, #0
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002506:	2302      	movs	r3, #2
 8002508:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PWM2_GPIO_Port, &GPIO_InitStruct);
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4619      	mov	r1, r3
 8002510:	4829      	ldr	r0, [pc, #164]	; (80025b8 <HAL_TIM_MspPostInit+0x148>)
 8002512:	f000 fd61 	bl	8002fd8 <HAL_GPIO_Init>
}
 8002516:	e046      	b.n	80025a6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM5)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a28      	ldr	r2, [pc, #160]	; (80025c0 <HAL_TIM_MspPostInit+0x150>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d11e      	bne.n	8002560 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	4b23      	ldr	r3, [pc, #140]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	4a22      	ldr	r2, [pc, #136]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b20      	ldr	r3, [pc, #128]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RC_PWM2_Pin;
 800253e:	2301      	movs	r3, #1
 8002540:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002542:	2302      	movs	r3, #2
 8002544:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254a:	2300      	movs	r3, #0
 800254c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800254e:	2302      	movs	r3, #2
 8002550:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002552:	f107 031c 	add.w	r3, r7, #28
 8002556:	4619      	mov	r1, r3
 8002558:	481a      	ldr	r0, [pc, #104]	; (80025c4 <HAL_TIM_MspPostInit+0x154>)
 800255a:	f000 fd3d 	bl	8002fd8 <HAL_GPIO_Init>
}
 800255e:	e022      	b.n	80025a6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM13)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <HAL_TIM_MspPostInit+0x158>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d11d      	bne.n	80025a6 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a10      	ldr	r2, [pc, #64]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b0e      	ldr	r3, [pc, #56]	; (80025b4 <HAL_TIM_MspPostInit+0x144>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RC_PWM_Pin;
 8002586:	2340      	movs	r3, #64	; 0x40
 8002588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258a:	2302      	movs	r3, #2
 800258c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002592:	2300      	movs	r3, #0
 8002594:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002596:	2309      	movs	r3, #9
 8002598:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM_GPIO_Port, &GPIO_InitStruct);
 800259a:	f107 031c 	add.w	r3, r7, #28
 800259e:	4619      	mov	r1, r3
 80025a0:	4808      	ldr	r0, [pc, #32]	; (80025c4 <HAL_TIM_MspPostInit+0x154>)
 80025a2:	f000 fd19 	bl	8002fd8 <HAL_GPIO_Init>
}
 80025a6:	bf00      	nop
 80025a8:	3730      	adds	r7, #48	; 0x30
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40020400 	.word	0x40020400
 80025bc:	40000800 	.word	0x40000800
 80025c0:	40000c00 	.word	0x40000c00
 80025c4:	40020000 	.word	0x40020000
 80025c8:	40001c00 	.word	0x40001c00

080025cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08c      	sub	sp, #48	; 0x30
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 031c 	add.w	r3, r7, #28
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
 80025e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a32      	ldr	r2, [pc, #200]	; (80026b4 <HAL_UART_MspInit+0xe8>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d12c      	bne.n	8002648 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	61bb      	str	r3, [r7, #24]
 80025f2:	4b31      	ldr	r3, [pc, #196]	; (80026b8 <HAL_UART_MspInit+0xec>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	4a30      	ldr	r2, [pc, #192]	; (80026b8 <HAL_UART_MspInit+0xec>)
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025fc:	6413      	str	r3, [r2, #64]	; 0x40
 80025fe:	4b2e      	ldr	r3, [pc, #184]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	4b2a      	ldr	r3, [pc, #168]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	4a29      	ldr	r2, [pc, #164]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	6313      	str	r3, [r2, #48]	; 0x30
 800261a:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <HAL_UART_MspInit+0xec>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002626:	230c      	movs	r3, #12
 8002628:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	2302      	movs	r3, #2
 800262c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002632:	2303      	movs	r3, #3
 8002634:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002636:	2307      	movs	r3, #7
 8002638:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263a:	f107 031c 	add.w	r3, r7, #28
 800263e:	4619      	mov	r1, r3
 8002640:	481e      	ldr	r0, [pc, #120]	; (80026bc <HAL_UART_MspInit+0xf0>)
 8002642:	f000 fcc9 	bl	8002fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002646:	e030      	b.n	80026aa <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a1c      	ldr	r2, [pc, #112]	; (80026c0 <HAL_UART_MspInit+0xf4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d12b      	bne.n	80026aa <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	4b18      	ldr	r3, [pc, #96]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	4a17      	ldr	r2, [pc, #92]	; (80026b8 <HAL_UART_MspInit+0xec>)
 800265c:	f043 0320 	orr.w	r3, r3, #32
 8002660:	6453      	str	r3, [r2, #68]	; 0x44
 8002662:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	613b      	str	r3, [r7, #16]
 800266c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	4a10      	ldr	r2, [pc, #64]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002678:	f043 0304 	orr.w	r3, r3, #4
 800267c:	6313      	str	r3, [r2, #48]	; 0x30
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <HAL_UART_MspInit+0xec>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|RADIO_RX_Pin;
 800268a:	23c0      	movs	r3, #192	; 0xc0
 800268c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268e:	2302      	movs	r3, #2
 8002690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002696:	2303      	movs	r3, #3
 8002698:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800269a:	2308      	movs	r3, #8
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800269e:	f107 031c 	add.w	r3, r7, #28
 80026a2:	4619      	mov	r1, r3
 80026a4:	4807      	ldr	r0, [pc, #28]	; (80026c4 <HAL_UART_MspInit+0xf8>)
 80026a6:	f000 fc97 	bl	8002fd8 <HAL_GPIO_Init>
}
 80026aa:	bf00      	nop
 80026ac:	3730      	adds	r7, #48	; 0x30
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40004400 	.word	0x40004400
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40020000 	.word	0x40020000
 80026c0:	40011400 	.word	0x40011400
 80026c4:	40020800 	.word	0x40020800

080026c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026cc:	e7fe      	b.n	80026cc <NMI_Handler+0x4>

080026ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ce:	b480      	push	{r7}
 80026d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d2:	e7fe      	b.n	80026d2 <HardFault_Handler+0x4>

080026d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026d8:	e7fe      	b.n	80026d8 <MemManage_Handler+0x4>

080026da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026da:	b480      	push	{r7}
 80026dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026de:	e7fe      	b.n	80026de <BusFault_Handler+0x4>

080026e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e4:	e7fe      	b.n	80026e4 <UsageFault_Handler+0x4>

080026e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026e6:	b480      	push	{r7}
 80026e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002714:	f000 f898 	bl	8002848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}

0800271c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002720:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002724:	f000 fe06 	bl	8003334 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}

0800272c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002730:	4b06      	ldr	r3, [pc, #24]	; (800274c <SystemInit+0x20>)
 8002732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002736:	4a05      	ldr	r2, [pc, #20]	; (800274c <SystemInit+0x20>)
 8002738:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800273c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002750:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002788 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002754:	480d      	ldr	r0, [pc, #52]	; (800278c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002756:	490e      	ldr	r1, [pc, #56]	; (8002790 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002758:	4a0e      	ldr	r2, [pc, #56]	; (8002794 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800275a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800275c:	e002      	b.n	8002764 <LoopCopyDataInit>

0800275e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800275e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002762:	3304      	adds	r3, #4

08002764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002768:	d3f9      	bcc.n	800275e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800276a:	4a0b      	ldr	r2, [pc, #44]	; (8002798 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800276c:	4c0b      	ldr	r4, [pc, #44]	; (800279c <LoopFillZerobss+0x26>)
  movs r3, #0
 800276e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002770:	e001      	b.n	8002776 <LoopFillZerobss>

08002772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002774:	3204      	adds	r2, #4

08002776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002778:	d3fb      	bcc.n	8002772 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800277a:	f7ff ffd7 	bl	800272c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800277e:	f003 f933 	bl	80059e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002782:	f7fe fd41 	bl	8001208 <main>
  bx  lr    
 8002786:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002788:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800278c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002790:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002794:	08008934 	.word	0x08008934
  ldr r2, =_sbss
 8002798:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800279c:	2000066c 	.word	0x2000066c

080027a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027a0:	e7fe      	b.n	80027a0 <ADC_IRQHandler>
	...

080027a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027a8:	4b0e      	ldr	r3, [pc, #56]	; (80027e4 <HAL_Init+0x40>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a0d      	ldr	r2, [pc, #52]	; (80027e4 <HAL_Init+0x40>)
 80027ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027b4:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <HAL_Init+0x40>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a0a      	ldr	r2, [pc, #40]	; (80027e4 <HAL_Init+0x40>)
 80027ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027c0:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <HAL_Init+0x40>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a07      	ldr	r2, [pc, #28]	; (80027e4 <HAL_Init+0x40>)
 80027c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027cc:	2003      	movs	r0, #3
 80027ce:	f000 fbc1 	bl	8002f54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027d2:	2000      	movs	r0, #0
 80027d4:	f000 f808 	bl	80027e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027d8:	f7ff fb2e 	bl	8001e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40023c00 	.word	0x40023c00

080027e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <HAL_InitTick+0x54>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <HAL_InitTick+0x58>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	4619      	mov	r1, r3
 80027fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002802:	fbb2 f3f3 	udiv	r3, r2, r3
 8002806:	4618      	mov	r0, r3
 8002808:	f000 fbd9 	bl	8002fbe <HAL_SYSTICK_Config>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e00e      	b.n	8002834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b0f      	cmp	r3, #15
 800281a:	d80a      	bhi.n	8002832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800281c:	2200      	movs	r2, #0
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	f04f 30ff 	mov.w	r0, #4294967295
 8002824:	f000 fba1 	bl	8002f6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002828:	4a06      	ldr	r2, [pc, #24]	; (8002844 <HAL_InitTick+0x5c>)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800282e:	2300      	movs	r3, #0
 8002830:	e000      	b.n	8002834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
}
 8002834:	4618      	mov	r0, r3
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000008 	.word	0x20000008
 8002840:	20000010 	.word	0x20000010
 8002844:	2000000c 	.word	0x2000000c

08002848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <HAL_IncTick+0x20>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	461a      	mov	r2, r3
 8002852:	4b06      	ldr	r3, [pc, #24]	; (800286c <HAL_IncTick+0x24>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4413      	add	r3, r2
 8002858:	4a04      	ldr	r2, [pc, #16]	; (800286c <HAL_IncTick+0x24>)
 800285a:	6013      	str	r3, [r2, #0]
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	20000010 	.word	0x20000010
 800286c:	20000654 	.word	0x20000654

08002870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return uwTick;
 8002874:	4b03      	ldr	r3, [pc, #12]	; (8002884 <HAL_GetTick+0x14>)
 8002876:	681b      	ldr	r3, [r3, #0]
}
 8002878:	4618      	mov	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20000654 	.word	0x20000654

08002888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff ffee 	bl	8002870 <HAL_GetTick>
 8002894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d005      	beq.n	80028ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_Delay+0x44>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4413      	add	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ae:	bf00      	nop
 80028b0:	f7ff ffde 	bl	8002870 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d8f7      	bhi.n	80028b0 <HAL_Delay+0x28>
  {
  }
}
 80028c0:	bf00      	nop
 80028c2:	bf00      	nop
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000010 	.word	0x20000010

080028d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e033      	b.n	800294e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff faca 	bl	8001e88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	2b00      	cmp	r3, #0
 800290c:	d118      	bne.n	8002940 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002916:	f023 0302 	bic.w	r3, r3, #2
 800291a:	f043 0202 	orr.w	r2, r3, #2
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 f94a 	bl	8002bbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	f023 0303 	bic.w	r3, r3, #3
 8002936:	f043 0201 	orr.w	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	641a      	str	r2, [r3, #64]	; 0x40
 800293e:	e001      	b.n	8002944 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800294c:	7bfb      	ldrb	r3, [r7, #15]
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
	...

08002958 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002962:	2300      	movs	r3, #0
 8002964:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x1c>
 8002970:	2302      	movs	r3, #2
 8002972:	e113      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x244>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b09      	cmp	r3, #9
 8002982:	d925      	bls.n	80029d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68d9      	ldr	r1, [r3, #12]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	b29b      	uxth	r3, r3
 8002990:	461a      	mov	r2, r3
 8002992:	4613      	mov	r3, r2
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	4413      	add	r3, r2
 8002998:	3b1e      	subs	r3, #30
 800299a:	2207      	movs	r2, #7
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	43da      	mvns	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	400a      	ands	r2, r1
 80029a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68d9      	ldr	r1, [r3, #12]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	4618      	mov	r0, r3
 80029bc:	4603      	mov	r3, r0
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	4403      	add	r3, r0
 80029c2:	3b1e      	subs	r3, #30
 80029c4:	409a      	lsls	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	60da      	str	r2, [r3, #12]
 80029ce:	e022      	b.n	8002a16 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	6919      	ldr	r1, [r3, #16]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	461a      	mov	r2, r3
 80029de:	4613      	mov	r3, r2
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	4413      	add	r3, r2
 80029e4:	2207      	movs	r2, #7
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	43da      	mvns	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	400a      	ands	r2, r1
 80029f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6919      	ldr	r1, [r3, #16]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	4618      	mov	r0, r3
 8002a06:	4603      	mov	r3, r0
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	4403      	add	r3, r0
 8002a0c:	409a      	lsls	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b06      	cmp	r3, #6
 8002a1c:	d824      	bhi.n	8002a68 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3b05      	subs	r3, #5
 8002a30:	221f      	movs	r2, #31
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43da      	mvns	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	400a      	ands	r2, r1
 8002a3e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	3b05      	subs	r3, #5
 8002a5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	635a      	str	r2, [r3, #52]	; 0x34
 8002a66:	e04c      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b0c      	cmp	r3, #12
 8002a6e:	d824      	bhi.n	8002aba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4413      	add	r3, r2
 8002a80:	3b23      	subs	r3, #35	; 0x23
 8002a82:	221f      	movs	r2, #31
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43da      	mvns	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	400a      	ands	r2, r1
 8002a90:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3b23      	subs	r3, #35	; 0x23
 8002aac:	fa00 f203 	lsl.w	r2, r0, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ab8:	e023      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	3b41      	subs	r3, #65	; 0x41
 8002acc:	221f      	movs	r2, #31
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43da      	mvns	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	400a      	ands	r2, r1
 8002ada:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	4618      	mov	r0, r3
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	4613      	mov	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	3b41      	subs	r3, #65	; 0x41
 8002af6:	fa00 f203 	lsl.w	r2, r0, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	430a      	orrs	r2, r1
 8002b00:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b02:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <HAL_ADC_ConfigChannel+0x250>)
 8002b04:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a28      	ldr	r2, [pc, #160]	; (8002bac <HAL_ADC_ConfigChannel+0x254>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d10f      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x1d8>
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2b12      	cmp	r3, #18
 8002b16:	d10b      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a1d      	ldr	r2, [pc, #116]	; (8002bac <HAL_ADC_ConfigChannel+0x254>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d12b      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x23a>
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a1c      	ldr	r2, [pc, #112]	; (8002bb0 <HAL_ADC_ConfigChannel+0x258>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d003      	beq.n	8002b4c <HAL_ADC_ConfigChannel+0x1f4>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b11      	cmp	r3, #17
 8002b4a:	d122      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a11      	ldr	r2, [pc, #68]	; (8002bb0 <HAL_ADC_ConfigChannel+0x258>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d111      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b6e:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <HAL_ADC_ConfigChannel+0x25c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a11      	ldr	r2, [pc, #68]	; (8002bb8 <HAL_ADC_ConfigChannel+0x260>)
 8002b74:	fba2 2303 	umull	r2, r3, r2, r3
 8002b78:	0c9a      	lsrs	r2, r3, #18
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b84:	e002      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1f9      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	40012300 	.word	0x40012300
 8002bac:	40012000 	.word	0x40012000
 8002bb0:	10000012 	.word	0x10000012
 8002bb4:	20000008 	.word	0x20000008
 8002bb8:	431bde83 	.word	0x431bde83

08002bbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bc4:	4b79      	ldr	r3, [pc, #484]	; (8002dac <ADC_Init+0x1f0>)
 8002bc6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6859      	ldr	r1, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	021a      	lsls	r2, r3, #8
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	430a      	orrs	r2, r1
 8002c04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6859      	ldr	r1, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6899      	ldr	r1, [r3, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4e:	4a58      	ldr	r2, [pc, #352]	; (8002db0 <ADC_Init+0x1f4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d022      	beq.n	8002c9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689a      	ldr	r2, [r3, #8]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6899      	ldr	r1, [r3, #8]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6899      	ldr	r1, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	e00f      	b.n	8002cba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ca8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cb8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0202 	bic.w	r2, r2, #2
 8002cc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	6899      	ldr	r1, [r3, #8]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	7e1b      	ldrb	r3, [r3, #24]
 8002cd4:	005a      	lsls	r2, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01b      	beq.n	8002d20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cf6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6859      	ldr	r1, [r3, #4]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	3b01      	subs	r3, #1
 8002d14:	035a      	lsls	r2, r3, #13
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	e007      	b.n	8002d30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d2e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	051a      	lsls	r2, r3, #20
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6899      	ldr	r1, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d72:	025a      	lsls	r2, r3, #9
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6899      	ldr	r1, [r3, #8]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	029a      	lsls	r2, r3, #10
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	609a      	str	r2, [r3, #8]
}
 8002da0:	bf00      	nop
 8002da2:	3714      	adds	r7, #20
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	40012300 	.word	0x40012300
 8002db0:	0f000001 	.word	0x0f000001

08002db4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f003 0307 	and.w	r3, r3, #7
 8002dc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ddc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002de4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002de6:	4a04      	ldr	r2, [pc, #16]	; (8002df8 <__NVIC_SetPriorityGrouping+0x44>)
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	60d3      	str	r3, [r2, #12]
}
 8002dec:	bf00      	nop
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e00:	4b04      	ldr	r3, [pc, #16]	; (8002e14 <__NVIC_GetPriorityGrouping+0x18>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	0a1b      	lsrs	r3, r3, #8
 8002e06:	f003 0307 	and.w	r3, r3, #7
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	db0b      	blt.n	8002e42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	f003 021f 	and.w	r2, r3, #31
 8002e30:	4907      	ldr	r1, [pc, #28]	; (8002e50 <__NVIC_EnableIRQ+0x38>)
 8002e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e36:	095b      	lsrs	r3, r3, #5
 8002e38:	2001      	movs	r0, #1
 8002e3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	e000e100 	.word	0xe000e100

08002e54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	6039      	str	r1, [r7, #0]
 8002e5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	db0a      	blt.n	8002e7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	490c      	ldr	r1, [pc, #48]	; (8002ea0 <__NVIC_SetPriority+0x4c>)
 8002e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e72:	0112      	lsls	r2, r2, #4
 8002e74:	b2d2      	uxtb	r2, r2
 8002e76:	440b      	add	r3, r1
 8002e78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e7c:	e00a      	b.n	8002e94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	4908      	ldr	r1, [pc, #32]	; (8002ea4 <__NVIC_SetPriority+0x50>)
 8002e84:	79fb      	ldrb	r3, [r7, #7]
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	3b04      	subs	r3, #4
 8002e8c:	0112      	lsls	r2, r2, #4
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	440b      	add	r3, r1
 8002e92:	761a      	strb	r2, [r3, #24]
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	e000e100 	.word	0xe000e100
 8002ea4:	e000ed00 	.word	0xe000ed00

08002ea8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b089      	sub	sp, #36	; 0x24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f1c3 0307 	rsb	r3, r3, #7
 8002ec2:	2b04      	cmp	r3, #4
 8002ec4:	bf28      	it	cs
 8002ec6:	2304      	movcs	r3, #4
 8002ec8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	2b06      	cmp	r3, #6
 8002ed0:	d902      	bls.n	8002ed8 <NVIC_EncodePriority+0x30>
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	3b03      	subs	r3, #3
 8002ed6:	e000      	b.n	8002eda <NVIC_EncodePriority+0x32>
 8002ed8:	2300      	movs	r3, #0
 8002eda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002edc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43da      	mvns	r2, r3
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	401a      	ands	r2, r3
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8002efa:	43d9      	mvns	r1, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f00:	4313      	orrs	r3, r2
         );
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3724      	adds	r7, #36	; 0x24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
	...

08002f10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f20:	d301      	bcc.n	8002f26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f22:	2301      	movs	r3, #1
 8002f24:	e00f      	b.n	8002f46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f26:	4a0a      	ldr	r2, [pc, #40]	; (8002f50 <SysTick_Config+0x40>)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f2e:	210f      	movs	r1, #15
 8002f30:	f04f 30ff 	mov.w	r0, #4294967295
 8002f34:	f7ff ff8e 	bl	8002e54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f38:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <SysTick_Config+0x40>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f3e:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <SysTick_Config+0x40>)
 8002f40:	2207      	movs	r2, #7
 8002f42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	e000e010 	.word	0xe000e010

08002f54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f7ff ff29 	bl	8002db4 <__NVIC_SetPriorityGrouping>
}
 8002f62:	bf00      	nop
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b086      	sub	sp, #24
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	4603      	mov	r3, r0
 8002f72:	60b9      	str	r1, [r7, #8]
 8002f74:	607a      	str	r2, [r7, #4]
 8002f76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f7c:	f7ff ff3e 	bl	8002dfc <__NVIC_GetPriorityGrouping>
 8002f80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	6978      	ldr	r0, [r7, #20]
 8002f88:	f7ff ff8e 	bl	8002ea8 <NVIC_EncodePriority>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f92:	4611      	mov	r1, r2
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff ff5d 	bl	8002e54 <__NVIC_SetPriority>
}
 8002f9a:	bf00      	nop
 8002f9c:	3718      	adds	r7, #24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b082      	sub	sp, #8
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	4603      	mov	r3, r0
 8002faa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7ff ff31 	bl	8002e18 <__NVIC_EnableIRQ>
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7ff ffa2 	bl	8002f10 <SysTick_Config>
 8002fcc:	4603      	mov	r3, r0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b089      	sub	sp, #36	; 0x24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	e165      	b.n	80032c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	4013      	ands	r3, r2
 8003006:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8154 	bne.w	80032ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	2b01      	cmp	r3, #1
 800301c:	d005      	beq.n	800302a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003026:	2b02      	cmp	r3, #2
 8003028:	d130      	bne.n	800308c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	2203      	movs	r2, #3
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003060:	2201      	movs	r2, #1
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	f003 0201 	and.w	r2, r3, #1
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b03      	cmp	r3, #3
 8003096:	d017      	beq.n	80030c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	2203      	movs	r2, #3
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d123      	bne.n	800311c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	08da      	lsrs	r2, r3, #3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3208      	adds	r2, #8
 80030dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	220f      	movs	r2, #15
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	08da      	lsrs	r2, r3, #3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3208      	adds	r2, #8
 8003116:	69b9      	ldr	r1, [r7, #24]
 8003118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	2203      	movs	r2, #3
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 0203 	and.w	r2, r3, #3
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4313      	orrs	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80ae 	beq.w	80032ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	4b5d      	ldr	r3, [pc, #372]	; (80032d8 <HAL_GPIO_Init+0x300>)
 8003164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003166:	4a5c      	ldr	r2, [pc, #368]	; (80032d8 <HAL_GPIO_Init+0x300>)
 8003168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800316c:	6453      	str	r3, [r2, #68]	; 0x44
 800316e:	4b5a      	ldr	r3, [pc, #360]	; (80032d8 <HAL_GPIO_Init+0x300>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800317a:	4a58      	ldr	r2, [pc, #352]	; (80032dc <HAL_GPIO_Init+0x304>)
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	089b      	lsrs	r3, r3, #2
 8003180:	3302      	adds	r3, #2
 8003182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	220f      	movs	r2, #15
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a4f      	ldr	r2, [pc, #316]	; (80032e0 <HAL_GPIO_Init+0x308>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d025      	beq.n	80031f2 <HAL_GPIO_Init+0x21a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a4e      	ldr	r2, [pc, #312]	; (80032e4 <HAL_GPIO_Init+0x30c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d01f      	beq.n	80031ee <HAL_GPIO_Init+0x216>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a4d      	ldr	r2, [pc, #308]	; (80032e8 <HAL_GPIO_Init+0x310>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d019      	beq.n	80031ea <HAL_GPIO_Init+0x212>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a4c      	ldr	r2, [pc, #304]	; (80032ec <HAL_GPIO_Init+0x314>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_GPIO_Init+0x20e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a4b      	ldr	r2, [pc, #300]	; (80032f0 <HAL_GPIO_Init+0x318>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d00d      	beq.n	80031e2 <HAL_GPIO_Init+0x20a>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4a      	ldr	r2, [pc, #296]	; (80032f4 <HAL_GPIO_Init+0x31c>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d007      	beq.n	80031de <HAL_GPIO_Init+0x206>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a49      	ldr	r2, [pc, #292]	; (80032f8 <HAL_GPIO_Init+0x320>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d101      	bne.n	80031da <HAL_GPIO_Init+0x202>
 80031d6:	2306      	movs	r3, #6
 80031d8:	e00c      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031da:	2307      	movs	r3, #7
 80031dc:	e00a      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031de:	2305      	movs	r3, #5
 80031e0:	e008      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031e2:	2304      	movs	r3, #4
 80031e4:	e006      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031e6:	2303      	movs	r3, #3
 80031e8:	e004      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e002      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031ee:	2301      	movs	r3, #1
 80031f0:	e000      	b.n	80031f4 <HAL_GPIO_Init+0x21c>
 80031f2:	2300      	movs	r3, #0
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	f002 0203 	and.w	r2, r2, #3
 80031fa:	0092      	lsls	r2, r2, #2
 80031fc:	4093      	lsls	r3, r2
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	4313      	orrs	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003204:	4935      	ldr	r1, [pc, #212]	; (80032dc <HAL_GPIO_Init+0x304>)
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	089b      	lsrs	r3, r3, #2
 800320a:	3302      	adds	r3, #2
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003212:	4b3a      	ldr	r3, [pc, #232]	; (80032fc <HAL_GPIO_Init+0x324>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	43db      	mvns	r3, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4013      	ands	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003236:	4a31      	ldr	r2, [pc, #196]	; (80032fc <HAL_GPIO_Init+0x324>)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800323c:	4b2f      	ldr	r3, [pc, #188]	; (80032fc <HAL_GPIO_Init+0x324>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	43db      	mvns	r3, r3
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4013      	ands	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4313      	orrs	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003260:	4a26      	ldr	r2, [pc, #152]	; (80032fc <HAL_GPIO_Init+0x324>)
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003266:	4b25      	ldr	r3, [pc, #148]	; (80032fc <HAL_GPIO_Init+0x324>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	43db      	mvns	r3, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4013      	ands	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800328a:	4a1c      	ldr	r2, [pc, #112]	; (80032fc <HAL_GPIO_Init+0x324>)
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003290:	4b1a      	ldr	r3, [pc, #104]	; (80032fc <HAL_GPIO_Init+0x324>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032b4:	4a11      	ldr	r2, [pc, #68]	; (80032fc <HAL_GPIO_Init+0x324>)
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	3301      	adds	r3, #1
 80032be:	61fb      	str	r3, [r7, #28]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	2b0f      	cmp	r3, #15
 80032c4:	f67f ae96 	bls.w	8002ff4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032c8:	bf00      	nop
 80032ca:	bf00      	nop
 80032cc:	3724      	adds	r7, #36	; 0x24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40023800 	.word	0x40023800
 80032dc:	40013800 	.word	0x40013800
 80032e0:	40020000 	.word	0x40020000
 80032e4:	40020400 	.word	0x40020400
 80032e8:	40020800 	.word	0x40020800
 80032ec:	40020c00 	.word	0x40020c00
 80032f0:	40021000 	.word	0x40021000
 80032f4:	40021400 	.word	0x40021400
 80032f8:	40021800 	.word	0x40021800
 80032fc:	40013c00 	.word	0x40013c00

08003300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	807b      	strh	r3, [r7, #2]
 800330c:	4613      	mov	r3, r2
 800330e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003310:	787b      	ldrb	r3, [r7, #1]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003316:	887a      	ldrh	r2, [r7, #2]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800331c:	e003      	b.n	8003326 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800331e:	887b      	ldrh	r3, [r7, #2]
 8003320:	041a      	lsls	r2, r3, #16
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	619a      	str	r2, [r3, #24]
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
	...

08003334 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800333e:	4b08      	ldr	r3, [pc, #32]	; (8003360 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003340:	695a      	ldr	r2, [r3, #20]
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	4013      	ands	r3, r2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d006      	beq.n	8003358 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800334a:	4a05      	ldr	r2, [pc, #20]	; (8003360 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800334c:	88fb      	ldrh	r3, [r7, #6]
 800334e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	4618      	mov	r0, r3
 8003354:	f7fe fd5a 	bl	8001e0c <HAL_GPIO_EXTI_Callback>
  }
}
 8003358:	bf00      	nop
 800335a:	3708      	adds	r7, #8
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40013c00 	.word	0x40013c00

08003364 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e12b      	b.n	80035ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d106      	bne.n	8003390 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7fe fdc0 	bl	8001f10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2224      	movs	r2, #36	; 0x24
 8003394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 0201 	bic.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033c8:	f000 fa52 	bl	8003870 <HAL_RCC_GetPCLK1Freq>
 80033cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4a81      	ldr	r2, [pc, #516]	; (80035d8 <HAL_I2C_Init+0x274>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d807      	bhi.n	80033e8 <HAL_I2C_Init+0x84>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4a80      	ldr	r2, [pc, #512]	; (80035dc <HAL_I2C_Init+0x278>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	bf94      	ite	ls
 80033e0:	2301      	movls	r3, #1
 80033e2:	2300      	movhi	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	e006      	b.n	80033f6 <HAL_I2C_Init+0x92>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4a7d      	ldr	r2, [pc, #500]	; (80035e0 <HAL_I2C_Init+0x27c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	bf94      	ite	ls
 80033f0:	2301      	movls	r3, #1
 80033f2:	2300      	movhi	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e0e7      	b.n	80035ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	4a78      	ldr	r2, [pc, #480]	; (80035e4 <HAL_I2C_Init+0x280>)
 8003402:	fba2 2303 	umull	r2, r3, r2, r3
 8003406:	0c9b      	lsrs	r3, r3, #18
 8003408:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	430a      	orrs	r2, r1
 800341c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	4a6a      	ldr	r2, [pc, #424]	; (80035d8 <HAL_I2C_Init+0x274>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d802      	bhi.n	8003438 <HAL_I2C_Init+0xd4>
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	3301      	adds	r3, #1
 8003436:	e009      	b.n	800344c <HAL_I2C_Init+0xe8>
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800343e:	fb02 f303 	mul.w	r3, r2, r3
 8003442:	4a69      	ldr	r2, [pc, #420]	; (80035e8 <HAL_I2C_Init+0x284>)
 8003444:	fba2 2303 	umull	r2, r3, r2, r3
 8003448:	099b      	lsrs	r3, r3, #6
 800344a:	3301      	adds	r3, #1
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	430b      	orrs	r3, r1
 8003452:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800345e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	495c      	ldr	r1, [pc, #368]	; (80035d8 <HAL_I2C_Init+0x274>)
 8003468:	428b      	cmp	r3, r1
 800346a:	d819      	bhi.n	80034a0 <HAL_I2C_Init+0x13c>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1e59      	subs	r1, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	fbb1 f3f3 	udiv	r3, r1, r3
 800347a:	1c59      	adds	r1, r3, #1
 800347c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003480:	400b      	ands	r3, r1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <HAL_I2C_Init+0x138>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1e59      	subs	r1, r3, #1
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	fbb1 f3f3 	udiv	r3, r1, r3
 8003494:	3301      	adds	r3, #1
 8003496:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349a:	e051      	b.n	8003540 <HAL_I2C_Init+0x1dc>
 800349c:	2304      	movs	r3, #4
 800349e:	e04f      	b.n	8003540 <HAL_I2C_Init+0x1dc>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d111      	bne.n	80034cc <HAL_I2C_Init+0x168>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	1e58      	subs	r0, r3, #1
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6859      	ldr	r1, [r3, #4]
 80034b0:	460b      	mov	r3, r1
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	440b      	add	r3, r1
 80034b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ba:	3301      	adds	r3, #1
 80034bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf0c      	ite	eq
 80034c4:	2301      	moveq	r3, #1
 80034c6:	2300      	movne	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	e012      	b.n	80034f2 <HAL_I2C_Init+0x18e>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	1e58      	subs	r0, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6859      	ldr	r1, [r3, #4]
 80034d4:	460b      	mov	r3, r1
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	0099      	lsls	r1, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e2:	3301      	adds	r3, #1
 80034e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	bf0c      	ite	eq
 80034ec:	2301      	moveq	r3, #1
 80034ee:	2300      	movne	r3, #0
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_I2C_Init+0x196>
 80034f6:	2301      	movs	r3, #1
 80034f8:	e022      	b.n	8003540 <HAL_I2C_Init+0x1dc>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10e      	bne.n	8003520 <HAL_I2C_Init+0x1bc>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1e58      	subs	r0, r3, #1
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6859      	ldr	r1, [r3, #4]
 800350a:	460b      	mov	r3, r1
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	440b      	add	r3, r1
 8003510:	fbb0 f3f3 	udiv	r3, r0, r3
 8003514:	3301      	adds	r3, #1
 8003516:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800351a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800351e:	e00f      	b.n	8003540 <HAL_I2C_Init+0x1dc>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	1e58      	subs	r0, r3, #1
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6859      	ldr	r1, [r3, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	440b      	add	r3, r1
 800352e:	0099      	lsls	r1, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	fbb0 f3f3 	udiv	r3, r0, r3
 8003536:	3301      	adds	r3, #1
 8003538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800353c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	6809      	ldr	r1, [r1, #0]
 8003544:	4313      	orrs	r3, r2
 8003546:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69da      	ldr	r2, [r3, #28]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800356e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6911      	ldr	r1, [r2, #16]
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68d2      	ldr	r2, [r2, #12]
 800357a:	4311      	orrs	r1, r2
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6812      	ldr	r2, [r2, #0]
 8003580:	430b      	orrs	r3, r1
 8003582:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695a      	ldr	r2, [r3, #20]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0201 	orr.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	000186a0 	.word	0x000186a0
 80035dc:	001e847f 	.word	0x001e847f
 80035e0:	003d08ff 	.word	0x003d08ff
 80035e4:	431bde83 	.word	0x431bde83
 80035e8:	10624dd3 	.word	0x10624dd3

080035ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80035f2:	2300      	movs	r3, #0
 80035f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	603b      	str	r3, [r7, #0]
 80035fa:	4b20      	ldr	r3, [pc, #128]	; (800367c <HAL_PWREx_EnableOverDrive+0x90>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	4a1f      	ldr	r2, [pc, #124]	; (800367c <HAL_PWREx_EnableOverDrive+0x90>)
 8003600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003604:	6413      	str	r3, [r2, #64]	; 0x40
 8003606:	4b1d      	ldr	r3, [pc, #116]	; (800367c <HAL_PWREx_EnableOverDrive+0x90>)
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800360e:	603b      	str	r3, [r7, #0]
 8003610:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003612:	4b1b      	ldr	r3, [pc, #108]	; (8003680 <HAL_PWREx_EnableOverDrive+0x94>)
 8003614:	2201      	movs	r2, #1
 8003616:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003618:	f7ff f92a 	bl	8002870 <HAL_GetTick>
 800361c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800361e:	e009      	b.n	8003634 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003620:	f7ff f926 	bl	8002870 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800362e:	d901      	bls.n	8003634 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e01f      	b.n	8003674 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003634:	4b13      	ldr	r3, [pc, #76]	; (8003684 <HAL_PWREx_EnableOverDrive+0x98>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003640:	d1ee      	bne.n	8003620 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003642:	4b11      	ldr	r3, [pc, #68]	; (8003688 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003644:	2201      	movs	r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003648:	f7ff f912 	bl	8002870 <HAL_GetTick>
 800364c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800364e:	e009      	b.n	8003664 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003650:	f7ff f90e 	bl	8002870 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800365e:	d901      	bls.n	8003664 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e007      	b.n	8003674 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003664:	4b07      	ldr	r3, [pc, #28]	; (8003684 <HAL_PWREx_EnableOverDrive+0x98>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003670:	d1ee      	bne.n	8003650 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40023800 	.word	0x40023800
 8003680:	420e0040 	.word	0x420e0040
 8003684:	40007000 	.word	0x40007000
 8003688:	420e0044 	.word	0x420e0044

0800368c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e0cc      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036a0:	4b68      	ldr	r3, [pc, #416]	; (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d90c      	bls.n	80036c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	4b65      	ldr	r3, [pc, #404]	; (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	b2d2      	uxtb	r2, r2
 80036b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b63      	ldr	r3, [pc, #396]	; (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0b8      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d020      	beq.n	8003716 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036e0:	4b59      	ldr	r3, [pc, #356]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	4a58      	ldr	r2, [pc, #352]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f8:	4b53      	ldr	r3, [pc, #332]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4a52      	ldr	r2, [pc, #328]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003702:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003704:	4b50      	ldr	r3, [pc, #320]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	494d      	ldr	r1, [pc, #308]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	4313      	orrs	r3, r2
 8003714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d044      	beq.n	80037ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d107      	bne.n	800373a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372a:	4b47      	ldr	r3, [pc, #284]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d119      	bne.n	800376a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e07f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d003      	beq.n	800374a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003746:	2b03      	cmp	r3, #3
 8003748:	d107      	bne.n	800375a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800374a:	4b3f      	ldr	r3, [pc, #252]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d109      	bne.n	800376a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e06f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800375a:	4b3b      	ldr	r3, [pc, #236]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e067      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800376a:	4b37      	ldr	r3, [pc, #220]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f023 0203 	bic.w	r2, r3, #3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	4934      	ldr	r1, [pc, #208]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	4313      	orrs	r3, r2
 800377a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800377c:	f7ff f878 	bl	8002870 <HAL_GetTick>
 8003780:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003782:	e00a      	b.n	800379a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003784:	f7ff f874 	bl	8002870 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003792:	4293      	cmp	r3, r2
 8003794:	d901      	bls.n	800379a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e04f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800379a:	4b2b      	ldr	r3, [pc, #172]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 020c 	and.w	r2, r3, #12
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d1eb      	bne.n	8003784 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037ac:	4b25      	ldr	r3, [pc, #148]	; (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 030f 	and.w	r3, r3, #15
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d20c      	bcs.n	80037d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ba:	4b22      	ldr	r3, [pc, #136]	; (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c2:	4b20      	ldr	r3, [pc, #128]	; (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e032      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d008      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037e0:	4b19      	ldr	r3, [pc, #100]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4916      	ldr	r1, [pc, #88]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d009      	beq.n	8003812 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037fe:	4b12      	ldr	r3, [pc, #72]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	490e      	ldr	r1, [pc, #56]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	4313      	orrs	r3, r2
 8003810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003812:	f000 f855 	bl	80038c0 <HAL_RCC_GetSysClockFreq>
 8003816:	4602      	mov	r2, r0
 8003818:	4b0b      	ldr	r3, [pc, #44]	; (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	490a      	ldr	r1, [pc, #40]	; (800384c <HAL_RCC_ClockConfig+0x1c0>)
 8003824:	5ccb      	ldrb	r3, [r1, r3]
 8003826:	fa22 f303 	lsr.w	r3, r2, r3
 800382a:	4a09      	ldr	r2, [pc, #36]	; (8003850 <HAL_RCC_ClockConfig+0x1c4>)
 800382c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800382e:	4b09      	ldr	r3, [pc, #36]	; (8003854 <HAL_RCC_ClockConfig+0x1c8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe ffd8 	bl	80027e8 <HAL_InitTick>

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023c00 	.word	0x40023c00
 8003848:	40023800 	.word	0x40023800
 800384c:	08008530 	.word	0x08008530
 8003850:	20000008 	.word	0x20000008
 8003854:	2000000c 	.word	0x2000000c

08003858 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800385c:	4b03      	ldr	r3, [pc, #12]	; (800386c <HAL_RCC_GetHCLKFreq+0x14>)
 800385e:	681b      	ldr	r3, [r3, #0]
}
 8003860:	4618      	mov	r0, r3
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	20000008 	.word	0x20000008

08003870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003874:	f7ff fff0 	bl	8003858 <HAL_RCC_GetHCLKFreq>
 8003878:	4602      	mov	r2, r0
 800387a:	4b05      	ldr	r3, [pc, #20]	; (8003890 <HAL_RCC_GetPCLK1Freq+0x20>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	0a9b      	lsrs	r3, r3, #10
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	4903      	ldr	r1, [pc, #12]	; (8003894 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003886:	5ccb      	ldrb	r3, [r1, r3]
 8003888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800388c:	4618      	mov	r0, r3
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40023800 	.word	0x40023800
 8003894:	08008540 	.word	0x08008540

08003898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800389c:	f7ff ffdc 	bl	8003858 <HAL_RCC_GetHCLKFreq>
 80038a0:	4602      	mov	r2, r0
 80038a2:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	0b5b      	lsrs	r3, r3, #13
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	4903      	ldr	r1, [pc, #12]	; (80038bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80038ae:	5ccb      	ldrb	r3, [r1, r3]
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40023800 	.word	0x40023800
 80038bc:	08008540 	.word	0x08008540

080038c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c4:	b0ae      	sub	sp, #184	; 0xb8
 80038c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038e6:	4bcb      	ldr	r3, [pc, #812]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 030c 	and.w	r3, r3, #12
 80038ee:	2b0c      	cmp	r3, #12
 80038f0:	f200 8206 	bhi.w	8003d00 <HAL_RCC_GetSysClockFreq+0x440>
 80038f4:	a201      	add	r2, pc, #4	; (adr r2, 80038fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80038f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fa:	bf00      	nop
 80038fc:	08003931 	.word	0x08003931
 8003900:	08003d01 	.word	0x08003d01
 8003904:	08003d01 	.word	0x08003d01
 8003908:	08003d01 	.word	0x08003d01
 800390c:	08003939 	.word	0x08003939
 8003910:	08003d01 	.word	0x08003d01
 8003914:	08003d01 	.word	0x08003d01
 8003918:	08003d01 	.word	0x08003d01
 800391c:	08003941 	.word	0x08003941
 8003920:	08003d01 	.word	0x08003d01
 8003924:	08003d01 	.word	0x08003d01
 8003928:	08003d01 	.word	0x08003d01
 800392c:	08003b31 	.word	0x08003b31
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003930:	4bb9      	ldr	r3, [pc, #740]	; (8003c18 <HAL_RCC_GetSysClockFreq+0x358>)
 8003932:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003936:	e1e7      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003938:	4bb8      	ldr	r3, [pc, #736]	; (8003c1c <HAL_RCC_GetSysClockFreq+0x35c>)
 800393a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800393e:	e1e3      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003940:	4bb4      	ldr	r3, [pc, #720]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003948:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800394c:	4bb1      	ldr	r3, [pc, #708]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d071      	beq.n	8003a3c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003958:	4bae      	ldr	r3, [pc, #696]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	099b      	lsrs	r3, r3, #6
 800395e:	2200      	movs	r2, #0
 8003960:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003964:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003968:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800396c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003970:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003974:	2300      	movs	r3, #0
 8003976:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800397a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800397e:	4622      	mov	r2, r4
 8003980:	462b      	mov	r3, r5
 8003982:	f04f 0000 	mov.w	r0, #0
 8003986:	f04f 0100 	mov.w	r1, #0
 800398a:	0159      	lsls	r1, r3, #5
 800398c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003990:	0150      	lsls	r0, r2, #5
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	4621      	mov	r1, r4
 8003998:	1a51      	subs	r1, r2, r1
 800399a:	6439      	str	r1, [r7, #64]	; 0x40
 800399c:	4629      	mov	r1, r5
 800399e:	eb63 0301 	sbc.w	r3, r3, r1
 80039a2:	647b      	str	r3, [r7, #68]	; 0x44
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80039b0:	4649      	mov	r1, r9
 80039b2:	018b      	lsls	r3, r1, #6
 80039b4:	4641      	mov	r1, r8
 80039b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039ba:	4641      	mov	r1, r8
 80039bc:	018a      	lsls	r2, r1, #6
 80039be:	4641      	mov	r1, r8
 80039c0:	1a51      	subs	r1, r2, r1
 80039c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80039c4:	4649      	mov	r1, r9
 80039c6:	eb63 0301 	sbc.w	r3, r3, r1
 80039ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039cc:	f04f 0200 	mov.w	r2, #0
 80039d0:	f04f 0300 	mov.w	r3, #0
 80039d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80039d8:	4649      	mov	r1, r9
 80039da:	00cb      	lsls	r3, r1, #3
 80039dc:	4641      	mov	r1, r8
 80039de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039e2:	4641      	mov	r1, r8
 80039e4:	00ca      	lsls	r2, r1, #3
 80039e6:	4610      	mov	r0, r2
 80039e8:	4619      	mov	r1, r3
 80039ea:	4603      	mov	r3, r0
 80039ec:	4622      	mov	r2, r4
 80039ee:	189b      	adds	r3, r3, r2
 80039f0:	633b      	str	r3, [r7, #48]	; 0x30
 80039f2:	462b      	mov	r3, r5
 80039f4:	460a      	mov	r2, r1
 80039f6:	eb42 0303 	adc.w	r3, r2, r3
 80039fa:	637b      	str	r3, [r7, #52]	; 0x34
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003a08:	4629      	mov	r1, r5
 8003a0a:	024b      	lsls	r3, r1, #9
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a12:	4621      	mov	r1, r4
 8003a14:	024a      	lsls	r2, r1, #9
 8003a16:	4610      	mov	r0, r2
 8003a18:	4619      	mov	r1, r3
 8003a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a28:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003a2c:	f7fd f8dc 	bl	8000be8 <__aeabi_uldivmod>
 8003a30:	4602      	mov	r2, r0
 8003a32:	460b      	mov	r3, r1
 8003a34:	4613      	mov	r3, r2
 8003a36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a3a:	e067      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a3c:	4b75      	ldr	r3, [pc, #468]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	099b      	lsrs	r3, r3, #6
 8003a42:	2200      	movs	r2, #0
 8003a44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003a48:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003a4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a54:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a56:	2300      	movs	r3, #0
 8003a58:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003a5a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003a5e:	4622      	mov	r2, r4
 8003a60:	462b      	mov	r3, r5
 8003a62:	f04f 0000 	mov.w	r0, #0
 8003a66:	f04f 0100 	mov.w	r1, #0
 8003a6a:	0159      	lsls	r1, r3, #5
 8003a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a70:	0150      	lsls	r0, r2, #5
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	4621      	mov	r1, r4
 8003a78:	1a51      	subs	r1, r2, r1
 8003a7a:	62b9      	str	r1, [r7, #40]	; 0x28
 8003a7c:	4629      	mov	r1, r5
 8003a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a84:	f04f 0200 	mov.w	r2, #0
 8003a88:	f04f 0300 	mov.w	r3, #0
 8003a8c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003a90:	4649      	mov	r1, r9
 8003a92:	018b      	lsls	r3, r1, #6
 8003a94:	4641      	mov	r1, r8
 8003a96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a9a:	4641      	mov	r1, r8
 8003a9c:	018a      	lsls	r2, r1, #6
 8003a9e:	4641      	mov	r1, r8
 8003aa0:	ebb2 0a01 	subs.w	sl, r2, r1
 8003aa4:	4649      	mov	r1, r9
 8003aa6:	eb63 0b01 	sbc.w	fp, r3, r1
 8003aaa:	f04f 0200 	mov.w	r2, #0
 8003aae:	f04f 0300 	mov.w	r3, #0
 8003ab2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ab6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003aba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003abe:	4692      	mov	sl, r2
 8003ac0:	469b      	mov	fp, r3
 8003ac2:	4623      	mov	r3, r4
 8003ac4:	eb1a 0303 	adds.w	r3, sl, r3
 8003ac8:	623b      	str	r3, [r7, #32]
 8003aca:	462b      	mov	r3, r5
 8003acc:	eb4b 0303 	adc.w	r3, fp, r3
 8003ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	f04f 0300 	mov.w	r3, #0
 8003ada:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003ade:	4629      	mov	r1, r5
 8003ae0:	028b      	lsls	r3, r1, #10
 8003ae2:	4621      	mov	r1, r4
 8003ae4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ae8:	4621      	mov	r1, r4
 8003aea:	028a      	lsls	r2, r1, #10
 8003aec:	4610      	mov	r0, r2
 8003aee:	4619      	mov	r1, r3
 8003af0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003af4:	2200      	movs	r2, #0
 8003af6:	673b      	str	r3, [r7, #112]	; 0x70
 8003af8:	677a      	str	r2, [r7, #116]	; 0x74
 8003afa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003afe:	f7fd f873 	bl	8000be8 <__aeabi_uldivmod>
 8003b02:	4602      	mov	r2, r0
 8003b04:	460b      	mov	r3, r1
 8003b06:	4613      	mov	r3, r2
 8003b08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b0c:	4b41      	ldr	r3, [pc, #260]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	0c1b      	lsrs	r3, r3, #16
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	3301      	adds	r3, #1
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003b1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003b22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b2e:	e0eb      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b30:	4b38      	ldr	r3, [pc, #224]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b3c:	4b35      	ldr	r3, [pc, #212]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d06b      	beq.n	8003c20 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b48:	4b32      	ldr	r3, [pc, #200]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	099b      	lsrs	r3, r3, #6
 8003b4e:	2200      	movs	r2, #0
 8003b50:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b52:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5a:	663b      	str	r3, [r7, #96]	; 0x60
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	667b      	str	r3, [r7, #100]	; 0x64
 8003b60:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003b64:	4622      	mov	r2, r4
 8003b66:	462b      	mov	r3, r5
 8003b68:	f04f 0000 	mov.w	r0, #0
 8003b6c:	f04f 0100 	mov.w	r1, #0
 8003b70:	0159      	lsls	r1, r3, #5
 8003b72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b76:	0150      	lsls	r0, r2, #5
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	1a51      	subs	r1, r2, r1
 8003b80:	61b9      	str	r1, [r7, #24]
 8003b82:	4629      	mov	r1, r5
 8003b84:	eb63 0301 	sbc.w	r3, r3, r1
 8003b88:	61fb      	str	r3, [r7, #28]
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003b96:	4659      	mov	r1, fp
 8003b98:	018b      	lsls	r3, r1, #6
 8003b9a:	4651      	mov	r1, sl
 8003b9c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ba0:	4651      	mov	r1, sl
 8003ba2:	018a      	lsls	r2, r1, #6
 8003ba4:	4651      	mov	r1, sl
 8003ba6:	ebb2 0801 	subs.w	r8, r2, r1
 8003baa:	4659      	mov	r1, fp
 8003bac:	eb63 0901 	sbc.w	r9, r3, r1
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f04f 0300 	mov.w	r3, #0
 8003bb8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bbc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bc0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bc4:	4690      	mov	r8, r2
 8003bc6:	4699      	mov	r9, r3
 8003bc8:	4623      	mov	r3, r4
 8003bca:	eb18 0303 	adds.w	r3, r8, r3
 8003bce:	613b      	str	r3, [r7, #16]
 8003bd0:	462b      	mov	r3, r5
 8003bd2:	eb49 0303 	adc.w	r3, r9, r3
 8003bd6:	617b      	str	r3, [r7, #20]
 8003bd8:	f04f 0200 	mov.w	r2, #0
 8003bdc:	f04f 0300 	mov.w	r3, #0
 8003be0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003be4:	4629      	mov	r1, r5
 8003be6:	024b      	lsls	r3, r1, #9
 8003be8:	4621      	mov	r1, r4
 8003bea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bee:	4621      	mov	r1, r4
 8003bf0:	024a      	lsls	r2, r1, #9
 8003bf2:	4610      	mov	r0, r2
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	65bb      	str	r3, [r7, #88]	; 0x58
 8003bfe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003c00:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c04:	f7fc fff0 	bl	8000be8 <__aeabi_uldivmod>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c12:	e065      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x420>
 8003c14:	40023800 	.word	0x40023800
 8003c18:	00f42400 	.word	0x00f42400
 8003c1c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c20:	4b3d      	ldr	r3, [pc, #244]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x458>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	2200      	movs	r2, #0
 8003c28:	4618      	mov	r0, r3
 8003c2a:	4611      	mov	r1, r2
 8003c2c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c30:	653b      	str	r3, [r7, #80]	; 0x50
 8003c32:	2300      	movs	r3, #0
 8003c34:	657b      	str	r3, [r7, #84]	; 0x54
 8003c36:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003c3a:	4642      	mov	r2, r8
 8003c3c:	464b      	mov	r3, r9
 8003c3e:	f04f 0000 	mov.w	r0, #0
 8003c42:	f04f 0100 	mov.w	r1, #0
 8003c46:	0159      	lsls	r1, r3, #5
 8003c48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c4c:	0150      	lsls	r0, r2, #5
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	4641      	mov	r1, r8
 8003c54:	1a51      	subs	r1, r2, r1
 8003c56:	60b9      	str	r1, [r7, #8]
 8003c58:	4649      	mov	r1, r9
 8003c5a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	f04f 0200 	mov.w	r2, #0
 8003c64:	f04f 0300 	mov.w	r3, #0
 8003c68:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c6c:	4659      	mov	r1, fp
 8003c6e:	018b      	lsls	r3, r1, #6
 8003c70:	4651      	mov	r1, sl
 8003c72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c76:	4651      	mov	r1, sl
 8003c78:	018a      	lsls	r2, r1, #6
 8003c7a:	4651      	mov	r1, sl
 8003c7c:	1a54      	subs	r4, r2, r1
 8003c7e:	4659      	mov	r1, fp
 8003c80:	eb63 0501 	sbc.w	r5, r3, r1
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	f04f 0300 	mov.w	r3, #0
 8003c8c:	00eb      	lsls	r3, r5, #3
 8003c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c92:	00e2      	lsls	r2, r4, #3
 8003c94:	4614      	mov	r4, r2
 8003c96:	461d      	mov	r5, r3
 8003c98:	4643      	mov	r3, r8
 8003c9a:	18e3      	adds	r3, r4, r3
 8003c9c:	603b      	str	r3, [r7, #0]
 8003c9e:	464b      	mov	r3, r9
 8003ca0:	eb45 0303 	adc.w	r3, r5, r3
 8003ca4:	607b      	str	r3, [r7, #4]
 8003ca6:	f04f 0200 	mov.w	r2, #0
 8003caa:	f04f 0300 	mov.w	r3, #0
 8003cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	028b      	lsls	r3, r1, #10
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cbc:	4621      	mov	r1, r4
 8003cbe:	028a      	lsls	r2, r1, #10
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cc8:	2200      	movs	r2, #0
 8003cca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ccc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003cce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003cd2:	f7fc ff89 	bl	8000be8 <__aeabi_uldivmod>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4613      	mov	r3, r2
 8003cdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ce0:	4b0d      	ldr	r3, [pc, #52]	; (8003d18 <HAL_RCC_GetSysClockFreq+0x458>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	0f1b      	lsrs	r3, r3, #28
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003cee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003cf2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003cfe:	e003      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d00:	4b06      	ldr	r3, [pc, #24]	; (8003d1c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003d02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	37b8      	adds	r7, #184	; 0xb8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d16:	bf00      	nop
 8003d18:	40023800 	.word	0x40023800
 8003d1c:	00f42400 	.word	0x00f42400

08003d20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e28d      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f000 8083 	beq.w	8003e46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d40:	4b94      	ldr	r3, [pc, #592]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d019      	beq.n	8003d80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d4c:	4b91      	ldr	r3, [pc, #580]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d106      	bne.n	8003d66 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d58:	4b8e      	ldr	r3, [pc, #568]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d64:	d00c      	beq.n	8003d80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d66:	4b8b      	ldr	r3, [pc, #556]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d6e:	2b0c      	cmp	r3, #12
 8003d70:	d112      	bne.n	8003d98 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d72:	4b88      	ldr	r3, [pc, #544]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d7e:	d10b      	bne.n	8003d98 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d80:	4b84      	ldr	r3, [pc, #528]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d05b      	beq.n	8003e44 <HAL_RCC_OscConfig+0x124>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d157      	bne.n	8003e44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e25a      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da0:	d106      	bne.n	8003db0 <HAL_RCC_OscConfig+0x90>
 8003da2:	4b7c      	ldr	r3, [pc, #496]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a7b      	ldr	r2, [pc, #492]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	e01d      	b.n	8003dec <HAL_RCC_OscConfig+0xcc>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003db8:	d10c      	bne.n	8003dd4 <HAL_RCC_OscConfig+0xb4>
 8003dba:	4b76      	ldr	r3, [pc, #472]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a75      	ldr	r2, [pc, #468]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	4b73      	ldr	r3, [pc, #460]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a72      	ldr	r2, [pc, #456]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	e00b      	b.n	8003dec <HAL_RCC_OscConfig+0xcc>
 8003dd4:	4b6f      	ldr	r3, [pc, #444]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a6e      	ldr	r2, [pc, #440]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dde:	6013      	str	r3, [r2, #0]
 8003de0:	4b6c      	ldr	r3, [pc, #432]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a6b      	ldr	r2, [pc, #428]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d013      	beq.n	8003e1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df4:	f7fe fd3c 	bl	8002870 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dfc:	f7fe fd38 	bl	8002870 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b64      	cmp	r3, #100	; 0x64
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e21f      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0e:	4b61      	ldr	r3, [pc, #388]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0f0      	beq.n	8003dfc <HAL_RCC_OscConfig+0xdc>
 8003e1a:	e014      	b.n	8003e46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fe fd28 	bl	8002870 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e24:	f7fe fd24 	bl	8002870 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b64      	cmp	r3, #100	; 0x64
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e20b      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e36:	4b57      	ldr	r3, [pc, #348]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1f0      	bne.n	8003e24 <HAL_RCC_OscConfig+0x104>
 8003e42:	e000      	b.n	8003e46 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d06f      	beq.n	8003f32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e52:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 030c 	and.w	r3, r3, #12
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d017      	beq.n	8003e8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e5e:	4b4d      	ldr	r3, [pc, #308]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e66:	2b08      	cmp	r3, #8
 8003e68:	d105      	bne.n	8003e76 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e6a:	4b4a      	ldr	r3, [pc, #296]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00b      	beq.n	8003e8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e76:	4b47      	ldr	r3, [pc, #284]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e7e:	2b0c      	cmp	r3, #12
 8003e80:	d11c      	bne.n	8003ebc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e82:	4b44      	ldr	r3, [pc, #272]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d116      	bne.n	8003ebc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e8e:	4b41      	ldr	r3, [pc, #260]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d005      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x186>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d001      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e1d3      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	4937      	ldr	r1, [pc, #220]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eba:	e03a      	b.n	8003f32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d020      	beq.n	8003f06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ec4:	4b34      	ldr	r3, [pc, #208]	; (8003f98 <HAL_RCC_OscConfig+0x278>)
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eca:	f7fe fcd1 	bl	8002870 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed2:	f7fe fccd 	bl	8002870 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e1b4      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0f0      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef0:	4b28      	ldr	r3, [pc, #160]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	4925      	ldr	r1, [pc, #148]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	600b      	str	r3, [r1, #0]
 8003f04:	e015      	b.n	8003f32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f06:	4b24      	ldr	r3, [pc, #144]	; (8003f98 <HAL_RCC_OscConfig+0x278>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0c:	f7fe fcb0 	bl	8002870 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f14:	f7fe fcac 	bl	8002870 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e193      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f26:	4b1b      	ldr	r3, [pc, #108]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1f0      	bne.n	8003f14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d036      	beq.n	8003fac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d016      	beq.n	8003f74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <HAL_RCC_OscConfig+0x27c>)
 8003f48:	2201      	movs	r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4c:	f7fe fc90 	bl	8002870 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f54:	f7fe fc8c 	bl	8002870 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e173      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f66:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <HAL_RCC_OscConfig+0x274>)
 8003f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCC_OscConfig+0x234>
 8003f72:	e01b      	b.n	8003fac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f74:	4b09      	ldr	r3, [pc, #36]	; (8003f9c <HAL_RCC_OscConfig+0x27c>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7a:	f7fe fc79 	bl	8002870 <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f80:	e00e      	b.n	8003fa0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f82:	f7fe fc75 	bl	8002870 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d907      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e15c      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
 8003f94:	40023800 	.word	0x40023800
 8003f98:	42470000 	.word	0x42470000
 8003f9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa0:	4b8a      	ldr	r3, [pc, #552]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8003fa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1ea      	bne.n	8003f82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 8097 	beq.w	80040e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fbe:	4b83      	ldr	r3, [pc, #524]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10f      	bne.n	8003fea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60bb      	str	r3, [r7, #8]
 8003fce:	4b7f      	ldr	r3, [pc, #508]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	4a7e      	ldr	r2, [pc, #504]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fda:	4b7c      	ldr	r3, [pc, #496]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe2:	60bb      	str	r3, [r7, #8]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fea:	4b79      	ldr	r3, [pc, #484]	; (80041d0 <HAL_RCC_OscConfig+0x4b0>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d118      	bne.n	8004028 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ff6:	4b76      	ldr	r3, [pc, #472]	; (80041d0 <HAL_RCC_OscConfig+0x4b0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a75      	ldr	r2, [pc, #468]	; (80041d0 <HAL_RCC_OscConfig+0x4b0>)
 8003ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004002:	f7fe fc35 	bl	8002870 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800400a:	f7fe fc31 	bl	8002870 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e118      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401c:	4b6c      	ldr	r3, [pc, #432]	; (80041d0 <HAL_RCC_OscConfig+0x4b0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d106      	bne.n	800403e <HAL_RCC_OscConfig+0x31e>
 8004030:	4b66      	ldr	r3, [pc, #408]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004034:	4a65      	ldr	r2, [pc, #404]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004036:	f043 0301 	orr.w	r3, r3, #1
 800403a:	6713      	str	r3, [r2, #112]	; 0x70
 800403c:	e01c      	b.n	8004078 <HAL_RCC_OscConfig+0x358>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	2b05      	cmp	r3, #5
 8004044:	d10c      	bne.n	8004060 <HAL_RCC_OscConfig+0x340>
 8004046:	4b61      	ldr	r3, [pc, #388]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404a:	4a60      	ldr	r2, [pc, #384]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 800404c:	f043 0304 	orr.w	r3, r3, #4
 8004050:	6713      	str	r3, [r2, #112]	; 0x70
 8004052:	4b5e      	ldr	r3, [pc, #376]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004056:	4a5d      	ldr	r2, [pc, #372]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004058:	f043 0301 	orr.w	r3, r3, #1
 800405c:	6713      	str	r3, [r2, #112]	; 0x70
 800405e:	e00b      	b.n	8004078 <HAL_RCC_OscConfig+0x358>
 8004060:	4b5a      	ldr	r3, [pc, #360]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004064:	4a59      	ldr	r2, [pc, #356]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004066:	f023 0301 	bic.w	r3, r3, #1
 800406a:	6713      	str	r3, [r2, #112]	; 0x70
 800406c:	4b57      	ldr	r3, [pc, #348]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 800406e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004070:	4a56      	ldr	r2, [pc, #344]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004072:	f023 0304 	bic.w	r3, r3, #4
 8004076:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d015      	beq.n	80040ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004080:	f7fe fbf6 	bl	8002870 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004086:	e00a      	b.n	800409e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004088:	f7fe fbf2 	bl	8002870 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	f241 3288 	movw	r2, #5000	; 0x1388
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e0d7      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800409e:	4b4b      	ldr	r3, [pc, #300]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 80040a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0ee      	beq.n	8004088 <HAL_RCC_OscConfig+0x368>
 80040aa:	e014      	b.n	80040d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fe fbe0 	bl	8002870 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b2:	e00a      	b.n	80040ca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b4:	f7fe fbdc 	bl	8002870 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e0c1      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ca:	4b40      	ldr	r3, [pc, #256]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1ee      	bne.n	80040b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040d6:	7dfb      	ldrb	r3, [r7, #23]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d105      	bne.n	80040e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040dc:	4b3b      	ldr	r3, [pc, #236]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	4a3a      	ldr	r2, [pc, #232]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 80040e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 80ad 	beq.w	800424c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040f2:	4b36      	ldr	r3, [pc, #216]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f003 030c 	and.w	r3, r3, #12
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d060      	beq.n	80041c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	2b02      	cmp	r3, #2
 8004104:	d145      	bne.n	8004192 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004106:	4b33      	ldr	r3, [pc, #204]	; (80041d4 <HAL_RCC_OscConfig+0x4b4>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fe fbb0 	bl	8002870 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004114:	f7fe fbac 	bl	8002870 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e093      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	4b29      	ldr	r3, [pc, #164]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69da      	ldr	r2, [r3, #28]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	019b      	lsls	r3, r3, #6
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004148:	085b      	lsrs	r3, r3, #1
 800414a:	3b01      	subs	r3, #1
 800414c:	041b      	lsls	r3, r3, #16
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004154:	061b      	lsls	r3, r3, #24
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415c:	071b      	lsls	r3, r3, #28
 800415e:	491b      	ldr	r1, [pc, #108]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004160:	4313      	orrs	r3, r2
 8004162:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004164:	4b1b      	ldr	r3, [pc, #108]	; (80041d4 <HAL_RCC_OscConfig+0x4b4>)
 8004166:	2201      	movs	r2, #1
 8004168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416a:	f7fe fb81 	bl	8002870 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004172:	f7fe fb7d 	bl	8002870 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e064      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004184:	4b11      	ldr	r3, [pc, #68]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0f0      	beq.n	8004172 <HAL_RCC_OscConfig+0x452>
 8004190:	e05c      	b.n	800424c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004192:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <HAL_RCC_OscConfig+0x4b4>)
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004198:	f7fe fb6a 	bl	8002870 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a0:	f7fe fb66 	bl	8002870 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e04d      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	4b06      	ldr	r3, [pc, #24]	; (80041cc <HAL_RCC_OscConfig+0x4ac>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f0      	bne.n	80041a0 <HAL_RCC_OscConfig+0x480>
 80041be:	e045      	b.n	800424c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d107      	bne.n	80041d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e040      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
 80041cc:	40023800 	.word	0x40023800
 80041d0:	40007000 	.word	0x40007000
 80041d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041d8:	4b1f      	ldr	r3, [pc, #124]	; (8004258 <HAL_RCC_OscConfig+0x538>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d030      	beq.n	8004248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d129      	bne.n	8004248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fe:	429a      	cmp	r2, r3
 8004200:	d122      	bne.n	8004248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004208:	4013      	ands	r3, r2
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800420e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004210:	4293      	cmp	r3, r2
 8004212:	d119      	bne.n	8004248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	3b01      	subs	r3, #1
 8004222:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004224:	429a      	cmp	r2, r3
 8004226:	d10f      	bne.n	8004248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004232:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d107      	bne.n	8004248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004242:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d001      	beq.n	800424c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e000      	b.n	800424e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3718      	adds	r7, #24
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40023800 	.word	0x40023800

0800425c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e07b      	b.n	8004366 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	2b00      	cmp	r3, #0
 8004274:	d108      	bne.n	8004288 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800427e:	d009      	beq.n	8004294 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	61da      	str	r2, [r3, #28]
 8004286:	e005      	b.n	8004294 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fd ff04 	bl	80020bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042e6:	431a      	orrs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004318:	ea42 0103 	orr.w	r1, r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004320:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	0c1b      	lsrs	r3, r3, #16
 8004332:	f003 0104 	and.w	r1, r3, #4
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433a:	f003 0210 	and.w	r2, r3, #16
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69da      	ldr	r2, [r3, #28]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004354:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b088      	sub	sp, #32
 8004372:	af00      	add	r7, sp, #0
 8004374:	60f8      	str	r0, [r7, #12]
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	603b      	str	r3, [r7, #0]
 800437a:	4613      	mov	r3, r2
 800437c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800437e:	2300      	movs	r3, #0
 8004380:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_SPI_Transmit+0x22>
 800438c:	2302      	movs	r3, #2
 800438e:	e126      	b.n	80045de <HAL_SPI_Transmit+0x270>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004398:	f7fe fa6a 	bl	8002870 <HAL_GetTick>
 800439c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800439e:	88fb      	ldrh	r3, [r7, #6]
 80043a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d002      	beq.n	80043b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043ae:	2302      	movs	r3, #2
 80043b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043b2:	e10b      	b.n	80045cc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <HAL_SPI_Transmit+0x52>
 80043ba:	88fb      	ldrh	r3, [r7, #6]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d102      	bne.n	80043c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043c4:	e102      	b.n	80045cc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2203      	movs	r2, #3
 80043ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	88fa      	ldrh	r2, [r7, #6]
 80043de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	88fa      	ldrh	r2, [r7, #6]
 80043e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2200      	movs	r2, #0
 80043ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800440c:	d10f      	bne.n	800442e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800441c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800442c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004438:	2b40      	cmp	r3, #64	; 0x40
 800443a:	d007      	beq.n	800444c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800444a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004454:	d14b      	bne.n	80044ee <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d002      	beq.n	8004464 <HAL_SPI_Transmit+0xf6>
 800445e:	8afb      	ldrh	r3, [r7, #22]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d13e      	bne.n	80044e2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004468:	881a      	ldrh	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004474:	1c9a      	adds	r2, r3, #2
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004488:	e02b      	b.n	80044e2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b02      	cmp	r3, #2
 8004496:	d112      	bne.n	80044be <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449c:	881a      	ldrh	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	1c9a      	adds	r2, r3, #2
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80044bc:	e011      	b.n	80044e2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044be:	f7fe f9d7 	bl	8002870 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	683a      	ldr	r2, [r7, #0]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d803      	bhi.n	80044d6 <HAL_SPI_Transmit+0x168>
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d102      	bne.n	80044dc <HAL_SPI_Transmit+0x16e>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d102      	bne.n	80044e2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044e0:	e074      	b.n	80045cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1ce      	bne.n	800448a <HAL_SPI_Transmit+0x11c>
 80044ec:	e04c      	b.n	8004588 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d002      	beq.n	80044fc <HAL_SPI_Transmit+0x18e>
 80044f6:	8afb      	ldrh	r3, [r7, #22]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d140      	bne.n	800457e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	330c      	adds	r3, #12
 8004506:	7812      	ldrb	r2, [r2, #0]
 8004508:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004522:	e02c      	b.n	800457e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b02      	cmp	r3, #2
 8004530:	d113      	bne.n	800455a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	330c      	adds	r3, #12
 800453c:	7812      	ldrb	r2, [r2, #0]
 800453e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004544:	1c5a      	adds	r2, r3, #1
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800454e:	b29b      	uxth	r3, r3
 8004550:	3b01      	subs	r3, #1
 8004552:	b29a      	uxth	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	86da      	strh	r2, [r3, #54]	; 0x36
 8004558:	e011      	b.n	800457e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800455a:	f7fe f989 	bl	8002870 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d803      	bhi.n	8004572 <HAL_SPI_Transmit+0x204>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004570:	d102      	bne.n	8004578 <HAL_SPI_Transmit+0x20a>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d102      	bne.n	800457e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800457c:	e026      	b.n	80045cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004582:	b29b      	uxth	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1cd      	bne.n	8004524 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	6839      	ldr	r1, [r7, #0]
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fa55 	bl	8004a3c <SPI_EndRxTxTransaction>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d002      	beq.n	800459e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10a      	bne.n	80045bc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045a6:	2300      	movs	r3, #0
 80045a8:	613b      	str	r3, [r7, #16]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	613b      	str	r3, [r7, #16]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	613b      	str	r3, [r7, #16]
 80045ba:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d002      	beq.n	80045ca <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	77fb      	strb	r3, [r7, #31]
 80045c8:	e000      	b.n	80045cc <HAL_SPI_Transmit+0x25e>
  }

error:
 80045ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3720      	adds	r7, #32
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b08c      	sub	sp, #48	; 0x30
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	607a      	str	r2, [r7, #4]
 80045f2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045f4:	2301      	movs	r3, #1
 80045f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_SPI_TransmitReceive+0x26>
 8004608:	2302      	movs	r3, #2
 800460a:	e18a      	b.n	8004922 <HAL_SPI_TransmitReceive+0x33c>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004614:	f7fe f92c 	bl	8002870 <HAL_GetTick>
 8004618:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004620:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800462a:	887b      	ldrh	r3, [r7, #2]
 800462c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800462e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004632:	2b01      	cmp	r3, #1
 8004634:	d00f      	beq.n	8004656 <HAL_SPI_TransmitReceive+0x70>
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800463c:	d107      	bne.n	800464e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d103      	bne.n	800464e <HAL_SPI_TransmitReceive+0x68>
 8004646:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800464a:	2b04      	cmp	r3, #4
 800464c:	d003      	beq.n	8004656 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800464e:	2302      	movs	r3, #2
 8004650:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004654:	e15b      	b.n	800490e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d005      	beq.n	8004668 <HAL_SPI_TransmitReceive+0x82>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d002      	beq.n	8004668 <HAL_SPI_TransmitReceive+0x82>
 8004662:	887b      	ldrh	r3, [r7, #2]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d103      	bne.n	8004670 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800466e:	e14e      	b.n	800490e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004676:	b2db      	uxtb	r3, r3
 8004678:	2b04      	cmp	r3, #4
 800467a:	d003      	beq.n	8004684 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2205      	movs	r2, #5
 8004680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	887a      	ldrh	r2, [r7, #2]
 8004694:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	887a      	ldrh	r2, [r7, #2]
 800469a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	887a      	ldrh	r2, [r7, #2]
 80046a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	887a      	ldrh	r2, [r7, #2]
 80046ac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c4:	2b40      	cmp	r3, #64	; 0x40
 80046c6:	d007      	beq.n	80046d8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046e0:	d178      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <HAL_SPI_TransmitReceive+0x10a>
 80046ea:	8b7b      	ldrh	r3, [r7, #26]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d166      	bne.n	80047be <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f4:	881a      	ldrh	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004700:	1c9a      	adds	r2, r3, #2
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004714:	e053      	b.n	80047be <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b02      	cmp	r3, #2
 8004722:	d11b      	bne.n	800475c <HAL_SPI_TransmitReceive+0x176>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d016      	beq.n	800475c <HAL_SPI_TransmitReceive+0x176>
 800472e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004730:	2b01      	cmp	r3, #1
 8004732:	d113      	bne.n	800475c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004738:	881a      	ldrh	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004744:	1c9a      	adds	r2, r3, #2
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b01      	cmp	r3, #1
 8004768:	d119      	bne.n	800479e <HAL_SPI_TransmitReceive+0x1b8>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800476e:	b29b      	uxth	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	d014      	beq.n	800479e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477e:	b292      	uxth	r2, r2
 8004780:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004786:	1c9a      	adds	r2, r3, #2
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004790:	b29b      	uxth	r3, r3
 8004792:	3b01      	subs	r3, #1
 8004794:	b29a      	uxth	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800479a:	2301      	movs	r3, #1
 800479c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800479e:	f7fe f867 	bl	8002870 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d807      	bhi.n	80047be <HAL_SPI_TransmitReceive+0x1d8>
 80047ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d003      	beq.n	80047be <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047bc:	e0a7      	b.n	800490e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1a6      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x130>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1a1      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x130>
 80047d2:	e07c      	b.n	80048ce <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <HAL_SPI_TransmitReceive+0x1fc>
 80047dc:	8b7b      	ldrh	r3, [r7, #26]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d16b      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	330c      	adds	r3, #12
 80047ec:	7812      	ldrb	r2, [r2, #0]
 80047ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047fe:	b29b      	uxth	r3, r3
 8004800:	3b01      	subs	r3, #1
 8004802:	b29a      	uxth	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004808:	e057      	b.n	80048ba <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b02      	cmp	r3, #2
 8004816:	d11c      	bne.n	8004852 <HAL_SPI_TransmitReceive+0x26c>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d017      	beq.n	8004852 <HAL_SPI_TransmitReceive+0x26c>
 8004822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004824:	2b01      	cmp	r3, #1
 8004826:	d114      	bne.n	8004852 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	330c      	adds	r3, #12
 8004832:	7812      	ldrb	r2, [r2, #0]
 8004834:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483a:	1c5a      	adds	r2, r3, #1
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800484e:	2300      	movs	r3, #0
 8004850:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b01      	cmp	r3, #1
 800485e:	d119      	bne.n	8004894 <HAL_SPI_TransmitReceive+0x2ae>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004864:	b29b      	uxth	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d014      	beq.n	8004894 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004886:	b29b      	uxth	r3, r3
 8004888:	3b01      	subs	r3, #1
 800488a:	b29a      	uxth	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004890:	2301      	movs	r3, #1
 8004892:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004894:	f7fd ffec 	bl	8002870 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d803      	bhi.n	80048ac <HAL_SPI_TransmitReceive+0x2c6>
 80048a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048aa:	d102      	bne.n	80048b2 <HAL_SPI_TransmitReceive+0x2cc>
 80048ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d103      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80048b8:	e029      	b.n	800490e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048be:	b29b      	uxth	r3, r3
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1a2      	bne.n	800480a <HAL_SPI_TransmitReceive+0x224>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d19d      	bne.n	800480a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 f8b2 	bl	8004a3c <SPI_EndRxTxTransaction>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d006      	beq.n	80048ec <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80048ea:	e010      	b.n	800490e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10b      	bne.n	800490c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	e000      	b.n	800490e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800490c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800491e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004922:	4618      	mov	r0, r3
 8004924:	3730      	adds	r7, #48	; 0x30
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b088      	sub	sp, #32
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	603b      	str	r3, [r7, #0]
 8004938:	4613      	mov	r3, r2
 800493a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800493c:	f7fd ff98 	bl	8002870 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004944:	1a9b      	subs	r3, r3, r2
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	4413      	add	r3, r2
 800494a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800494c:	f7fd ff90 	bl	8002870 <HAL_GetTick>
 8004950:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004952:	4b39      	ldr	r3, [pc, #228]	; (8004a38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	015b      	lsls	r3, r3, #5
 8004958:	0d1b      	lsrs	r3, r3, #20
 800495a:	69fa      	ldr	r2, [r7, #28]
 800495c:	fb02 f303 	mul.w	r3, r2, r3
 8004960:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004962:	e054      	b.n	8004a0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496a:	d050      	beq.n	8004a0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800496c:	f7fd ff80 	bl	8002870 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	69fa      	ldr	r2, [r7, #28]
 8004978:	429a      	cmp	r2, r3
 800497a:	d902      	bls.n	8004982 <SPI_WaitFlagStateUntilTimeout+0x56>
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d13d      	bne.n	80049fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004990:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800499a:	d111      	bne.n	80049c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049a4:	d004      	beq.n	80049b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049ae:	d107      	bne.n	80049c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049c8:	d10f      	bne.n	80049ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e017      	b.n	8004a2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	4013      	ands	r3, r2
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	bf0c      	ite	eq
 8004a1e:	2301      	moveq	r3, #1
 8004a20:	2300      	movne	r3, #0
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	461a      	mov	r2, r3
 8004a26:	79fb      	ldrb	r3, [r7, #7]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d19b      	bne.n	8004964 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3720      	adds	r7, #32
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	20000008 	.word	0x20000008

08004a3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a48:	4b1b      	ldr	r3, [pc, #108]	; (8004ab8 <SPI_EndRxTxTransaction+0x7c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a1b      	ldr	r2, [pc, #108]	; (8004abc <SPI_EndRxTxTransaction+0x80>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	0d5b      	lsrs	r3, r3, #21
 8004a54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a58:	fb02 f303 	mul.w	r3, r2, r3
 8004a5c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a66:	d112      	bne.n	8004a8e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2180      	movs	r1, #128	; 0x80
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f7ff ff5a 	bl	800492c <SPI_WaitFlagStateUntilTimeout>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d016      	beq.n	8004aac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a82:	f043 0220 	orr.w	r2, r3, #32
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e00f      	b.n	8004aae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00a      	beq.n	8004aaa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	3b01      	subs	r3, #1
 8004a98:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa4:	2b80      	cmp	r3, #128	; 0x80
 8004aa6:	d0f2      	beq.n	8004a8e <SPI_EndRxTxTransaction+0x52>
 8004aa8:	e000      	b.n	8004aac <SPI_EndRxTxTransaction+0x70>
        break;
 8004aaa:	bf00      	nop
  }

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3718      	adds	r7, #24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	20000008 	.word	0x20000008
 8004abc:	165e9f81 	.word	0x165e9f81

08004ac0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e041      	b.n	8004b56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d106      	bne.n	8004aec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7fd fca0 	bl	800242c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2202      	movs	r2, #2
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3304      	adds	r3, #4
 8004afc:	4619      	mov	r1, r3
 8004afe:	4610      	mov	r0, r2
 8004b00:	f000 f9e4 	bl	8004ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b082      	sub	sp, #8
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e041      	b.n	8004bf4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d106      	bne.n	8004b8a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7fd fc03 	bl	8002390 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2202      	movs	r2, #2
 8004b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3304      	adds	r3, #4
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4610      	mov	r0, r2
 8004b9e:	f000 f995 	bl	8004ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3708      	adds	r7, #8
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e097      	b.n	8004d40 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d106      	bne.n	8004c2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7fd fb4b 	bl	80022c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6812      	ldr	r2, [r2, #0]
 8004c3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c40:	f023 0307 	bic.w	r3, r3, #7
 8004c44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	4619      	mov	r1, r3
 8004c50:	4610      	mov	r0, r2
 8004c52:	f000 f93b 	bl	8004ecc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c7e:	f023 0303 	bic.w	r3, r3, #3
 8004c82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	021b      	lsls	r3, r3, #8
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004c9c:	f023 030c 	bic.w	r3, r3, #12
 8004ca0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ca8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	68da      	ldr	r2, [r3, #12]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	011a      	lsls	r2, r3, #4
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	031b      	lsls	r3, r3, #12
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004cda:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004ce2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	695b      	ldr	r3, [r3, #20]
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3718      	adds	r7, #24
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d54:	2300      	movs	r3, #0
 8004d56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d101      	bne.n	8004d66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d62:	2302      	movs	r3, #2
 8004d64:	e0ae      	b.n	8004ec4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2b0c      	cmp	r3, #12
 8004d72:	f200 809f 	bhi.w	8004eb4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d76:	a201      	add	r2, pc, #4	; (adr r2, 8004d7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7c:	08004db1 	.word	0x08004db1
 8004d80:	08004eb5 	.word	0x08004eb5
 8004d84:	08004eb5 	.word	0x08004eb5
 8004d88:	08004eb5 	.word	0x08004eb5
 8004d8c:	08004df1 	.word	0x08004df1
 8004d90:	08004eb5 	.word	0x08004eb5
 8004d94:	08004eb5 	.word	0x08004eb5
 8004d98:	08004eb5 	.word	0x08004eb5
 8004d9c:	08004e33 	.word	0x08004e33
 8004da0:	08004eb5 	.word	0x08004eb5
 8004da4:	08004eb5 	.word	0x08004eb5
 8004da8:	08004eb5 	.word	0x08004eb5
 8004dac:	08004e73 	.word	0x08004e73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 f928 	bl	800500c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699a      	ldr	r2, [r3, #24]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0208 	orr.w	r2, r2, #8
 8004dca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699a      	ldr	r2, [r3, #24]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0204 	bic.w	r2, r2, #4
 8004dda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6999      	ldr	r1, [r3, #24]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	691a      	ldr	r2, [r3, #16]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	619a      	str	r2, [r3, #24]
      break;
 8004dee:	e064      	b.n	8004eba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68b9      	ldr	r1, [r7, #8]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 f978 	bl	80050ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699a      	ldr	r2, [r3, #24]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6999      	ldr	r1, [r3, #24]
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	021a      	lsls	r2, r3, #8
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	619a      	str	r2, [r3, #24]
      break;
 8004e30:	e043      	b.n	8004eba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 f9cd 	bl	80051d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69da      	ldr	r2, [r3, #28]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f042 0208 	orr.w	r2, r2, #8
 8004e4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69da      	ldr	r2, [r3, #28]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0204 	bic.w	r2, r2, #4
 8004e5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69d9      	ldr	r1, [r3, #28]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	691a      	ldr	r2, [r3, #16]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	61da      	str	r2, [r3, #28]
      break;
 8004e70:	e023      	b.n	8004eba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68b9      	ldr	r1, [r7, #8]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f000 fa21 	bl	80052c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	69da      	ldr	r2, [r3, #28]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69da      	ldr	r2, [r3, #28]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69d9      	ldr	r1, [r3, #28]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	021a      	lsls	r2, r3, #8
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	61da      	str	r2, [r3, #28]
      break;
 8004eb2:	e002      	b.n	8004eba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	75fb      	strb	r3, [r7, #23]
      break;
 8004eb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3718      	adds	r7, #24
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a40      	ldr	r2, [pc, #256]	; (8004fe0 <TIM_Base_SetConfig+0x114>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d013      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eea:	d00f      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a3d      	ldr	r2, [pc, #244]	; (8004fe4 <TIM_Base_SetConfig+0x118>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d00b      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a3c      	ldr	r2, [pc, #240]	; (8004fe8 <TIM_Base_SetConfig+0x11c>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d007      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a3b      	ldr	r2, [pc, #236]	; (8004fec <TIM_Base_SetConfig+0x120>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a3a      	ldr	r2, [pc, #232]	; (8004ff0 <TIM_Base_SetConfig+0x124>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d108      	bne.n	8004f1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a2f      	ldr	r2, [pc, #188]	; (8004fe0 <TIM_Base_SetConfig+0x114>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d02b      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f2c:	d027      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a2c      	ldr	r2, [pc, #176]	; (8004fe4 <TIM_Base_SetConfig+0x118>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d023      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a2b      	ldr	r2, [pc, #172]	; (8004fe8 <TIM_Base_SetConfig+0x11c>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d01f      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a2a      	ldr	r2, [pc, #168]	; (8004fec <TIM_Base_SetConfig+0x120>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d01b      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a29      	ldr	r2, [pc, #164]	; (8004ff0 <TIM_Base_SetConfig+0x124>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d017      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a28      	ldr	r2, [pc, #160]	; (8004ff4 <TIM_Base_SetConfig+0x128>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d013      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a27      	ldr	r2, [pc, #156]	; (8004ff8 <TIM_Base_SetConfig+0x12c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d00f      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a26      	ldr	r2, [pc, #152]	; (8004ffc <TIM_Base_SetConfig+0x130>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00b      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a25      	ldr	r2, [pc, #148]	; (8005000 <TIM_Base_SetConfig+0x134>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d007      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a24      	ldr	r2, [pc, #144]	; (8005004 <TIM_Base_SetConfig+0x138>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d003      	beq.n	8004f7e <TIM_Base_SetConfig+0xb2>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a23      	ldr	r2, [pc, #140]	; (8005008 <TIM_Base_SetConfig+0x13c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d108      	bne.n	8004f90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a0a      	ldr	r2, [pc, #40]	; (8004fe0 <TIM_Base_SetConfig+0x114>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <TIM_Base_SetConfig+0xf8>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a0c      	ldr	r2, [pc, #48]	; (8004ff0 <TIM_Base_SetConfig+0x124>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d103      	bne.n	8004fcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	615a      	str	r2, [r3, #20]
}
 8004fd2:	bf00      	nop
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40010400 	.word	0x40010400
 8004ff4:	40014000 	.word	0x40014000
 8004ff8:	40014400 	.word	0x40014400
 8004ffc:	40014800 	.word	0x40014800
 8005000:	40001800 	.word	0x40001800
 8005004:	40001c00 	.word	0x40001c00
 8005008:	40002000 	.word	0x40002000

0800500c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	f023 0201 	bic.w	r2, r3, #1
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800503a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 0303 	bic.w	r3, r3, #3
 8005042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f023 0302 	bic.w	r3, r3, #2
 8005054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	4313      	orrs	r3, r2
 800505e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a20      	ldr	r2, [pc, #128]	; (80050e4 <TIM_OC1_SetConfig+0xd8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d003      	beq.n	8005070 <TIM_OC1_SetConfig+0x64>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a1f      	ldr	r2, [pc, #124]	; (80050e8 <TIM_OC1_SetConfig+0xdc>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d10c      	bne.n	800508a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	f023 0308 	bic.w	r3, r3, #8
 8005076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	4313      	orrs	r3, r2
 8005080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f023 0304 	bic.w	r3, r3, #4
 8005088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a15      	ldr	r2, [pc, #84]	; (80050e4 <TIM_OC1_SetConfig+0xd8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d003      	beq.n	800509a <TIM_OC1_SetConfig+0x8e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a14      	ldr	r2, [pc, #80]	; (80050e8 <TIM_OC1_SetConfig+0xdc>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d111      	bne.n	80050be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	621a      	str	r2, [r3, #32]
}
 80050d8:	bf00      	nop
 80050da:	371c      	adds	r7, #28
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	40010000 	.word	0x40010000
 80050e8:	40010400 	.word	0x40010400

080050ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b087      	sub	sp, #28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	f023 0210 	bic.w	r2, r3, #16
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800511a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	021b      	lsls	r3, r3, #8
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	f023 0320 	bic.w	r3, r3, #32
 8005136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a22      	ldr	r2, [pc, #136]	; (80051d0 <TIM_OC2_SetConfig+0xe4>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d003      	beq.n	8005154 <TIM_OC2_SetConfig+0x68>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a21      	ldr	r2, [pc, #132]	; (80051d4 <TIM_OC2_SetConfig+0xe8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d10d      	bne.n	8005170 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800515a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800516e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a17      	ldr	r2, [pc, #92]	; (80051d0 <TIM_OC2_SetConfig+0xe4>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d003      	beq.n	8005180 <TIM_OC2_SetConfig+0x94>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a16      	ldr	r2, [pc, #88]	; (80051d4 <TIM_OC2_SetConfig+0xe8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d113      	bne.n	80051a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005186:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800518e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	4313      	orrs	r3, r2
 800519a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	621a      	str	r2, [r3, #32]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40010000 	.word	0x40010000
 80051d4:	40010400 	.word	0x40010400

080051d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f023 0303 	bic.w	r3, r3, #3
 800520e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4313      	orrs	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	021b      	lsls	r3, r3, #8
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	4313      	orrs	r3, r2
 800522c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a21      	ldr	r2, [pc, #132]	; (80052b8 <TIM_OC3_SetConfig+0xe0>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d003      	beq.n	800523e <TIM_OC3_SetConfig+0x66>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a20      	ldr	r2, [pc, #128]	; (80052bc <TIM_OC3_SetConfig+0xe4>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d10d      	bne.n	800525a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005244:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	021b      	lsls	r3, r3, #8
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005258:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a16      	ldr	r2, [pc, #88]	; (80052b8 <TIM_OC3_SetConfig+0xe0>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d003      	beq.n	800526a <TIM_OC3_SetConfig+0x92>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a15      	ldr	r2, [pc, #84]	; (80052bc <TIM_OC3_SetConfig+0xe4>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d113      	bne.n	8005292 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	011b      	lsls	r3, r3, #4
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	4313      	orrs	r3, r2
 8005284:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	011b      	lsls	r3, r3, #4
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	4313      	orrs	r3, r2
 8005290:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	621a      	str	r2, [r3, #32]
}
 80052ac:	bf00      	nop
 80052ae:	371c      	adds	r7, #28
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	40010000 	.word	0x40010000
 80052bc:	40010400 	.word	0x40010400

080052c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	021b      	lsls	r3, r3, #8
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800530a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	031b      	lsls	r3, r3, #12
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	4313      	orrs	r3, r2
 8005316:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a12      	ldr	r2, [pc, #72]	; (8005364 <TIM_OC4_SetConfig+0xa4>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d003      	beq.n	8005328 <TIM_OC4_SetConfig+0x68>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a11      	ldr	r2, [pc, #68]	; (8005368 <TIM_OC4_SetConfig+0xa8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d109      	bne.n	800533c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800532e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	019b      	lsls	r3, r3, #6
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	621a      	str	r2, [r3, #32]
}
 8005356:	bf00      	nop
 8005358:	371c      	adds	r7, #28
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	40010000 	.word	0x40010000
 8005368:	40010400 	.word	0x40010400

0800536c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800537c:	2b01      	cmp	r3, #1
 800537e:	d101      	bne.n	8005384 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005380:	2302      	movs	r3, #2
 8005382:	e05a      	b.n	800543a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a21      	ldr	r2, [pc, #132]	; (8005448 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d022      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d0:	d01d      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a1d      	ldr	r2, [pc, #116]	; (800544c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d018      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a1b      	ldr	r2, [pc, #108]	; (8005450 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d013      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a1a      	ldr	r2, [pc, #104]	; (8005454 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d00e      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a18      	ldr	r2, [pc, #96]	; (8005458 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d009      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a17      	ldr	r2, [pc, #92]	; (800545c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d004      	beq.n	800540e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a15      	ldr	r2, [pc, #84]	; (8005460 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d10c      	bne.n	8005428 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005414:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	4313      	orrs	r3, r2
 800541e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3714      	adds	r7, #20
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	40010000 	.word	0x40010000
 800544c:	40000400 	.word	0x40000400
 8005450:	40000800 	.word	0x40000800
 8005454:	40000c00 	.word	0x40000c00
 8005458:	40010400 	.word	0x40010400
 800545c:	40014000 	.word	0x40014000
 8005460:	40001800 	.word	0x40001800

08005464 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e03f      	b.n	80054f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d106      	bne.n	8005490 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7fd f89e 	bl	80025cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2224      	movs	r2, #36	; 0x24
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68da      	ldr	r2, [r3, #12]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 f829 	bl	8005500 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	695a      	ldr	r2, [r3, #20]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68da      	ldr	r2, [r3, #12]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3708      	adds	r7, #8
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
	...

08005500 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005504:	b0c0      	sub	sp, #256	; 0x100
 8005506:	af00      	add	r7, sp, #0
 8005508:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800550c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800551c:	68d9      	ldr	r1, [r3, #12]
 800551e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	ea40 0301 	orr.w	r3, r0, r1
 8005528:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800552a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800552e:	689a      	ldr	r2, [r3, #8]
 8005530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	431a      	orrs	r2, r3
 8005538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	431a      	orrs	r2, r3
 8005540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005558:	f021 010c 	bic.w	r1, r1, #12
 800555c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005566:	430b      	orrs	r3, r1
 8005568:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800556a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800557a:	6999      	ldr	r1, [r3, #24]
 800557c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	ea40 0301 	orr.w	r3, r0, r1
 8005586:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	4b8f      	ldr	r3, [pc, #572]	; (80057cc <UART_SetConfig+0x2cc>)
 8005590:	429a      	cmp	r2, r3
 8005592:	d005      	beq.n	80055a0 <UART_SetConfig+0xa0>
 8005594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	4b8d      	ldr	r3, [pc, #564]	; (80057d0 <UART_SetConfig+0x2d0>)
 800559c:	429a      	cmp	r2, r3
 800559e:	d104      	bne.n	80055aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055a0:	f7fe f97a 	bl	8003898 <HAL_RCC_GetPCLK2Freq>
 80055a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80055a8:	e003      	b.n	80055b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055aa:	f7fe f961 	bl	8003870 <HAL_RCC_GetPCLK1Freq>
 80055ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055b6:	69db      	ldr	r3, [r3, #28]
 80055b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055bc:	f040 810c 	bne.w	80057d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055c4:	2200      	movs	r2, #0
 80055c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80055ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80055ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80055d2:	4622      	mov	r2, r4
 80055d4:	462b      	mov	r3, r5
 80055d6:	1891      	adds	r1, r2, r2
 80055d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80055da:	415b      	adcs	r3, r3
 80055dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80055e2:	4621      	mov	r1, r4
 80055e4:	eb12 0801 	adds.w	r8, r2, r1
 80055e8:	4629      	mov	r1, r5
 80055ea:	eb43 0901 	adc.w	r9, r3, r1
 80055ee:	f04f 0200 	mov.w	r2, #0
 80055f2:	f04f 0300 	mov.w	r3, #0
 80055f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005602:	4690      	mov	r8, r2
 8005604:	4699      	mov	r9, r3
 8005606:	4623      	mov	r3, r4
 8005608:	eb18 0303 	adds.w	r3, r8, r3
 800560c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005610:	462b      	mov	r3, r5
 8005612:	eb49 0303 	adc.w	r3, r9, r3
 8005616:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800561a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005626:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800562a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800562e:	460b      	mov	r3, r1
 8005630:	18db      	adds	r3, r3, r3
 8005632:	653b      	str	r3, [r7, #80]	; 0x50
 8005634:	4613      	mov	r3, r2
 8005636:	eb42 0303 	adc.w	r3, r2, r3
 800563a:	657b      	str	r3, [r7, #84]	; 0x54
 800563c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005640:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005644:	f7fb fad0 	bl	8000be8 <__aeabi_uldivmod>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	4b61      	ldr	r3, [pc, #388]	; (80057d4 <UART_SetConfig+0x2d4>)
 800564e:	fba3 2302 	umull	r2, r3, r3, r2
 8005652:	095b      	lsrs	r3, r3, #5
 8005654:	011c      	lsls	r4, r3, #4
 8005656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800565a:	2200      	movs	r2, #0
 800565c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005660:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005664:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005668:	4642      	mov	r2, r8
 800566a:	464b      	mov	r3, r9
 800566c:	1891      	adds	r1, r2, r2
 800566e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005670:	415b      	adcs	r3, r3
 8005672:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005674:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005678:	4641      	mov	r1, r8
 800567a:	eb12 0a01 	adds.w	sl, r2, r1
 800567e:	4649      	mov	r1, r9
 8005680:	eb43 0b01 	adc.w	fp, r3, r1
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005690:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005694:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005698:	4692      	mov	sl, r2
 800569a:	469b      	mov	fp, r3
 800569c:	4643      	mov	r3, r8
 800569e:	eb1a 0303 	adds.w	r3, sl, r3
 80056a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80056a6:	464b      	mov	r3, r9
 80056a8:	eb4b 0303 	adc.w	r3, fp, r3
 80056ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80056b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80056c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80056c4:	460b      	mov	r3, r1
 80056c6:	18db      	adds	r3, r3, r3
 80056c8:	643b      	str	r3, [r7, #64]	; 0x40
 80056ca:	4613      	mov	r3, r2
 80056cc:	eb42 0303 	adc.w	r3, r2, r3
 80056d0:	647b      	str	r3, [r7, #68]	; 0x44
 80056d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80056d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80056da:	f7fb fa85 	bl	8000be8 <__aeabi_uldivmod>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4611      	mov	r1, r2
 80056e4:	4b3b      	ldr	r3, [pc, #236]	; (80057d4 <UART_SetConfig+0x2d4>)
 80056e6:	fba3 2301 	umull	r2, r3, r3, r1
 80056ea:	095b      	lsrs	r3, r3, #5
 80056ec:	2264      	movs	r2, #100	; 0x64
 80056ee:	fb02 f303 	mul.w	r3, r2, r3
 80056f2:	1acb      	subs	r3, r1, r3
 80056f4:	00db      	lsls	r3, r3, #3
 80056f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80056fa:	4b36      	ldr	r3, [pc, #216]	; (80057d4 <UART_SetConfig+0x2d4>)
 80056fc:	fba3 2302 	umull	r2, r3, r3, r2
 8005700:	095b      	lsrs	r3, r3, #5
 8005702:	005b      	lsls	r3, r3, #1
 8005704:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005708:	441c      	add	r4, r3
 800570a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800570e:	2200      	movs	r2, #0
 8005710:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005714:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005718:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800571c:	4642      	mov	r2, r8
 800571e:	464b      	mov	r3, r9
 8005720:	1891      	adds	r1, r2, r2
 8005722:	63b9      	str	r1, [r7, #56]	; 0x38
 8005724:	415b      	adcs	r3, r3
 8005726:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005728:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800572c:	4641      	mov	r1, r8
 800572e:	1851      	adds	r1, r2, r1
 8005730:	6339      	str	r1, [r7, #48]	; 0x30
 8005732:	4649      	mov	r1, r9
 8005734:	414b      	adcs	r3, r1
 8005736:	637b      	str	r3, [r7, #52]	; 0x34
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	f04f 0300 	mov.w	r3, #0
 8005740:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005744:	4659      	mov	r1, fp
 8005746:	00cb      	lsls	r3, r1, #3
 8005748:	4651      	mov	r1, sl
 800574a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800574e:	4651      	mov	r1, sl
 8005750:	00ca      	lsls	r2, r1, #3
 8005752:	4610      	mov	r0, r2
 8005754:	4619      	mov	r1, r3
 8005756:	4603      	mov	r3, r0
 8005758:	4642      	mov	r2, r8
 800575a:	189b      	adds	r3, r3, r2
 800575c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005760:	464b      	mov	r3, r9
 8005762:	460a      	mov	r2, r1
 8005764:	eb42 0303 	adc.w	r3, r2, r3
 8005768:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800576c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005778:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800577c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005780:	460b      	mov	r3, r1
 8005782:	18db      	adds	r3, r3, r3
 8005784:	62bb      	str	r3, [r7, #40]	; 0x28
 8005786:	4613      	mov	r3, r2
 8005788:	eb42 0303 	adc.w	r3, r2, r3
 800578c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800578e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005792:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005796:	f7fb fa27 	bl	8000be8 <__aeabi_uldivmod>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4b0d      	ldr	r3, [pc, #52]	; (80057d4 <UART_SetConfig+0x2d4>)
 80057a0:	fba3 1302 	umull	r1, r3, r3, r2
 80057a4:	095b      	lsrs	r3, r3, #5
 80057a6:	2164      	movs	r1, #100	; 0x64
 80057a8:	fb01 f303 	mul.w	r3, r1, r3
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	3332      	adds	r3, #50	; 0x32
 80057b2:	4a08      	ldr	r2, [pc, #32]	; (80057d4 <UART_SetConfig+0x2d4>)
 80057b4:	fba2 2303 	umull	r2, r3, r2, r3
 80057b8:	095b      	lsrs	r3, r3, #5
 80057ba:	f003 0207 	and.w	r2, r3, #7
 80057be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4422      	add	r2, r4
 80057c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057c8:	e105      	b.n	80059d6 <UART_SetConfig+0x4d6>
 80057ca:	bf00      	nop
 80057cc:	40011000 	.word	0x40011000
 80057d0:	40011400 	.word	0x40011400
 80057d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057dc:	2200      	movs	r2, #0
 80057de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80057e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80057e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80057ea:	4642      	mov	r2, r8
 80057ec:	464b      	mov	r3, r9
 80057ee:	1891      	adds	r1, r2, r2
 80057f0:	6239      	str	r1, [r7, #32]
 80057f2:	415b      	adcs	r3, r3
 80057f4:	627b      	str	r3, [r7, #36]	; 0x24
 80057f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057fa:	4641      	mov	r1, r8
 80057fc:	1854      	adds	r4, r2, r1
 80057fe:	4649      	mov	r1, r9
 8005800:	eb43 0501 	adc.w	r5, r3, r1
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	f04f 0300 	mov.w	r3, #0
 800580c:	00eb      	lsls	r3, r5, #3
 800580e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005812:	00e2      	lsls	r2, r4, #3
 8005814:	4614      	mov	r4, r2
 8005816:	461d      	mov	r5, r3
 8005818:	4643      	mov	r3, r8
 800581a:	18e3      	adds	r3, r4, r3
 800581c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005820:	464b      	mov	r3, r9
 8005822:	eb45 0303 	adc.w	r3, r5, r3
 8005826:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800582a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005836:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800583a:	f04f 0200 	mov.w	r2, #0
 800583e:	f04f 0300 	mov.w	r3, #0
 8005842:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005846:	4629      	mov	r1, r5
 8005848:	008b      	lsls	r3, r1, #2
 800584a:	4621      	mov	r1, r4
 800584c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005850:	4621      	mov	r1, r4
 8005852:	008a      	lsls	r2, r1, #2
 8005854:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005858:	f7fb f9c6 	bl	8000be8 <__aeabi_uldivmod>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4b60      	ldr	r3, [pc, #384]	; (80059e4 <UART_SetConfig+0x4e4>)
 8005862:	fba3 2302 	umull	r2, r3, r3, r2
 8005866:	095b      	lsrs	r3, r3, #5
 8005868:	011c      	lsls	r4, r3, #4
 800586a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800586e:	2200      	movs	r2, #0
 8005870:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005874:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005878:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800587c:	4642      	mov	r2, r8
 800587e:	464b      	mov	r3, r9
 8005880:	1891      	adds	r1, r2, r2
 8005882:	61b9      	str	r1, [r7, #24]
 8005884:	415b      	adcs	r3, r3
 8005886:	61fb      	str	r3, [r7, #28]
 8005888:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800588c:	4641      	mov	r1, r8
 800588e:	1851      	adds	r1, r2, r1
 8005890:	6139      	str	r1, [r7, #16]
 8005892:	4649      	mov	r1, r9
 8005894:	414b      	adcs	r3, r1
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	f04f 0200 	mov.w	r2, #0
 800589c:	f04f 0300 	mov.w	r3, #0
 80058a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058a4:	4659      	mov	r1, fp
 80058a6:	00cb      	lsls	r3, r1, #3
 80058a8:	4651      	mov	r1, sl
 80058aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058ae:	4651      	mov	r1, sl
 80058b0:	00ca      	lsls	r2, r1, #3
 80058b2:	4610      	mov	r0, r2
 80058b4:	4619      	mov	r1, r3
 80058b6:	4603      	mov	r3, r0
 80058b8:	4642      	mov	r2, r8
 80058ba:	189b      	adds	r3, r3, r2
 80058bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80058c0:	464b      	mov	r3, r9
 80058c2:	460a      	mov	r2, r1
 80058c4:	eb42 0303 	adc.w	r3, r2, r3
 80058c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80058cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80058d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80058d8:	f04f 0200 	mov.w	r2, #0
 80058dc:	f04f 0300 	mov.w	r3, #0
 80058e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80058e4:	4649      	mov	r1, r9
 80058e6:	008b      	lsls	r3, r1, #2
 80058e8:	4641      	mov	r1, r8
 80058ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058ee:	4641      	mov	r1, r8
 80058f0:	008a      	lsls	r2, r1, #2
 80058f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80058f6:	f7fb f977 	bl	8000be8 <__aeabi_uldivmod>
 80058fa:	4602      	mov	r2, r0
 80058fc:	460b      	mov	r3, r1
 80058fe:	4b39      	ldr	r3, [pc, #228]	; (80059e4 <UART_SetConfig+0x4e4>)
 8005900:	fba3 1302 	umull	r1, r3, r3, r2
 8005904:	095b      	lsrs	r3, r3, #5
 8005906:	2164      	movs	r1, #100	; 0x64
 8005908:	fb01 f303 	mul.w	r3, r1, r3
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	011b      	lsls	r3, r3, #4
 8005910:	3332      	adds	r3, #50	; 0x32
 8005912:	4a34      	ldr	r2, [pc, #208]	; (80059e4 <UART_SetConfig+0x4e4>)
 8005914:	fba2 2303 	umull	r2, r3, r2, r3
 8005918:	095b      	lsrs	r3, r3, #5
 800591a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800591e:	441c      	add	r4, r3
 8005920:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005924:	2200      	movs	r2, #0
 8005926:	673b      	str	r3, [r7, #112]	; 0x70
 8005928:	677a      	str	r2, [r7, #116]	; 0x74
 800592a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800592e:	4642      	mov	r2, r8
 8005930:	464b      	mov	r3, r9
 8005932:	1891      	adds	r1, r2, r2
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	415b      	adcs	r3, r3
 8005938:	60fb      	str	r3, [r7, #12]
 800593a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800593e:	4641      	mov	r1, r8
 8005940:	1851      	adds	r1, r2, r1
 8005942:	6039      	str	r1, [r7, #0]
 8005944:	4649      	mov	r1, r9
 8005946:	414b      	adcs	r3, r1
 8005948:	607b      	str	r3, [r7, #4]
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	f04f 0300 	mov.w	r3, #0
 8005952:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005956:	4659      	mov	r1, fp
 8005958:	00cb      	lsls	r3, r1, #3
 800595a:	4651      	mov	r1, sl
 800595c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005960:	4651      	mov	r1, sl
 8005962:	00ca      	lsls	r2, r1, #3
 8005964:	4610      	mov	r0, r2
 8005966:	4619      	mov	r1, r3
 8005968:	4603      	mov	r3, r0
 800596a:	4642      	mov	r2, r8
 800596c:	189b      	adds	r3, r3, r2
 800596e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005970:	464b      	mov	r3, r9
 8005972:	460a      	mov	r2, r1
 8005974:	eb42 0303 	adc.w	r3, r2, r3
 8005978:	66fb      	str	r3, [r7, #108]	; 0x6c
 800597a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	663b      	str	r3, [r7, #96]	; 0x60
 8005984:	667a      	str	r2, [r7, #100]	; 0x64
 8005986:	f04f 0200 	mov.w	r2, #0
 800598a:	f04f 0300 	mov.w	r3, #0
 800598e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005992:	4649      	mov	r1, r9
 8005994:	008b      	lsls	r3, r1, #2
 8005996:	4641      	mov	r1, r8
 8005998:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800599c:	4641      	mov	r1, r8
 800599e:	008a      	lsls	r2, r1, #2
 80059a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80059a4:	f7fb f920 	bl	8000be8 <__aeabi_uldivmod>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4b0d      	ldr	r3, [pc, #52]	; (80059e4 <UART_SetConfig+0x4e4>)
 80059ae:	fba3 1302 	umull	r1, r3, r3, r2
 80059b2:	095b      	lsrs	r3, r3, #5
 80059b4:	2164      	movs	r1, #100	; 0x64
 80059b6:	fb01 f303 	mul.w	r3, r1, r3
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	3332      	adds	r3, #50	; 0x32
 80059c0:	4a08      	ldr	r2, [pc, #32]	; (80059e4 <UART_SetConfig+0x4e4>)
 80059c2:	fba2 2303 	umull	r2, r3, r2, r3
 80059c6:	095b      	lsrs	r3, r3, #5
 80059c8:	f003 020f 	and.w	r2, r3, #15
 80059cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4422      	add	r2, r4
 80059d4:	609a      	str	r2, [r3, #8]
}
 80059d6:	bf00      	nop
 80059d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80059dc:	46bd      	mov	sp, r7
 80059de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059e2:	bf00      	nop
 80059e4:	51eb851f 	.word	0x51eb851f

080059e8 <__libc_init_array>:
 80059e8:	b570      	push	{r4, r5, r6, lr}
 80059ea:	4d0d      	ldr	r5, [pc, #52]	; (8005a20 <__libc_init_array+0x38>)
 80059ec:	4c0d      	ldr	r4, [pc, #52]	; (8005a24 <__libc_init_array+0x3c>)
 80059ee:	1b64      	subs	r4, r4, r5
 80059f0:	10a4      	asrs	r4, r4, #2
 80059f2:	2600      	movs	r6, #0
 80059f4:	42a6      	cmp	r6, r4
 80059f6:	d109      	bne.n	8005a0c <__libc_init_array+0x24>
 80059f8:	4d0b      	ldr	r5, [pc, #44]	; (8005a28 <__libc_init_array+0x40>)
 80059fa:	4c0c      	ldr	r4, [pc, #48]	; (8005a2c <__libc_init_array+0x44>)
 80059fc:	f002 fd88 	bl	8008510 <_init>
 8005a00:	1b64      	subs	r4, r4, r5
 8005a02:	10a4      	asrs	r4, r4, #2
 8005a04:	2600      	movs	r6, #0
 8005a06:	42a6      	cmp	r6, r4
 8005a08:	d105      	bne.n	8005a16 <__libc_init_array+0x2e>
 8005a0a:	bd70      	pop	{r4, r5, r6, pc}
 8005a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a10:	4798      	blx	r3
 8005a12:	3601      	adds	r6, #1
 8005a14:	e7ee      	b.n	80059f4 <__libc_init_array+0xc>
 8005a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a1a:	4798      	blx	r3
 8005a1c:	3601      	adds	r6, #1
 8005a1e:	e7f2      	b.n	8005a06 <__libc_init_array+0x1e>
 8005a20:	0800892c 	.word	0x0800892c
 8005a24:	0800892c 	.word	0x0800892c
 8005a28:	0800892c 	.word	0x0800892c
 8005a2c:	08008930 	.word	0x08008930

08005a30 <memset>:
 8005a30:	4402      	add	r2, r0
 8005a32:	4603      	mov	r3, r0
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d100      	bne.n	8005a3a <memset+0xa>
 8005a38:	4770      	bx	lr
 8005a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a3e:	e7f9      	b.n	8005a34 <memset+0x4>

08005a40 <__cvt>:
 8005a40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a44:	ec55 4b10 	vmov	r4, r5, d0
 8005a48:	2d00      	cmp	r5, #0
 8005a4a:	460e      	mov	r6, r1
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	462b      	mov	r3, r5
 8005a50:	bfbb      	ittet	lt
 8005a52:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005a56:	461d      	movlt	r5, r3
 8005a58:	2300      	movge	r3, #0
 8005a5a:	232d      	movlt	r3, #45	; 0x2d
 8005a5c:	700b      	strb	r3, [r1, #0]
 8005a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005a64:	4691      	mov	r9, r2
 8005a66:	f023 0820 	bic.w	r8, r3, #32
 8005a6a:	bfbc      	itt	lt
 8005a6c:	4622      	movlt	r2, r4
 8005a6e:	4614      	movlt	r4, r2
 8005a70:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a74:	d005      	beq.n	8005a82 <__cvt+0x42>
 8005a76:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a7a:	d100      	bne.n	8005a7e <__cvt+0x3e>
 8005a7c:	3601      	adds	r6, #1
 8005a7e:	2102      	movs	r1, #2
 8005a80:	e000      	b.n	8005a84 <__cvt+0x44>
 8005a82:	2103      	movs	r1, #3
 8005a84:	ab03      	add	r3, sp, #12
 8005a86:	9301      	str	r3, [sp, #4]
 8005a88:	ab02      	add	r3, sp, #8
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	ec45 4b10 	vmov	d0, r4, r5
 8005a90:	4653      	mov	r3, sl
 8005a92:	4632      	mov	r2, r6
 8005a94:	f000 fccc 	bl	8006430 <_dtoa_r>
 8005a98:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a9c:	4607      	mov	r7, r0
 8005a9e:	d102      	bne.n	8005aa6 <__cvt+0x66>
 8005aa0:	f019 0f01 	tst.w	r9, #1
 8005aa4:	d022      	beq.n	8005aec <__cvt+0xac>
 8005aa6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005aaa:	eb07 0906 	add.w	r9, r7, r6
 8005aae:	d110      	bne.n	8005ad2 <__cvt+0x92>
 8005ab0:	783b      	ldrb	r3, [r7, #0]
 8005ab2:	2b30      	cmp	r3, #48	; 0x30
 8005ab4:	d10a      	bne.n	8005acc <__cvt+0x8c>
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	2300      	movs	r3, #0
 8005aba:	4620      	mov	r0, r4
 8005abc:	4629      	mov	r1, r5
 8005abe:	f7fb f823 	bl	8000b08 <__aeabi_dcmpeq>
 8005ac2:	b918      	cbnz	r0, 8005acc <__cvt+0x8c>
 8005ac4:	f1c6 0601 	rsb	r6, r6, #1
 8005ac8:	f8ca 6000 	str.w	r6, [sl]
 8005acc:	f8da 3000 	ldr.w	r3, [sl]
 8005ad0:	4499      	add	r9, r3
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	4629      	mov	r1, r5
 8005ada:	f7fb f815 	bl	8000b08 <__aeabi_dcmpeq>
 8005ade:	b108      	cbz	r0, 8005ae4 <__cvt+0xa4>
 8005ae0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ae4:	2230      	movs	r2, #48	; 0x30
 8005ae6:	9b03      	ldr	r3, [sp, #12]
 8005ae8:	454b      	cmp	r3, r9
 8005aea:	d307      	bcc.n	8005afc <__cvt+0xbc>
 8005aec:	9b03      	ldr	r3, [sp, #12]
 8005aee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005af0:	1bdb      	subs	r3, r3, r7
 8005af2:	4638      	mov	r0, r7
 8005af4:	6013      	str	r3, [r2, #0]
 8005af6:	b004      	add	sp, #16
 8005af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005afc:	1c59      	adds	r1, r3, #1
 8005afe:	9103      	str	r1, [sp, #12]
 8005b00:	701a      	strb	r2, [r3, #0]
 8005b02:	e7f0      	b.n	8005ae6 <__cvt+0xa6>

08005b04 <__exponent>:
 8005b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b06:	4603      	mov	r3, r0
 8005b08:	2900      	cmp	r1, #0
 8005b0a:	bfb8      	it	lt
 8005b0c:	4249      	neglt	r1, r1
 8005b0e:	f803 2b02 	strb.w	r2, [r3], #2
 8005b12:	bfb4      	ite	lt
 8005b14:	222d      	movlt	r2, #45	; 0x2d
 8005b16:	222b      	movge	r2, #43	; 0x2b
 8005b18:	2909      	cmp	r1, #9
 8005b1a:	7042      	strb	r2, [r0, #1]
 8005b1c:	dd2a      	ble.n	8005b74 <__exponent+0x70>
 8005b1e:	f10d 0407 	add.w	r4, sp, #7
 8005b22:	46a4      	mov	ip, r4
 8005b24:	270a      	movs	r7, #10
 8005b26:	46a6      	mov	lr, r4
 8005b28:	460a      	mov	r2, r1
 8005b2a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b2e:	fb07 1516 	mls	r5, r7, r6, r1
 8005b32:	3530      	adds	r5, #48	; 0x30
 8005b34:	2a63      	cmp	r2, #99	; 0x63
 8005b36:	f104 34ff 	add.w	r4, r4, #4294967295
 8005b3a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b3e:	4631      	mov	r1, r6
 8005b40:	dcf1      	bgt.n	8005b26 <__exponent+0x22>
 8005b42:	3130      	adds	r1, #48	; 0x30
 8005b44:	f1ae 0502 	sub.w	r5, lr, #2
 8005b48:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b4c:	1c44      	adds	r4, r0, #1
 8005b4e:	4629      	mov	r1, r5
 8005b50:	4561      	cmp	r1, ip
 8005b52:	d30a      	bcc.n	8005b6a <__exponent+0x66>
 8005b54:	f10d 0209 	add.w	r2, sp, #9
 8005b58:	eba2 020e 	sub.w	r2, r2, lr
 8005b5c:	4565      	cmp	r5, ip
 8005b5e:	bf88      	it	hi
 8005b60:	2200      	movhi	r2, #0
 8005b62:	4413      	add	r3, r2
 8005b64:	1a18      	subs	r0, r3, r0
 8005b66:	b003      	add	sp, #12
 8005b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b6e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005b72:	e7ed      	b.n	8005b50 <__exponent+0x4c>
 8005b74:	2330      	movs	r3, #48	; 0x30
 8005b76:	3130      	adds	r1, #48	; 0x30
 8005b78:	7083      	strb	r3, [r0, #2]
 8005b7a:	70c1      	strb	r1, [r0, #3]
 8005b7c:	1d03      	adds	r3, r0, #4
 8005b7e:	e7f1      	b.n	8005b64 <__exponent+0x60>

08005b80 <_printf_float>:
 8005b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b84:	ed2d 8b02 	vpush	{d8}
 8005b88:	b08d      	sub	sp, #52	; 0x34
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005b90:	4616      	mov	r6, r2
 8005b92:	461f      	mov	r7, r3
 8005b94:	4605      	mov	r5, r0
 8005b96:	f001 fa39 	bl	800700c <_localeconv_r>
 8005b9a:	f8d0 a000 	ldr.w	sl, [r0]
 8005b9e:	4650      	mov	r0, sl
 8005ba0:	f7fa fb36 	bl	8000210 <strlen>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	9305      	str	r3, [sp, #20]
 8005bac:	f8d8 3000 	ldr.w	r3, [r8]
 8005bb0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005bb4:	3307      	adds	r3, #7
 8005bb6:	f023 0307 	bic.w	r3, r3, #7
 8005bba:	f103 0208 	add.w	r2, r3, #8
 8005bbe:	f8c8 2000 	str.w	r2, [r8]
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005bca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005bce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005bd2:	9307      	str	r3, [sp, #28]
 8005bd4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005bd8:	ee08 0a10 	vmov	s16, r0
 8005bdc:	4b9f      	ldr	r3, [pc, #636]	; (8005e5c <_printf_float+0x2dc>)
 8005bde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005be2:	f04f 32ff 	mov.w	r2, #4294967295
 8005be6:	f7fa ffc1 	bl	8000b6c <__aeabi_dcmpun>
 8005bea:	bb88      	cbnz	r0, 8005c50 <_printf_float+0xd0>
 8005bec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bf0:	4b9a      	ldr	r3, [pc, #616]	; (8005e5c <_printf_float+0x2dc>)
 8005bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8005bf6:	f7fa ff9b 	bl	8000b30 <__aeabi_dcmple>
 8005bfa:	bb48      	cbnz	r0, 8005c50 <_printf_float+0xd0>
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2300      	movs	r3, #0
 8005c00:	4640      	mov	r0, r8
 8005c02:	4649      	mov	r1, r9
 8005c04:	f7fa ff8a 	bl	8000b1c <__aeabi_dcmplt>
 8005c08:	b110      	cbz	r0, 8005c10 <_printf_float+0x90>
 8005c0a:	232d      	movs	r3, #45	; 0x2d
 8005c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c10:	4b93      	ldr	r3, [pc, #588]	; (8005e60 <_printf_float+0x2e0>)
 8005c12:	4894      	ldr	r0, [pc, #592]	; (8005e64 <_printf_float+0x2e4>)
 8005c14:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005c18:	bf94      	ite	ls
 8005c1a:	4698      	movls	r8, r3
 8005c1c:	4680      	movhi	r8, r0
 8005c1e:	2303      	movs	r3, #3
 8005c20:	6123      	str	r3, [r4, #16]
 8005c22:	9b05      	ldr	r3, [sp, #20]
 8005c24:	f023 0204 	bic.w	r2, r3, #4
 8005c28:	6022      	str	r2, [r4, #0]
 8005c2a:	f04f 0900 	mov.w	r9, #0
 8005c2e:	9700      	str	r7, [sp, #0]
 8005c30:	4633      	mov	r3, r6
 8005c32:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c34:	4621      	mov	r1, r4
 8005c36:	4628      	mov	r0, r5
 8005c38:	f000 f9d8 	bl	8005fec <_printf_common>
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	f040 8090 	bne.w	8005d62 <_printf_float+0x1e2>
 8005c42:	f04f 30ff 	mov.w	r0, #4294967295
 8005c46:	b00d      	add	sp, #52	; 0x34
 8005c48:	ecbd 8b02 	vpop	{d8}
 8005c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c50:	4642      	mov	r2, r8
 8005c52:	464b      	mov	r3, r9
 8005c54:	4640      	mov	r0, r8
 8005c56:	4649      	mov	r1, r9
 8005c58:	f7fa ff88 	bl	8000b6c <__aeabi_dcmpun>
 8005c5c:	b140      	cbz	r0, 8005c70 <_printf_float+0xf0>
 8005c5e:	464b      	mov	r3, r9
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	bfbc      	itt	lt
 8005c64:	232d      	movlt	r3, #45	; 0x2d
 8005c66:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c6a:	487f      	ldr	r0, [pc, #508]	; (8005e68 <_printf_float+0x2e8>)
 8005c6c:	4b7f      	ldr	r3, [pc, #508]	; (8005e6c <_printf_float+0x2ec>)
 8005c6e:	e7d1      	b.n	8005c14 <_printf_float+0x94>
 8005c70:	6863      	ldr	r3, [r4, #4]
 8005c72:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005c76:	9206      	str	r2, [sp, #24]
 8005c78:	1c5a      	adds	r2, r3, #1
 8005c7a:	d13f      	bne.n	8005cfc <_printf_float+0x17c>
 8005c7c:	2306      	movs	r3, #6
 8005c7e:	6063      	str	r3, [r4, #4]
 8005c80:	9b05      	ldr	r3, [sp, #20]
 8005c82:	6861      	ldr	r1, [r4, #4]
 8005c84:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005c88:	2300      	movs	r3, #0
 8005c8a:	9303      	str	r3, [sp, #12]
 8005c8c:	ab0a      	add	r3, sp, #40	; 0x28
 8005c8e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005c92:	ab09      	add	r3, sp, #36	; 0x24
 8005c94:	ec49 8b10 	vmov	d0, r8, r9
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	6022      	str	r2, [r4, #0]
 8005c9c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f7ff fecd 	bl	8005a40 <__cvt>
 8005ca6:	9b06      	ldr	r3, [sp, #24]
 8005ca8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005caa:	2b47      	cmp	r3, #71	; 0x47
 8005cac:	4680      	mov	r8, r0
 8005cae:	d108      	bne.n	8005cc2 <_printf_float+0x142>
 8005cb0:	1cc8      	adds	r0, r1, #3
 8005cb2:	db02      	blt.n	8005cba <_printf_float+0x13a>
 8005cb4:	6863      	ldr	r3, [r4, #4]
 8005cb6:	4299      	cmp	r1, r3
 8005cb8:	dd41      	ble.n	8005d3e <_printf_float+0x1be>
 8005cba:	f1ab 0b02 	sub.w	fp, fp, #2
 8005cbe:	fa5f fb8b 	uxtb.w	fp, fp
 8005cc2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005cc6:	d820      	bhi.n	8005d0a <_printf_float+0x18a>
 8005cc8:	3901      	subs	r1, #1
 8005cca:	465a      	mov	r2, fp
 8005ccc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005cd0:	9109      	str	r1, [sp, #36]	; 0x24
 8005cd2:	f7ff ff17 	bl	8005b04 <__exponent>
 8005cd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cd8:	1813      	adds	r3, r2, r0
 8005cda:	2a01      	cmp	r2, #1
 8005cdc:	4681      	mov	r9, r0
 8005cde:	6123      	str	r3, [r4, #16]
 8005ce0:	dc02      	bgt.n	8005ce8 <_printf_float+0x168>
 8005ce2:	6822      	ldr	r2, [r4, #0]
 8005ce4:	07d2      	lsls	r2, r2, #31
 8005ce6:	d501      	bpl.n	8005cec <_printf_float+0x16c>
 8005ce8:	3301      	adds	r3, #1
 8005cea:	6123      	str	r3, [r4, #16]
 8005cec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d09c      	beq.n	8005c2e <_printf_float+0xae>
 8005cf4:	232d      	movs	r3, #45	; 0x2d
 8005cf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cfa:	e798      	b.n	8005c2e <_printf_float+0xae>
 8005cfc:	9a06      	ldr	r2, [sp, #24]
 8005cfe:	2a47      	cmp	r2, #71	; 0x47
 8005d00:	d1be      	bne.n	8005c80 <_printf_float+0x100>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1bc      	bne.n	8005c80 <_printf_float+0x100>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e7b9      	b.n	8005c7e <_printf_float+0xfe>
 8005d0a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005d0e:	d118      	bne.n	8005d42 <_printf_float+0x1c2>
 8005d10:	2900      	cmp	r1, #0
 8005d12:	6863      	ldr	r3, [r4, #4]
 8005d14:	dd0b      	ble.n	8005d2e <_printf_float+0x1ae>
 8005d16:	6121      	str	r1, [r4, #16]
 8005d18:	b913      	cbnz	r3, 8005d20 <_printf_float+0x1a0>
 8005d1a:	6822      	ldr	r2, [r4, #0]
 8005d1c:	07d0      	lsls	r0, r2, #31
 8005d1e:	d502      	bpl.n	8005d26 <_printf_float+0x1a6>
 8005d20:	3301      	adds	r3, #1
 8005d22:	440b      	add	r3, r1
 8005d24:	6123      	str	r3, [r4, #16]
 8005d26:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d28:	f04f 0900 	mov.w	r9, #0
 8005d2c:	e7de      	b.n	8005cec <_printf_float+0x16c>
 8005d2e:	b913      	cbnz	r3, 8005d36 <_printf_float+0x1b6>
 8005d30:	6822      	ldr	r2, [r4, #0]
 8005d32:	07d2      	lsls	r2, r2, #31
 8005d34:	d501      	bpl.n	8005d3a <_printf_float+0x1ba>
 8005d36:	3302      	adds	r3, #2
 8005d38:	e7f4      	b.n	8005d24 <_printf_float+0x1a4>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e7f2      	b.n	8005d24 <_printf_float+0x1a4>
 8005d3e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d44:	4299      	cmp	r1, r3
 8005d46:	db05      	blt.n	8005d54 <_printf_float+0x1d4>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	6121      	str	r1, [r4, #16]
 8005d4c:	07d8      	lsls	r0, r3, #31
 8005d4e:	d5ea      	bpl.n	8005d26 <_printf_float+0x1a6>
 8005d50:	1c4b      	adds	r3, r1, #1
 8005d52:	e7e7      	b.n	8005d24 <_printf_float+0x1a4>
 8005d54:	2900      	cmp	r1, #0
 8005d56:	bfd4      	ite	le
 8005d58:	f1c1 0202 	rsble	r2, r1, #2
 8005d5c:	2201      	movgt	r2, #1
 8005d5e:	4413      	add	r3, r2
 8005d60:	e7e0      	b.n	8005d24 <_printf_float+0x1a4>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	055a      	lsls	r2, r3, #21
 8005d66:	d407      	bmi.n	8005d78 <_printf_float+0x1f8>
 8005d68:	6923      	ldr	r3, [r4, #16]
 8005d6a:	4642      	mov	r2, r8
 8005d6c:	4631      	mov	r1, r6
 8005d6e:	4628      	mov	r0, r5
 8005d70:	47b8      	blx	r7
 8005d72:	3001      	adds	r0, #1
 8005d74:	d12c      	bne.n	8005dd0 <_printf_float+0x250>
 8005d76:	e764      	b.n	8005c42 <_printf_float+0xc2>
 8005d78:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d7c:	f240 80e0 	bls.w	8005f40 <_printf_float+0x3c0>
 8005d80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d84:	2200      	movs	r2, #0
 8005d86:	2300      	movs	r3, #0
 8005d88:	f7fa febe 	bl	8000b08 <__aeabi_dcmpeq>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	d034      	beq.n	8005dfa <_printf_float+0x27a>
 8005d90:	4a37      	ldr	r2, [pc, #220]	; (8005e70 <_printf_float+0x2f0>)
 8005d92:	2301      	movs	r3, #1
 8005d94:	4631      	mov	r1, r6
 8005d96:	4628      	mov	r0, r5
 8005d98:	47b8      	blx	r7
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	f43f af51 	beq.w	8005c42 <_printf_float+0xc2>
 8005da0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005da4:	429a      	cmp	r2, r3
 8005da6:	db02      	blt.n	8005dae <_printf_float+0x22e>
 8005da8:	6823      	ldr	r3, [r4, #0]
 8005daa:	07d8      	lsls	r0, r3, #31
 8005dac:	d510      	bpl.n	8005dd0 <_printf_float+0x250>
 8005dae:	ee18 3a10 	vmov	r3, s16
 8005db2:	4652      	mov	r2, sl
 8005db4:	4631      	mov	r1, r6
 8005db6:	4628      	mov	r0, r5
 8005db8:	47b8      	blx	r7
 8005dba:	3001      	adds	r0, #1
 8005dbc:	f43f af41 	beq.w	8005c42 <_printf_float+0xc2>
 8005dc0:	f04f 0800 	mov.w	r8, #0
 8005dc4:	f104 091a 	add.w	r9, r4, #26
 8005dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	4543      	cmp	r3, r8
 8005dce:	dc09      	bgt.n	8005de4 <_printf_float+0x264>
 8005dd0:	6823      	ldr	r3, [r4, #0]
 8005dd2:	079b      	lsls	r3, r3, #30
 8005dd4:	f100 8105 	bmi.w	8005fe2 <_printf_float+0x462>
 8005dd8:	68e0      	ldr	r0, [r4, #12]
 8005dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ddc:	4298      	cmp	r0, r3
 8005dde:	bfb8      	it	lt
 8005de0:	4618      	movlt	r0, r3
 8005de2:	e730      	b.n	8005c46 <_printf_float+0xc6>
 8005de4:	2301      	movs	r3, #1
 8005de6:	464a      	mov	r2, r9
 8005de8:	4631      	mov	r1, r6
 8005dea:	4628      	mov	r0, r5
 8005dec:	47b8      	blx	r7
 8005dee:	3001      	adds	r0, #1
 8005df0:	f43f af27 	beq.w	8005c42 <_printf_float+0xc2>
 8005df4:	f108 0801 	add.w	r8, r8, #1
 8005df8:	e7e6      	b.n	8005dc8 <_printf_float+0x248>
 8005dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	dc39      	bgt.n	8005e74 <_printf_float+0x2f4>
 8005e00:	4a1b      	ldr	r2, [pc, #108]	; (8005e70 <_printf_float+0x2f0>)
 8005e02:	2301      	movs	r3, #1
 8005e04:	4631      	mov	r1, r6
 8005e06:	4628      	mov	r0, r5
 8005e08:	47b8      	blx	r7
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	f43f af19 	beq.w	8005c42 <_printf_float+0xc2>
 8005e10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e14:	4313      	orrs	r3, r2
 8005e16:	d102      	bne.n	8005e1e <_printf_float+0x29e>
 8005e18:	6823      	ldr	r3, [r4, #0]
 8005e1a:	07d9      	lsls	r1, r3, #31
 8005e1c:	d5d8      	bpl.n	8005dd0 <_printf_float+0x250>
 8005e1e:	ee18 3a10 	vmov	r3, s16
 8005e22:	4652      	mov	r2, sl
 8005e24:	4631      	mov	r1, r6
 8005e26:	4628      	mov	r0, r5
 8005e28:	47b8      	blx	r7
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	f43f af09 	beq.w	8005c42 <_printf_float+0xc2>
 8005e30:	f04f 0900 	mov.w	r9, #0
 8005e34:	f104 0a1a 	add.w	sl, r4, #26
 8005e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e3a:	425b      	negs	r3, r3
 8005e3c:	454b      	cmp	r3, r9
 8005e3e:	dc01      	bgt.n	8005e44 <_printf_float+0x2c4>
 8005e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e42:	e792      	b.n	8005d6a <_printf_float+0x1ea>
 8005e44:	2301      	movs	r3, #1
 8005e46:	4652      	mov	r2, sl
 8005e48:	4631      	mov	r1, r6
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	47b8      	blx	r7
 8005e4e:	3001      	adds	r0, #1
 8005e50:	f43f aef7 	beq.w	8005c42 <_printf_float+0xc2>
 8005e54:	f109 0901 	add.w	r9, r9, #1
 8005e58:	e7ee      	b.n	8005e38 <_printf_float+0x2b8>
 8005e5a:	bf00      	nop
 8005e5c:	7fefffff 	.word	0x7fefffff
 8005e60:	0800854c 	.word	0x0800854c
 8005e64:	08008550 	.word	0x08008550
 8005e68:	08008558 	.word	0x08008558
 8005e6c:	08008554 	.word	0x08008554
 8005e70:	0800855c 	.word	0x0800855c
 8005e74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	bfa8      	it	ge
 8005e7c:	461a      	movge	r2, r3
 8005e7e:	2a00      	cmp	r2, #0
 8005e80:	4691      	mov	r9, r2
 8005e82:	dc37      	bgt.n	8005ef4 <_printf_float+0x374>
 8005e84:	f04f 0b00 	mov.w	fp, #0
 8005e88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e8c:	f104 021a 	add.w	r2, r4, #26
 8005e90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e92:	9305      	str	r3, [sp, #20]
 8005e94:	eba3 0309 	sub.w	r3, r3, r9
 8005e98:	455b      	cmp	r3, fp
 8005e9a:	dc33      	bgt.n	8005f04 <_printf_float+0x384>
 8005e9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	db3b      	blt.n	8005f1c <_printf_float+0x39c>
 8005ea4:	6823      	ldr	r3, [r4, #0]
 8005ea6:	07da      	lsls	r2, r3, #31
 8005ea8:	d438      	bmi.n	8005f1c <_printf_float+0x39c>
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eac:	9a05      	ldr	r2, [sp, #20]
 8005eae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005eb0:	1a9a      	subs	r2, r3, r2
 8005eb2:	eba3 0901 	sub.w	r9, r3, r1
 8005eb6:	4591      	cmp	r9, r2
 8005eb8:	bfa8      	it	ge
 8005eba:	4691      	movge	r9, r2
 8005ebc:	f1b9 0f00 	cmp.w	r9, #0
 8005ec0:	dc35      	bgt.n	8005f2e <_printf_float+0x3ae>
 8005ec2:	f04f 0800 	mov.w	r8, #0
 8005ec6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005eca:	f104 0a1a 	add.w	sl, r4, #26
 8005ece:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ed2:	1a9b      	subs	r3, r3, r2
 8005ed4:	eba3 0309 	sub.w	r3, r3, r9
 8005ed8:	4543      	cmp	r3, r8
 8005eda:	f77f af79 	ble.w	8005dd0 <_printf_float+0x250>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	4652      	mov	r2, sl
 8005ee2:	4631      	mov	r1, r6
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	47b8      	blx	r7
 8005ee8:	3001      	adds	r0, #1
 8005eea:	f43f aeaa 	beq.w	8005c42 <_printf_float+0xc2>
 8005eee:	f108 0801 	add.w	r8, r8, #1
 8005ef2:	e7ec      	b.n	8005ece <_printf_float+0x34e>
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4642      	mov	r2, r8
 8005efa:	4628      	mov	r0, r5
 8005efc:	47b8      	blx	r7
 8005efe:	3001      	adds	r0, #1
 8005f00:	d1c0      	bne.n	8005e84 <_printf_float+0x304>
 8005f02:	e69e      	b.n	8005c42 <_printf_float+0xc2>
 8005f04:	2301      	movs	r3, #1
 8005f06:	4631      	mov	r1, r6
 8005f08:	4628      	mov	r0, r5
 8005f0a:	9205      	str	r2, [sp, #20]
 8005f0c:	47b8      	blx	r7
 8005f0e:	3001      	adds	r0, #1
 8005f10:	f43f ae97 	beq.w	8005c42 <_printf_float+0xc2>
 8005f14:	9a05      	ldr	r2, [sp, #20]
 8005f16:	f10b 0b01 	add.w	fp, fp, #1
 8005f1a:	e7b9      	b.n	8005e90 <_printf_float+0x310>
 8005f1c:	ee18 3a10 	vmov	r3, s16
 8005f20:	4652      	mov	r2, sl
 8005f22:	4631      	mov	r1, r6
 8005f24:	4628      	mov	r0, r5
 8005f26:	47b8      	blx	r7
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d1be      	bne.n	8005eaa <_printf_float+0x32a>
 8005f2c:	e689      	b.n	8005c42 <_printf_float+0xc2>
 8005f2e:	9a05      	ldr	r2, [sp, #20]
 8005f30:	464b      	mov	r3, r9
 8005f32:	4442      	add	r2, r8
 8005f34:	4631      	mov	r1, r6
 8005f36:	4628      	mov	r0, r5
 8005f38:	47b8      	blx	r7
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d1c1      	bne.n	8005ec2 <_printf_float+0x342>
 8005f3e:	e680      	b.n	8005c42 <_printf_float+0xc2>
 8005f40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f42:	2a01      	cmp	r2, #1
 8005f44:	dc01      	bgt.n	8005f4a <_printf_float+0x3ca>
 8005f46:	07db      	lsls	r3, r3, #31
 8005f48:	d538      	bpl.n	8005fbc <_printf_float+0x43c>
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	4631      	mov	r1, r6
 8005f50:	4628      	mov	r0, r5
 8005f52:	47b8      	blx	r7
 8005f54:	3001      	adds	r0, #1
 8005f56:	f43f ae74 	beq.w	8005c42 <_printf_float+0xc2>
 8005f5a:	ee18 3a10 	vmov	r3, s16
 8005f5e:	4652      	mov	r2, sl
 8005f60:	4631      	mov	r1, r6
 8005f62:	4628      	mov	r0, r5
 8005f64:	47b8      	blx	r7
 8005f66:	3001      	adds	r0, #1
 8005f68:	f43f ae6b 	beq.w	8005c42 <_printf_float+0xc2>
 8005f6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f70:	2200      	movs	r2, #0
 8005f72:	2300      	movs	r3, #0
 8005f74:	f7fa fdc8 	bl	8000b08 <__aeabi_dcmpeq>
 8005f78:	b9d8      	cbnz	r0, 8005fb2 <_printf_float+0x432>
 8005f7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f7c:	f108 0201 	add.w	r2, r8, #1
 8005f80:	3b01      	subs	r3, #1
 8005f82:	4631      	mov	r1, r6
 8005f84:	4628      	mov	r0, r5
 8005f86:	47b8      	blx	r7
 8005f88:	3001      	adds	r0, #1
 8005f8a:	d10e      	bne.n	8005faa <_printf_float+0x42a>
 8005f8c:	e659      	b.n	8005c42 <_printf_float+0xc2>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	4652      	mov	r2, sl
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	47b8      	blx	r7
 8005f98:	3001      	adds	r0, #1
 8005f9a:	f43f ae52 	beq.w	8005c42 <_printf_float+0xc2>
 8005f9e:	f108 0801 	add.w	r8, r8, #1
 8005fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	4543      	cmp	r3, r8
 8005fa8:	dcf1      	bgt.n	8005f8e <_printf_float+0x40e>
 8005faa:	464b      	mov	r3, r9
 8005fac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005fb0:	e6dc      	b.n	8005d6c <_printf_float+0x1ec>
 8005fb2:	f04f 0800 	mov.w	r8, #0
 8005fb6:	f104 0a1a 	add.w	sl, r4, #26
 8005fba:	e7f2      	b.n	8005fa2 <_printf_float+0x422>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	4642      	mov	r2, r8
 8005fc0:	e7df      	b.n	8005f82 <_printf_float+0x402>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	464a      	mov	r2, r9
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4628      	mov	r0, r5
 8005fca:	47b8      	blx	r7
 8005fcc:	3001      	adds	r0, #1
 8005fce:	f43f ae38 	beq.w	8005c42 <_printf_float+0xc2>
 8005fd2:	f108 0801 	add.w	r8, r8, #1
 8005fd6:	68e3      	ldr	r3, [r4, #12]
 8005fd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fda:	1a5b      	subs	r3, r3, r1
 8005fdc:	4543      	cmp	r3, r8
 8005fde:	dcf0      	bgt.n	8005fc2 <_printf_float+0x442>
 8005fe0:	e6fa      	b.n	8005dd8 <_printf_float+0x258>
 8005fe2:	f04f 0800 	mov.w	r8, #0
 8005fe6:	f104 0919 	add.w	r9, r4, #25
 8005fea:	e7f4      	b.n	8005fd6 <_printf_float+0x456>

08005fec <_printf_common>:
 8005fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff0:	4616      	mov	r6, r2
 8005ff2:	4699      	mov	r9, r3
 8005ff4:	688a      	ldr	r2, [r1, #8]
 8005ff6:	690b      	ldr	r3, [r1, #16]
 8005ff8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	bfb8      	it	lt
 8006000:	4613      	movlt	r3, r2
 8006002:	6033      	str	r3, [r6, #0]
 8006004:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006008:	4607      	mov	r7, r0
 800600a:	460c      	mov	r4, r1
 800600c:	b10a      	cbz	r2, 8006012 <_printf_common+0x26>
 800600e:	3301      	adds	r3, #1
 8006010:	6033      	str	r3, [r6, #0]
 8006012:	6823      	ldr	r3, [r4, #0]
 8006014:	0699      	lsls	r1, r3, #26
 8006016:	bf42      	ittt	mi
 8006018:	6833      	ldrmi	r3, [r6, #0]
 800601a:	3302      	addmi	r3, #2
 800601c:	6033      	strmi	r3, [r6, #0]
 800601e:	6825      	ldr	r5, [r4, #0]
 8006020:	f015 0506 	ands.w	r5, r5, #6
 8006024:	d106      	bne.n	8006034 <_printf_common+0x48>
 8006026:	f104 0a19 	add.w	sl, r4, #25
 800602a:	68e3      	ldr	r3, [r4, #12]
 800602c:	6832      	ldr	r2, [r6, #0]
 800602e:	1a9b      	subs	r3, r3, r2
 8006030:	42ab      	cmp	r3, r5
 8006032:	dc26      	bgt.n	8006082 <_printf_common+0x96>
 8006034:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006038:	1e13      	subs	r3, r2, #0
 800603a:	6822      	ldr	r2, [r4, #0]
 800603c:	bf18      	it	ne
 800603e:	2301      	movne	r3, #1
 8006040:	0692      	lsls	r2, r2, #26
 8006042:	d42b      	bmi.n	800609c <_printf_common+0xb0>
 8006044:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006048:	4649      	mov	r1, r9
 800604a:	4638      	mov	r0, r7
 800604c:	47c0      	blx	r8
 800604e:	3001      	adds	r0, #1
 8006050:	d01e      	beq.n	8006090 <_printf_common+0xa4>
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	68e5      	ldr	r5, [r4, #12]
 8006056:	6832      	ldr	r2, [r6, #0]
 8006058:	f003 0306 	and.w	r3, r3, #6
 800605c:	2b04      	cmp	r3, #4
 800605e:	bf08      	it	eq
 8006060:	1aad      	subeq	r5, r5, r2
 8006062:	68a3      	ldr	r3, [r4, #8]
 8006064:	6922      	ldr	r2, [r4, #16]
 8006066:	bf0c      	ite	eq
 8006068:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800606c:	2500      	movne	r5, #0
 800606e:	4293      	cmp	r3, r2
 8006070:	bfc4      	itt	gt
 8006072:	1a9b      	subgt	r3, r3, r2
 8006074:	18ed      	addgt	r5, r5, r3
 8006076:	2600      	movs	r6, #0
 8006078:	341a      	adds	r4, #26
 800607a:	42b5      	cmp	r5, r6
 800607c:	d11a      	bne.n	80060b4 <_printf_common+0xc8>
 800607e:	2000      	movs	r0, #0
 8006080:	e008      	b.n	8006094 <_printf_common+0xa8>
 8006082:	2301      	movs	r3, #1
 8006084:	4652      	mov	r2, sl
 8006086:	4649      	mov	r1, r9
 8006088:	4638      	mov	r0, r7
 800608a:	47c0      	blx	r8
 800608c:	3001      	adds	r0, #1
 800608e:	d103      	bne.n	8006098 <_printf_common+0xac>
 8006090:	f04f 30ff 	mov.w	r0, #4294967295
 8006094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006098:	3501      	adds	r5, #1
 800609a:	e7c6      	b.n	800602a <_printf_common+0x3e>
 800609c:	18e1      	adds	r1, r4, r3
 800609e:	1c5a      	adds	r2, r3, #1
 80060a0:	2030      	movs	r0, #48	; 0x30
 80060a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060a6:	4422      	add	r2, r4
 80060a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060b0:	3302      	adds	r3, #2
 80060b2:	e7c7      	b.n	8006044 <_printf_common+0x58>
 80060b4:	2301      	movs	r3, #1
 80060b6:	4622      	mov	r2, r4
 80060b8:	4649      	mov	r1, r9
 80060ba:	4638      	mov	r0, r7
 80060bc:	47c0      	blx	r8
 80060be:	3001      	adds	r0, #1
 80060c0:	d0e6      	beq.n	8006090 <_printf_common+0xa4>
 80060c2:	3601      	adds	r6, #1
 80060c4:	e7d9      	b.n	800607a <_printf_common+0x8e>
	...

080060c8 <_printf_i>:
 80060c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060cc:	7e0f      	ldrb	r7, [r1, #24]
 80060ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060d0:	2f78      	cmp	r7, #120	; 0x78
 80060d2:	4691      	mov	r9, r2
 80060d4:	4680      	mov	r8, r0
 80060d6:	460c      	mov	r4, r1
 80060d8:	469a      	mov	sl, r3
 80060da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060de:	d807      	bhi.n	80060f0 <_printf_i+0x28>
 80060e0:	2f62      	cmp	r7, #98	; 0x62
 80060e2:	d80a      	bhi.n	80060fa <_printf_i+0x32>
 80060e4:	2f00      	cmp	r7, #0
 80060e6:	f000 80d8 	beq.w	800629a <_printf_i+0x1d2>
 80060ea:	2f58      	cmp	r7, #88	; 0x58
 80060ec:	f000 80a3 	beq.w	8006236 <_printf_i+0x16e>
 80060f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060f8:	e03a      	b.n	8006170 <_printf_i+0xa8>
 80060fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060fe:	2b15      	cmp	r3, #21
 8006100:	d8f6      	bhi.n	80060f0 <_printf_i+0x28>
 8006102:	a101      	add	r1, pc, #4	; (adr r1, 8006108 <_printf_i+0x40>)
 8006104:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006108:	08006161 	.word	0x08006161
 800610c:	08006175 	.word	0x08006175
 8006110:	080060f1 	.word	0x080060f1
 8006114:	080060f1 	.word	0x080060f1
 8006118:	080060f1 	.word	0x080060f1
 800611c:	080060f1 	.word	0x080060f1
 8006120:	08006175 	.word	0x08006175
 8006124:	080060f1 	.word	0x080060f1
 8006128:	080060f1 	.word	0x080060f1
 800612c:	080060f1 	.word	0x080060f1
 8006130:	080060f1 	.word	0x080060f1
 8006134:	08006281 	.word	0x08006281
 8006138:	080061a5 	.word	0x080061a5
 800613c:	08006263 	.word	0x08006263
 8006140:	080060f1 	.word	0x080060f1
 8006144:	080060f1 	.word	0x080060f1
 8006148:	080062a3 	.word	0x080062a3
 800614c:	080060f1 	.word	0x080060f1
 8006150:	080061a5 	.word	0x080061a5
 8006154:	080060f1 	.word	0x080060f1
 8006158:	080060f1 	.word	0x080060f1
 800615c:	0800626b 	.word	0x0800626b
 8006160:	682b      	ldr	r3, [r5, #0]
 8006162:	1d1a      	adds	r2, r3, #4
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	602a      	str	r2, [r5, #0]
 8006168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800616c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006170:	2301      	movs	r3, #1
 8006172:	e0a3      	b.n	80062bc <_printf_i+0x1f4>
 8006174:	6820      	ldr	r0, [r4, #0]
 8006176:	6829      	ldr	r1, [r5, #0]
 8006178:	0606      	lsls	r6, r0, #24
 800617a:	f101 0304 	add.w	r3, r1, #4
 800617e:	d50a      	bpl.n	8006196 <_printf_i+0xce>
 8006180:	680e      	ldr	r6, [r1, #0]
 8006182:	602b      	str	r3, [r5, #0]
 8006184:	2e00      	cmp	r6, #0
 8006186:	da03      	bge.n	8006190 <_printf_i+0xc8>
 8006188:	232d      	movs	r3, #45	; 0x2d
 800618a:	4276      	negs	r6, r6
 800618c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006190:	485e      	ldr	r0, [pc, #376]	; (800630c <_printf_i+0x244>)
 8006192:	230a      	movs	r3, #10
 8006194:	e019      	b.n	80061ca <_printf_i+0x102>
 8006196:	680e      	ldr	r6, [r1, #0]
 8006198:	602b      	str	r3, [r5, #0]
 800619a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800619e:	bf18      	it	ne
 80061a0:	b236      	sxthne	r6, r6
 80061a2:	e7ef      	b.n	8006184 <_printf_i+0xbc>
 80061a4:	682b      	ldr	r3, [r5, #0]
 80061a6:	6820      	ldr	r0, [r4, #0]
 80061a8:	1d19      	adds	r1, r3, #4
 80061aa:	6029      	str	r1, [r5, #0]
 80061ac:	0601      	lsls	r1, r0, #24
 80061ae:	d501      	bpl.n	80061b4 <_printf_i+0xec>
 80061b0:	681e      	ldr	r6, [r3, #0]
 80061b2:	e002      	b.n	80061ba <_printf_i+0xf2>
 80061b4:	0646      	lsls	r6, r0, #25
 80061b6:	d5fb      	bpl.n	80061b0 <_printf_i+0xe8>
 80061b8:	881e      	ldrh	r6, [r3, #0]
 80061ba:	4854      	ldr	r0, [pc, #336]	; (800630c <_printf_i+0x244>)
 80061bc:	2f6f      	cmp	r7, #111	; 0x6f
 80061be:	bf0c      	ite	eq
 80061c0:	2308      	moveq	r3, #8
 80061c2:	230a      	movne	r3, #10
 80061c4:	2100      	movs	r1, #0
 80061c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061ca:	6865      	ldr	r5, [r4, #4]
 80061cc:	60a5      	str	r5, [r4, #8]
 80061ce:	2d00      	cmp	r5, #0
 80061d0:	bfa2      	ittt	ge
 80061d2:	6821      	ldrge	r1, [r4, #0]
 80061d4:	f021 0104 	bicge.w	r1, r1, #4
 80061d8:	6021      	strge	r1, [r4, #0]
 80061da:	b90e      	cbnz	r6, 80061e0 <_printf_i+0x118>
 80061dc:	2d00      	cmp	r5, #0
 80061de:	d04d      	beq.n	800627c <_printf_i+0x1b4>
 80061e0:	4615      	mov	r5, r2
 80061e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80061e6:	fb03 6711 	mls	r7, r3, r1, r6
 80061ea:	5dc7      	ldrb	r7, [r0, r7]
 80061ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061f0:	4637      	mov	r7, r6
 80061f2:	42bb      	cmp	r3, r7
 80061f4:	460e      	mov	r6, r1
 80061f6:	d9f4      	bls.n	80061e2 <_printf_i+0x11a>
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d10b      	bne.n	8006214 <_printf_i+0x14c>
 80061fc:	6823      	ldr	r3, [r4, #0]
 80061fe:	07de      	lsls	r6, r3, #31
 8006200:	d508      	bpl.n	8006214 <_printf_i+0x14c>
 8006202:	6923      	ldr	r3, [r4, #16]
 8006204:	6861      	ldr	r1, [r4, #4]
 8006206:	4299      	cmp	r1, r3
 8006208:	bfde      	ittt	le
 800620a:	2330      	movle	r3, #48	; 0x30
 800620c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006210:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006214:	1b52      	subs	r2, r2, r5
 8006216:	6122      	str	r2, [r4, #16]
 8006218:	f8cd a000 	str.w	sl, [sp]
 800621c:	464b      	mov	r3, r9
 800621e:	aa03      	add	r2, sp, #12
 8006220:	4621      	mov	r1, r4
 8006222:	4640      	mov	r0, r8
 8006224:	f7ff fee2 	bl	8005fec <_printf_common>
 8006228:	3001      	adds	r0, #1
 800622a:	d14c      	bne.n	80062c6 <_printf_i+0x1fe>
 800622c:	f04f 30ff 	mov.w	r0, #4294967295
 8006230:	b004      	add	sp, #16
 8006232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006236:	4835      	ldr	r0, [pc, #212]	; (800630c <_printf_i+0x244>)
 8006238:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800623c:	6829      	ldr	r1, [r5, #0]
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	f851 6b04 	ldr.w	r6, [r1], #4
 8006244:	6029      	str	r1, [r5, #0]
 8006246:	061d      	lsls	r5, r3, #24
 8006248:	d514      	bpl.n	8006274 <_printf_i+0x1ac>
 800624a:	07df      	lsls	r7, r3, #31
 800624c:	bf44      	itt	mi
 800624e:	f043 0320 	orrmi.w	r3, r3, #32
 8006252:	6023      	strmi	r3, [r4, #0]
 8006254:	b91e      	cbnz	r6, 800625e <_printf_i+0x196>
 8006256:	6823      	ldr	r3, [r4, #0]
 8006258:	f023 0320 	bic.w	r3, r3, #32
 800625c:	6023      	str	r3, [r4, #0]
 800625e:	2310      	movs	r3, #16
 8006260:	e7b0      	b.n	80061c4 <_printf_i+0xfc>
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	f043 0320 	orr.w	r3, r3, #32
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	2378      	movs	r3, #120	; 0x78
 800626c:	4828      	ldr	r0, [pc, #160]	; (8006310 <_printf_i+0x248>)
 800626e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006272:	e7e3      	b.n	800623c <_printf_i+0x174>
 8006274:	0659      	lsls	r1, r3, #25
 8006276:	bf48      	it	mi
 8006278:	b2b6      	uxthmi	r6, r6
 800627a:	e7e6      	b.n	800624a <_printf_i+0x182>
 800627c:	4615      	mov	r5, r2
 800627e:	e7bb      	b.n	80061f8 <_printf_i+0x130>
 8006280:	682b      	ldr	r3, [r5, #0]
 8006282:	6826      	ldr	r6, [r4, #0]
 8006284:	6961      	ldr	r1, [r4, #20]
 8006286:	1d18      	adds	r0, r3, #4
 8006288:	6028      	str	r0, [r5, #0]
 800628a:	0635      	lsls	r5, r6, #24
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	d501      	bpl.n	8006294 <_printf_i+0x1cc>
 8006290:	6019      	str	r1, [r3, #0]
 8006292:	e002      	b.n	800629a <_printf_i+0x1d2>
 8006294:	0670      	lsls	r0, r6, #25
 8006296:	d5fb      	bpl.n	8006290 <_printf_i+0x1c8>
 8006298:	8019      	strh	r1, [r3, #0]
 800629a:	2300      	movs	r3, #0
 800629c:	6123      	str	r3, [r4, #16]
 800629e:	4615      	mov	r5, r2
 80062a0:	e7ba      	b.n	8006218 <_printf_i+0x150>
 80062a2:	682b      	ldr	r3, [r5, #0]
 80062a4:	1d1a      	adds	r2, r3, #4
 80062a6:	602a      	str	r2, [r5, #0]
 80062a8:	681d      	ldr	r5, [r3, #0]
 80062aa:	6862      	ldr	r2, [r4, #4]
 80062ac:	2100      	movs	r1, #0
 80062ae:	4628      	mov	r0, r5
 80062b0:	f7f9 ffb6 	bl	8000220 <memchr>
 80062b4:	b108      	cbz	r0, 80062ba <_printf_i+0x1f2>
 80062b6:	1b40      	subs	r0, r0, r5
 80062b8:	6060      	str	r0, [r4, #4]
 80062ba:	6863      	ldr	r3, [r4, #4]
 80062bc:	6123      	str	r3, [r4, #16]
 80062be:	2300      	movs	r3, #0
 80062c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062c4:	e7a8      	b.n	8006218 <_printf_i+0x150>
 80062c6:	6923      	ldr	r3, [r4, #16]
 80062c8:	462a      	mov	r2, r5
 80062ca:	4649      	mov	r1, r9
 80062cc:	4640      	mov	r0, r8
 80062ce:	47d0      	blx	sl
 80062d0:	3001      	adds	r0, #1
 80062d2:	d0ab      	beq.n	800622c <_printf_i+0x164>
 80062d4:	6823      	ldr	r3, [r4, #0]
 80062d6:	079b      	lsls	r3, r3, #30
 80062d8:	d413      	bmi.n	8006302 <_printf_i+0x23a>
 80062da:	68e0      	ldr	r0, [r4, #12]
 80062dc:	9b03      	ldr	r3, [sp, #12]
 80062de:	4298      	cmp	r0, r3
 80062e0:	bfb8      	it	lt
 80062e2:	4618      	movlt	r0, r3
 80062e4:	e7a4      	b.n	8006230 <_printf_i+0x168>
 80062e6:	2301      	movs	r3, #1
 80062e8:	4632      	mov	r2, r6
 80062ea:	4649      	mov	r1, r9
 80062ec:	4640      	mov	r0, r8
 80062ee:	47d0      	blx	sl
 80062f0:	3001      	adds	r0, #1
 80062f2:	d09b      	beq.n	800622c <_printf_i+0x164>
 80062f4:	3501      	adds	r5, #1
 80062f6:	68e3      	ldr	r3, [r4, #12]
 80062f8:	9903      	ldr	r1, [sp, #12]
 80062fa:	1a5b      	subs	r3, r3, r1
 80062fc:	42ab      	cmp	r3, r5
 80062fe:	dcf2      	bgt.n	80062e6 <_printf_i+0x21e>
 8006300:	e7eb      	b.n	80062da <_printf_i+0x212>
 8006302:	2500      	movs	r5, #0
 8006304:	f104 0619 	add.w	r6, r4, #25
 8006308:	e7f5      	b.n	80062f6 <_printf_i+0x22e>
 800630a:	bf00      	nop
 800630c:	0800855e 	.word	0x0800855e
 8006310:	0800856f 	.word	0x0800856f

08006314 <quorem>:
 8006314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006318:	6903      	ldr	r3, [r0, #16]
 800631a:	690c      	ldr	r4, [r1, #16]
 800631c:	42a3      	cmp	r3, r4
 800631e:	4607      	mov	r7, r0
 8006320:	f2c0 8081 	blt.w	8006426 <quorem+0x112>
 8006324:	3c01      	subs	r4, #1
 8006326:	f101 0814 	add.w	r8, r1, #20
 800632a:	f100 0514 	add.w	r5, r0, #20
 800632e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006332:	9301      	str	r3, [sp, #4]
 8006334:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006338:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800633c:	3301      	adds	r3, #1
 800633e:	429a      	cmp	r2, r3
 8006340:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006344:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006348:	fbb2 f6f3 	udiv	r6, r2, r3
 800634c:	d331      	bcc.n	80063b2 <quorem+0x9e>
 800634e:	f04f 0e00 	mov.w	lr, #0
 8006352:	4640      	mov	r0, r8
 8006354:	46ac      	mov	ip, r5
 8006356:	46f2      	mov	sl, lr
 8006358:	f850 2b04 	ldr.w	r2, [r0], #4
 800635c:	b293      	uxth	r3, r2
 800635e:	fb06 e303 	mla	r3, r6, r3, lr
 8006362:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006366:	b29b      	uxth	r3, r3
 8006368:	ebaa 0303 	sub.w	r3, sl, r3
 800636c:	f8dc a000 	ldr.w	sl, [ip]
 8006370:	0c12      	lsrs	r2, r2, #16
 8006372:	fa13 f38a 	uxtah	r3, r3, sl
 8006376:	fb06 e202 	mla	r2, r6, r2, lr
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	9b00      	ldr	r3, [sp, #0]
 800637e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006382:	b292      	uxth	r2, r2
 8006384:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006388:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800638c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006390:	4581      	cmp	r9, r0
 8006392:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006396:	f84c 3b04 	str.w	r3, [ip], #4
 800639a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800639e:	d2db      	bcs.n	8006358 <quorem+0x44>
 80063a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80063a4:	b92b      	cbnz	r3, 80063b2 <quorem+0x9e>
 80063a6:	9b01      	ldr	r3, [sp, #4]
 80063a8:	3b04      	subs	r3, #4
 80063aa:	429d      	cmp	r5, r3
 80063ac:	461a      	mov	r2, r3
 80063ae:	d32e      	bcc.n	800640e <quorem+0xfa>
 80063b0:	613c      	str	r4, [r7, #16]
 80063b2:	4638      	mov	r0, r7
 80063b4:	f001 f8c6 	bl	8007544 <__mcmp>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	db24      	blt.n	8006406 <quorem+0xf2>
 80063bc:	3601      	adds	r6, #1
 80063be:	4628      	mov	r0, r5
 80063c0:	f04f 0c00 	mov.w	ip, #0
 80063c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80063c8:	f8d0 e000 	ldr.w	lr, [r0]
 80063cc:	b293      	uxth	r3, r2
 80063ce:	ebac 0303 	sub.w	r3, ip, r3
 80063d2:	0c12      	lsrs	r2, r2, #16
 80063d4:	fa13 f38e 	uxtah	r3, r3, lr
 80063d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063e6:	45c1      	cmp	r9, r8
 80063e8:	f840 3b04 	str.w	r3, [r0], #4
 80063ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063f0:	d2e8      	bcs.n	80063c4 <quorem+0xb0>
 80063f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063fa:	b922      	cbnz	r2, 8006406 <quorem+0xf2>
 80063fc:	3b04      	subs	r3, #4
 80063fe:	429d      	cmp	r5, r3
 8006400:	461a      	mov	r2, r3
 8006402:	d30a      	bcc.n	800641a <quorem+0x106>
 8006404:	613c      	str	r4, [r7, #16]
 8006406:	4630      	mov	r0, r6
 8006408:	b003      	add	sp, #12
 800640a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800640e:	6812      	ldr	r2, [r2, #0]
 8006410:	3b04      	subs	r3, #4
 8006412:	2a00      	cmp	r2, #0
 8006414:	d1cc      	bne.n	80063b0 <quorem+0x9c>
 8006416:	3c01      	subs	r4, #1
 8006418:	e7c7      	b.n	80063aa <quorem+0x96>
 800641a:	6812      	ldr	r2, [r2, #0]
 800641c:	3b04      	subs	r3, #4
 800641e:	2a00      	cmp	r2, #0
 8006420:	d1f0      	bne.n	8006404 <quorem+0xf0>
 8006422:	3c01      	subs	r4, #1
 8006424:	e7eb      	b.n	80063fe <quorem+0xea>
 8006426:	2000      	movs	r0, #0
 8006428:	e7ee      	b.n	8006408 <quorem+0xf4>
 800642a:	0000      	movs	r0, r0
 800642c:	0000      	movs	r0, r0
	...

08006430 <_dtoa_r>:
 8006430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006434:	ed2d 8b04 	vpush	{d8-d9}
 8006438:	ec57 6b10 	vmov	r6, r7, d0
 800643c:	b093      	sub	sp, #76	; 0x4c
 800643e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006440:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006444:	9106      	str	r1, [sp, #24]
 8006446:	ee10 aa10 	vmov	sl, s0
 800644a:	4604      	mov	r4, r0
 800644c:	9209      	str	r2, [sp, #36]	; 0x24
 800644e:	930c      	str	r3, [sp, #48]	; 0x30
 8006450:	46bb      	mov	fp, r7
 8006452:	b975      	cbnz	r5, 8006472 <_dtoa_r+0x42>
 8006454:	2010      	movs	r0, #16
 8006456:	f000 fddd 	bl	8007014 <malloc>
 800645a:	4602      	mov	r2, r0
 800645c:	6260      	str	r0, [r4, #36]	; 0x24
 800645e:	b920      	cbnz	r0, 800646a <_dtoa_r+0x3a>
 8006460:	4ba7      	ldr	r3, [pc, #668]	; (8006700 <_dtoa_r+0x2d0>)
 8006462:	21ea      	movs	r1, #234	; 0xea
 8006464:	48a7      	ldr	r0, [pc, #668]	; (8006704 <_dtoa_r+0x2d4>)
 8006466:	f001 fa75 	bl	8007954 <__assert_func>
 800646a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800646e:	6005      	str	r5, [r0, #0]
 8006470:	60c5      	str	r5, [r0, #12]
 8006472:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006474:	6819      	ldr	r1, [r3, #0]
 8006476:	b151      	cbz	r1, 800648e <_dtoa_r+0x5e>
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	604a      	str	r2, [r1, #4]
 800647c:	2301      	movs	r3, #1
 800647e:	4093      	lsls	r3, r2
 8006480:	608b      	str	r3, [r1, #8]
 8006482:	4620      	mov	r0, r4
 8006484:	f000 fe1c 	bl	80070c0 <_Bfree>
 8006488:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800648a:	2200      	movs	r2, #0
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	1e3b      	subs	r3, r7, #0
 8006490:	bfaa      	itet	ge
 8006492:	2300      	movge	r3, #0
 8006494:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006498:	f8c8 3000 	strge.w	r3, [r8]
 800649c:	4b9a      	ldr	r3, [pc, #616]	; (8006708 <_dtoa_r+0x2d8>)
 800649e:	bfbc      	itt	lt
 80064a0:	2201      	movlt	r2, #1
 80064a2:	f8c8 2000 	strlt.w	r2, [r8]
 80064a6:	ea33 030b 	bics.w	r3, r3, fp
 80064aa:	d11b      	bne.n	80064e4 <_dtoa_r+0xb4>
 80064ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80064b2:	6013      	str	r3, [r2, #0]
 80064b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064b8:	4333      	orrs	r3, r6
 80064ba:	f000 8592 	beq.w	8006fe2 <_dtoa_r+0xbb2>
 80064be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064c0:	b963      	cbnz	r3, 80064dc <_dtoa_r+0xac>
 80064c2:	4b92      	ldr	r3, [pc, #584]	; (800670c <_dtoa_r+0x2dc>)
 80064c4:	e022      	b.n	800650c <_dtoa_r+0xdc>
 80064c6:	4b92      	ldr	r3, [pc, #584]	; (8006710 <_dtoa_r+0x2e0>)
 80064c8:	9301      	str	r3, [sp, #4]
 80064ca:	3308      	adds	r3, #8
 80064cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	9801      	ldr	r0, [sp, #4]
 80064d2:	b013      	add	sp, #76	; 0x4c
 80064d4:	ecbd 8b04 	vpop	{d8-d9}
 80064d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064dc:	4b8b      	ldr	r3, [pc, #556]	; (800670c <_dtoa_r+0x2dc>)
 80064de:	9301      	str	r3, [sp, #4]
 80064e0:	3303      	adds	r3, #3
 80064e2:	e7f3      	b.n	80064cc <_dtoa_r+0x9c>
 80064e4:	2200      	movs	r2, #0
 80064e6:	2300      	movs	r3, #0
 80064e8:	4650      	mov	r0, sl
 80064ea:	4659      	mov	r1, fp
 80064ec:	f7fa fb0c 	bl	8000b08 <__aeabi_dcmpeq>
 80064f0:	ec4b ab19 	vmov	d9, sl, fp
 80064f4:	4680      	mov	r8, r0
 80064f6:	b158      	cbz	r0, 8006510 <_dtoa_r+0xe0>
 80064f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064fa:	2301      	movs	r3, #1
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 856b 	beq.w	8006fdc <_dtoa_r+0xbac>
 8006506:	4883      	ldr	r0, [pc, #524]	; (8006714 <_dtoa_r+0x2e4>)
 8006508:	6018      	str	r0, [r3, #0]
 800650a:	1e43      	subs	r3, r0, #1
 800650c:	9301      	str	r3, [sp, #4]
 800650e:	e7df      	b.n	80064d0 <_dtoa_r+0xa0>
 8006510:	ec4b ab10 	vmov	d0, sl, fp
 8006514:	aa10      	add	r2, sp, #64	; 0x40
 8006516:	a911      	add	r1, sp, #68	; 0x44
 8006518:	4620      	mov	r0, r4
 800651a:	f001 f8b9 	bl	8007690 <__d2b>
 800651e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006522:	ee08 0a10 	vmov	s16, r0
 8006526:	2d00      	cmp	r5, #0
 8006528:	f000 8084 	beq.w	8006634 <_dtoa_r+0x204>
 800652c:	ee19 3a90 	vmov	r3, s19
 8006530:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006534:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006538:	4656      	mov	r6, sl
 800653a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800653e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006542:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006546:	4b74      	ldr	r3, [pc, #464]	; (8006718 <_dtoa_r+0x2e8>)
 8006548:	2200      	movs	r2, #0
 800654a:	4630      	mov	r0, r6
 800654c:	4639      	mov	r1, r7
 800654e:	f7f9 febb 	bl	80002c8 <__aeabi_dsub>
 8006552:	a365      	add	r3, pc, #404	; (adr r3, 80066e8 <_dtoa_r+0x2b8>)
 8006554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006558:	f7fa f86e 	bl	8000638 <__aeabi_dmul>
 800655c:	a364      	add	r3, pc, #400	; (adr r3, 80066f0 <_dtoa_r+0x2c0>)
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	f7f9 feb3 	bl	80002cc <__adddf3>
 8006566:	4606      	mov	r6, r0
 8006568:	4628      	mov	r0, r5
 800656a:	460f      	mov	r7, r1
 800656c:	f7f9 fffa 	bl	8000564 <__aeabi_i2d>
 8006570:	a361      	add	r3, pc, #388	; (adr r3, 80066f8 <_dtoa_r+0x2c8>)
 8006572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006576:	f7fa f85f 	bl	8000638 <__aeabi_dmul>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	4630      	mov	r0, r6
 8006580:	4639      	mov	r1, r7
 8006582:	f7f9 fea3 	bl	80002cc <__adddf3>
 8006586:	4606      	mov	r6, r0
 8006588:	460f      	mov	r7, r1
 800658a:	f7fa fb05 	bl	8000b98 <__aeabi_d2iz>
 800658e:	2200      	movs	r2, #0
 8006590:	9000      	str	r0, [sp, #0]
 8006592:	2300      	movs	r3, #0
 8006594:	4630      	mov	r0, r6
 8006596:	4639      	mov	r1, r7
 8006598:	f7fa fac0 	bl	8000b1c <__aeabi_dcmplt>
 800659c:	b150      	cbz	r0, 80065b4 <_dtoa_r+0x184>
 800659e:	9800      	ldr	r0, [sp, #0]
 80065a0:	f7f9 ffe0 	bl	8000564 <__aeabi_i2d>
 80065a4:	4632      	mov	r2, r6
 80065a6:	463b      	mov	r3, r7
 80065a8:	f7fa faae 	bl	8000b08 <__aeabi_dcmpeq>
 80065ac:	b910      	cbnz	r0, 80065b4 <_dtoa_r+0x184>
 80065ae:	9b00      	ldr	r3, [sp, #0]
 80065b0:	3b01      	subs	r3, #1
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	9b00      	ldr	r3, [sp, #0]
 80065b6:	2b16      	cmp	r3, #22
 80065b8:	d85a      	bhi.n	8006670 <_dtoa_r+0x240>
 80065ba:	9a00      	ldr	r2, [sp, #0]
 80065bc:	4b57      	ldr	r3, [pc, #348]	; (800671c <_dtoa_r+0x2ec>)
 80065be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c6:	ec51 0b19 	vmov	r0, r1, d9
 80065ca:	f7fa faa7 	bl	8000b1c <__aeabi_dcmplt>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d050      	beq.n	8006674 <_dtoa_r+0x244>
 80065d2:	9b00      	ldr	r3, [sp, #0]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	2300      	movs	r3, #0
 80065da:	930b      	str	r3, [sp, #44]	; 0x2c
 80065dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065de:	1b5d      	subs	r5, r3, r5
 80065e0:	1e6b      	subs	r3, r5, #1
 80065e2:	9305      	str	r3, [sp, #20]
 80065e4:	bf45      	ittet	mi
 80065e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80065ea:	9304      	strmi	r3, [sp, #16]
 80065ec:	2300      	movpl	r3, #0
 80065ee:	2300      	movmi	r3, #0
 80065f0:	bf4c      	ite	mi
 80065f2:	9305      	strmi	r3, [sp, #20]
 80065f4:	9304      	strpl	r3, [sp, #16]
 80065f6:	9b00      	ldr	r3, [sp, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	db3d      	blt.n	8006678 <_dtoa_r+0x248>
 80065fc:	9b05      	ldr	r3, [sp, #20]
 80065fe:	9a00      	ldr	r2, [sp, #0]
 8006600:	920a      	str	r2, [sp, #40]	; 0x28
 8006602:	4413      	add	r3, r2
 8006604:	9305      	str	r3, [sp, #20]
 8006606:	2300      	movs	r3, #0
 8006608:	9307      	str	r3, [sp, #28]
 800660a:	9b06      	ldr	r3, [sp, #24]
 800660c:	2b09      	cmp	r3, #9
 800660e:	f200 8089 	bhi.w	8006724 <_dtoa_r+0x2f4>
 8006612:	2b05      	cmp	r3, #5
 8006614:	bfc4      	itt	gt
 8006616:	3b04      	subgt	r3, #4
 8006618:	9306      	strgt	r3, [sp, #24]
 800661a:	9b06      	ldr	r3, [sp, #24]
 800661c:	f1a3 0302 	sub.w	r3, r3, #2
 8006620:	bfcc      	ite	gt
 8006622:	2500      	movgt	r5, #0
 8006624:	2501      	movle	r5, #1
 8006626:	2b03      	cmp	r3, #3
 8006628:	f200 8087 	bhi.w	800673a <_dtoa_r+0x30a>
 800662c:	e8df f003 	tbb	[pc, r3]
 8006630:	59383a2d 	.word	0x59383a2d
 8006634:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006638:	441d      	add	r5, r3
 800663a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800663e:	2b20      	cmp	r3, #32
 8006640:	bfc1      	itttt	gt
 8006642:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006646:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800664a:	fa0b f303 	lslgt.w	r3, fp, r3
 800664e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006652:	bfda      	itte	le
 8006654:	f1c3 0320 	rsble	r3, r3, #32
 8006658:	fa06 f003 	lslle.w	r0, r6, r3
 800665c:	4318      	orrgt	r0, r3
 800665e:	f7f9 ff71 	bl	8000544 <__aeabi_ui2d>
 8006662:	2301      	movs	r3, #1
 8006664:	4606      	mov	r6, r0
 8006666:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800666a:	3d01      	subs	r5, #1
 800666c:	930e      	str	r3, [sp, #56]	; 0x38
 800666e:	e76a      	b.n	8006546 <_dtoa_r+0x116>
 8006670:	2301      	movs	r3, #1
 8006672:	e7b2      	b.n	80065da <_dtoa_r+0x1aa>
 8006674:	900b      	str	r0, [sp, #44]	; 0x2c
 8006676:	e7b1      	b.n	80065dc <_dtoa_r+0x1ac>
 8006678:	9b04      	ldr	r3, [sp, #16]
 800667a:	9a00      	ldr	r2, [sp, #0]
 800667c:	1a9b      	subs	r3, r3, r2
 800667e:	9304      	str	r3, [sp, #16]
 8006680:	4253      	negs	r3, r2
 8006682:	9307      	str	r3, [sp, #28]
 8006684:	2300      	movs	r3, #0
 8006686:	930a      	str	r3, [sp, #40]	; 0x28
 8006688:	e7bf      	b.n	800660a <_dtoa_r+0x1da>
 800668a:	2300      	movs	r3, #0
 800668c:	9308      	str	r3, [sp, #32]
 800668e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006690:	2b00      	cmp	r3, #0
 8006692:	dc55      	bgt.n	8006740 <_dtoa_r+0x310>
 8006694:	2301      	movs	r3, #1
 8006696:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800669a:	461a      	mov	r2, r3
 800669c:	9209      	str	r2, [sp, #36]	; 0x24
 800669e:	e00c      	b.n	80066ba <_dtoa_r+0x28a>
 80066a0:	2301      	movs	r3, #1
 80066a2:	e7f3      	b.n	800668c <_dtoa_r+0x25c>
 80066a4:	2300      	movs	r3, #0
 80066a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066a8:	9308      	str	r3, [sp, #32]
 80066aa:	9b00      	ldr	r3, [sp, #0]
 80066ac:	4413      	add	r3, r2
 80066ae:	9302      	str	r3, [sp, #8]
 80066b0:	3301      	adds	r3, #1
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	9303      	str	r3, [sp, #12]
 80066b6:	bfb8      	it	lt
 80066b8:	2301      	movlt	r3, #1
 80066ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80066bc:	2200      	movs	r2, #0
 80066be:	6042      	str	r2, [r0, #4]
 80066c0:	2204      	movs	r2, #4
 80066c2:	f102 0614 	add.w	r6, r2, #20
 80066c6:	429e      	cmp	r6, r3
 80066c8:	6841      	ldr	r1, [r0, #4]
 80066ca:	d93d      	bls.n	8006748 <_dtoa_r+0x318>
 80066cc:	4620      	mov	r0, r4
 80066ce:	f000 fcb7 	bl	8007040 <_Balloc>
 80066d2:	9001      	str	r0, [sp, #4]
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d13b      	bne.n	8006750 <_dtoa_r+0x320>
 80066d8:	4b11      	ldr	r3, [pc, #68]	; (8006720 <_dtoa_r+0x2f0>)
 80066da:	4602      	mov	r2, r0
 80066dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80066e0:	e6c0      	b.n	8006464 <_dtoa_r+0x34>
 80066e2:	2301      	movs	r3, #1
 80066e4:	e7df      	b.n	80066a6 <_dtoa_r+0x276>
 80066e6:	bf00      	nop
 80066e8:	636f4361 	.word	0x636f4361
 80066ec:	3fd287a7 	.word	0x3fd287a7
 80066f0:	8b60c8b3 	.word	0x8b60c8b3
 80066f4:	3fc68a28 	.word	0x3fc68a28
 80066f8:	509f79fb 	.word	0x509f79fb
 80066fc:	3fd34413 	.word	0x3fd34413
 8006700:	0800858d 	.word	0x0800858d
 8006704:	080085a4 	.word	0x080085a4
 8006708:	7ff00000 	.word	0x7ff00000
 800670c:	08008589 	.word	0x08008589
 8006710:	08008580 	.word	0x08008580
 8006714:	0800855d 	.word	0x0800855d
 8006718:	3ff80000 	.word	0x3ff80000
 800671c:	08008698 	.word	0x08008698
 8006720:	080085ff 	.word	0x080085ff
 8006724:	2501      	movs	r5, #1
 8006726:	2300      	movs	r3, #0
 8006728:	9306      	str	r3, [sp, #24]
 800672a:	9508      	str	r5, [sp, #32]
 800672c:	f04f 33ff 	mov.w	r3, #4294967295
 8006730:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006734:	2200      	movs	r2, #0
 8006736:	2312      	movs	r3, #18
 8006738:	e7b0      	b.n	800669c <_dtoa_r+0x26c>
 800673a:	2301      	movs	r3, #1
 800673c:	9308      	str	r3, [sp, #32]
 800673e:	e7f5      	b.n	800672c <_dtoa_r+0x2fc>
 8006740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006742:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006746:	e7b8      	b.n	80066ba <_dtoa_r+0x28a>
 8006748:	3101      	adds	r1, #1
 800674a:	6041      	str	r1, [r0, #4]
 800674c:	0052      	lsls	r2, r2, #1
 800674e:	e7b8      	b.n	80066c2 <_dtoa_r+0x292>
 8006750:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006752:	9a01      	ldr	r2, [sp, #4]
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	9b03      	ldr	r3, [sp, #12]
 8006758:	2b0e      	cmp	r3, #14
 800675a:	f200 809d 	bhi.w	8006898 <_dtoa_r+0x468>
 800675e:	2d00      	cmp	r5, #0
 8006760:	f000 809a 	beq.w	8006898 <_dtoa_r+0x468>
 8006764:	9b00      	ldr	r3, [sp, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	dd32      	ble.n	80067d0 <_dtoa_r+0x3a0>
 800676a:	4ab7      	ldr	r2, [pc, #732]	; (8006a48 <_dtoa_r+0x618>)
 800676c:	f003 030f 	and.w	r3, r3, #15
 8006770:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006774:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006778:	9b00      	ldr	r3, [sp, #0]
 800677a:	05d8      	lsls	r0, r3, #23
 800677c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006780:	d516      	bpl.n	80067b0 <_dtoa_r+0x380>
 8006782:	4bb2      	ldr	r3, [pc, #712]	; (8006a4c <_dtoa_r+0x61c>)
 8006784:	ec51 0b19 	vmov	r0, r1, d9
 8006788:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800678c:	f7fa f87e 	bl	800088c <__aeabi_ddiv>
 8006790:	f007 070f 	and.w	r7, r7, #15
 8006794:	4682      	mov	sl, r0
 8006796:	468b      	mov	fp, r1
 8006798:	2503      	movs	r5, #3
 800679a:	4eac      	ldr	r6, [pc, #688]	; (8006a4c <_dtoa_r+0x61c>)
 800679c:	b957      	cbnz	r7, 80067b4 <_dtoa_r+0x384>
 800679e:	4642      	mov	r2, r8
 80067a0:	464b      	mov	r3, r9
 80067a2:	4650      	mov	r0, sl
 80067a4:	4659      	mov	r1, fp
 80067a6:	f7fa f871 	bl	800088c <__aeabi_ddiv>
 80067aa:	4682      	mov	sl, r0
 80067ac:	468b      	mov	fp, r1
 80067ae:	e028      	b.n	8006802 <_dtoa_r+0x3d2>
 80067b0:	2502      	movs	r5, #2
 80067b2:	e7f2      	b.n	800679a <_dtoa_r+0x36a>
 80067b4:	07f9      	lsls	r1, r7, #31
 80067b6:	d508      	bpl.n	80067ca <_dtoa_r+0x39a>
 80067b8:	4640      	mov	r0, r8
 80067ba:	4649      	mov	r1, r9
 80067bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80067c0:	f7f9 ff3a 	bl	8000638 <__aeabi_dmul>
 80067c4:	3501      	adds	r5, #1
 80067c6:	4680      	mov	r8, r0
 80067c8:	4689      	mov	r9, r1
 80067ca:	107f      	asrs	r7, r7, #1
 80067cc:	3608      	adds	r6, #8
 80067ce:	e7e5      	b.n	800679c <_dtoa_r+0x36c>
 80067d0:	f000 809b 	beq.w	800690a <_dtoa_r+0x4da>
 80067d4:	9b00      	ldr	r3, [sp, #0]
 80067d6:	4f9d      	ldr	r7, [pc, #628]	; (8006a4c <_dtoa_r+0x61c>)
 80067d8:	425e      	negs	r6, r3
 80067da:	4b9b      	ldr	r3, [pc, #620]	; (8006a48 <_dtoa_r+0x618>)
 80067dc:	f006 020f 	and.w	r2, r6, #15
 80067e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e8:	ec51 0b19 	vmov	r0, r1, d9
 80067ec:	f7f9 ff24 	bl	8000638 <__aeabi_dmul>
 80067f0:	1136      	asrs	r6, r6, #4
 80067f2:	4682      	mov	sl, r0
 80067f4:	468b      	mov	fp, r1
 80067f6:	2300      	movs	r3, #0
 80067f8:	2502      	movs	r5, #2
 80067fa:	2e00      	cmp	r6, #0
 80067fc:	d17a      	bne.n	80068f4 <_dtoa_r+0x4c4>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1d3      	bne.n	80067aa <_dtoa_r+0x37a>
 8006802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 8082 	beq.w	800690e <_dtoa_r+0x4de>
 800680a:	4b91      	ldr	r3, [pc, #580]	; (8006a50 <_dtoa_r+0x620>)
 800680c:	2200      	movs	r2, #0
 800680e:	4650      	mov	r0, sl
 8006810:	4659      	mov	r1, fp
 8006812:	f7fa f983 	bl	8000b1c <__aeabi_dcmplt>
 8006816:	2800      	cmp	r0, #0
 8006818:	d079      	beq.n	800690e <_dtoa_r+0x4de>
 800681a:	9b03      	ldr	r3, [sp, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d076      	beq.n	800690e <_dtoa_r+0x4de>
 8006820:	9b02      	ldr	r3, [sp, #8]
 8006822:	2b00      	cmp	r3, #0
 8006824:	dd36      	ble.n	8006894 <_dtoa_r+0x464>
 8006826:	9b00      	ldr	r3, [sp, #0]
 8006828:	4650      	mov	r0, sl
 800682a:	4659      	mov	r1, fp
 800682c:	1e5f      	subs	r7, r3, #1
 800682e:	2200      	movs	r2, #0
 8006830:	4b88      	ldr	r3, [pc, #544]	; (8006a54 <_dtoa_r+0x624>)
 8006832:	f7f9 ff01 	bl	8000638 <__aeabi_dmul>
 8006836:	9e02      	ldr	r6, [sp, #8]
 8006838:	4682      	mov	sl, r0
 800683a:	468b      	mov	fp, r1
 800683c:	3501      	adds	r5, #1
 800683e:	4628      	mov	r0, r5
 8006840:	f7f9 fe90 	bl	8000564 <__aeabi_i2d>
 8006844:	4652      	mov	r2, sl
 8006846:	465b      	mov	r3, fp
 8006848:	f7f9 fef6 	bl	8000638 <__aeabi_dmul>
 800684c:	4b82      	ldr	r3, [pc, #520]	; (8006a58 <_dtoa_r+0x628>)
 800684e:	2200      	movs	r2, #0
 8006850:	f7f9 fd3c 	bl	80002cc <__adddf3>
 8006854:	46d0      	mov	r8, sl
 8006856:	46d9      	mov	r9, fp
 8006858:	4682      	mov	sl, r0
 800685a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800685e:	2e00      	cmp	r6, #0
 8006860:	d158      	bne.n	8006914 <_dtoa_r+0x4e4>
 8006862:	4b7e      	ldr	r3, [pc, #504]	; (8006a5c <_dtoa_r+0x62c>)
 8006864:	2200      	movs	r2, #0
 8006866:	4640      	mov	r0, r8
 8006868:	4649      	mov	r1, r9
 800686a:	f7f9 fd2d 	bl	80002c8 <__aeabi_dsub>
 800686e:	4652      	mov	r2, sl
 8006870:	465b      	mov	r3, fp
 8006872:	4680      	mov	r8, r0
 8006874:	4689      	mov	r9, r1
 8006876:	f7fa f96f 	bl	8000b58 <__aeabi_dcmpgt>
 800687a:	2800      	cmp	r0, #0
 800687c:	f040 8295 	bne.w	8006daa <_dtoa_r+0x97a>
 8006880:	4652      	mov	r2, sl
 8006882:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006886:	4640      	mov	r0, r8
 8006888:	4649      	mov	r1, r9
 800688a:	f7fa f947 	bl	8000b1c <__aeabi_dcmplt>
 800688e:	2800      	cmp	r0, #0
 8006890:	f040 8289 	bne.w	8006da6 <_dtoa_r+0x976>
 8006894:	ec5b ab19 	vmov	sl, fp, d9
 8006898:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800689a:	2b00      	cmp	r3, #0
 800689c:	f2c0 8148 	blt.w	8006b30 <_dtoa_r+0x700>
 80068a0:	9a00      	ldr	r2, [sp, #0]
 80068a2:	2a0e      	cmp	r2, #14
 80068a4:	f300 8144 	bgt.w	8006b30 <_dtoa_r+0x700>
 80068a8:	4b67      	ldr	r3, [pc, #412]	; (8006a48 <_dtoa_r+0x618>)
 80068aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f280 80d5 	bge.w	8006a64 <_dtoa_r+0x634>
 80068ba:	9b03      	ldr	r3, [sp, #12]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	f300 80d1 	bgt.w	8006a64 <_dtoa_r+0x634>
 80068c2:	f040 826f 	bne.w	8006da4 <_dtoa_r+0x974>
 80068c6:	4b65      	ldr	r3, [pc, #404]	; (8006a5c <_dtoa_r+0x62c>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	4640      	mov	r0, r8
 80068cc:	4649      	mov	r1, r9
 80068ce:	f7f9 feb3 	bl	8000638 <__aeabi_dmul>
 80068d2:	4652      	mov	r2, sl
 80068d4:	465b      	mov	r3, fp
 80068d6:	f7fa f935 	bl	8000b44 <__aeabi_dcmpge>
 80068da:	9e03      	ldr	r6, [sp, #12]
 80068dc:	4637      	mov	r7, r6
 80068de:	2800      	cmp	r0, #0
 80068e0:	f040 8245 	bne.w	8006d6e <_dtoa_r+0x93e>
 80068e4:	9d01      	ldr	r5, [sp, #4]
 80068e6:	2331      	movs	r3, #49	; 0x31
 80068e8:	f805 3b01 	strb.w	r3, [r5], #1
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	3301      	adds	r3, #1
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	e240      	b.n	8006d76 <_dtoa_r+0x946>
 80068f4:	07f2      	lsls	r2, r6, #31
 80068f6:	d505      	bpl.n	8006904 <_dtoa_r+0x4d4>
 80068f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068fc:	f7f9 fe9c 	bl	8000638 <__aeabi_dmul>
 8006900:	3501      	adds	r5, #1
 8006902:	2301      	movs	r3, #1
 8006904:	1076      	asrs	r6, r6, #1
 8006906:	3708      	adds	r7, #8
 8006908:	e777      	b.n	80067fa <_dtoa_r+0x3ca>
 800690a:	2502      	movs	r5, #2
 800690c:	e779      	b.n	8006802 <_dtoa_r+0x3d2>
 800690e:	9f00      	ldr	r7, [sp, #0]
 8006910:	9e03      	ldr	r6, [sp, #12]
 8006912:	e794      	b.n	800683e <_dtoa_r+0x40e>
 8006914:	9901      	ldr	r1, [sp, #4]
 8006916:	4b4c      	ldr	r3, [pc, #304]	; (8006a48 <_dtoa_r+0x618>)
 8006918:	4431      	add	r1, r6
 800691a:	910d      	str	r1, [sp, #52]	; 0x34
 800691c:	9908      	ldr	r1, [sp, #32]
 800691e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006922:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006926:	2900      	cmp	r1, #0
 8006928:	d043      	beq.n	80069b2 <_dtoa_r+0x582>
 800692a:	494d      	ldr	r1, [pc, #308]	; (8006a60 <_dtoa_r+0x630>)
 800692c:	2000      	movs	r0, #0
 800692e:	f7f9 ffad 	bl	800088c <__aeabi_ddiv>
 8006932:	4652      	mov	r2, sl
 8006934:	465b      	mov	r3, fp
 8006936:	f7f9 fcc7 	bl	80002c8 <__aeabi_dsub>
 800693a:	9d01      	ldr	r5, [sp, #4]
 800693c:	4682      	mov	sl, r0
 800693e:	468b      	mov	fp, r1
 8006940:	4649      	mov	r1, r9
 8006942:	4640      	mov	r0, r8
 8006944:	f7fa f928 	bl	8000b98 <__aeabi_d2iz>
 8006948:	4606      	mov	r6, r0
 800694a:	f7f9 fe0b 	bl	8000564 <__aeabi_i2d>
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4640      	mov	r0, r8
 8006954:	4649      	mov	r1, r9
 8006956:	f7f9 fcb7 	bl	80002c8 <__aeabi_dsub>
 800695a:	3630      	adds	r6, #48	; 0x30
 800695c:	f805 6b01 	strb.w	r6, [r5], #1
 8006960:	4652      	mov	r2, sl
 8006962:	465b      	mov	r3, fp
 8006964:	4680      	mov	r8, r0
 8006966:	4689      	mov	r9, r1
 8006968:	f7fa f8d8 	bl	8000b1c <__aeabi_dcmplt>
 800696c:	2800      	cmp	r0, #0
 800696e:	d163      	bne.n	8006a38 <_dtoa_r+0x608>
 8006970:	4642      	mov	r2, r8
 8006972:	464b      	mov	r3, r9
 8006974:	4936      	ldr	r1, [pc, #216]	; (8006a50 <_dtoa_r+0x620>)
 8006976:	2000      	movs	r0, #0
 8006978:	f7f9 fca6 	bl	80002c8 <__aeabi_dsub>
 800697c:	4652      	mov	r2, sl
 800697e:	465b      	mov	r3, fp
 8006980:	f7fa f8cc 	bl	8000b1c <__aeabi_dcmplt>
 8006984:	2800      	cmp	r0, #0
 8006986:	f040 80b5 	bne.w	8006af4 <_dtoa_r+0x6c4>
 800698a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800698c:	429d      	cmp	r5, r3
 800698e:	d081      	beq.n	8006894 <_dtoa_r+0x464>
 8006990:	4b30      	ldr	r3, [pc, #192]	; (8006a54 <_dtoa_r+0x624>)
 8006992:	2200      	movs	r2, #0
 8006994:	4650      	mov	r0, sl
 8006996:	4659      	mov	r1, fp
 8006998:	f7f9 fe4e 	bl	8000638 <__aeabi_dmul>
 800699c:	4b2d      	ldr	r3, [pc, #180]	; (8006a54 <_dtoa_r+0x624>)
 800699e:	4682      	mov	sl, r0
 80069a0:	468b      	mov	fp, r1
 80069a2:	4640      	mov	r0, r8
 80069a4:	4649      	mov	r1, r9
 80069a6:	2200      	movs	r2, #0
 80069a8:	f7f9 fe46 	bl	8000638 <__aeabi_dmul>
 80069ac:	4680      	mov	r8, r0
 80069ae:	4689      	mov	r9, r1
 80069b0:	e7c6      	b.n	8006940 <_dtoa_r+0x510>
 80069b2:	4650      	mov	r0, sl
 80069b4:	4659      	mov	r1, fp
 80069b6:	f7f9 fe3f 	bl	8000638 <__aeabi_dmul>
 80069ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069bc:	9d01      	ldr	r5, [sp, #4]
 80069be:	930f      	str	r3, [sp, #60]	; 0x3c
 80069c0:	4682      	mov	sl, r0
 80069c2:	468b      	mov	fp, r1
 80069c4:	4649      	mov	r1, r9
 80069c6:	4640      	mov	r0, r8
 80069c8:	f7fa f8e6 	bl	8000b98 <__aeabi_d2iz>
 80069cc:	4606      	mov	r6, r0
 80069ce:	f7f9 fdc9 	bl	8000564 <__aeabi_i2d>
 80069d2:	3630      	adds	r6, #48	; 0x30
 80069d4:	4602      	mov	r2, r0
 80069d6:	460b      	mov	r3, r1
 80069d8:	4640      	mov	r0, r8
 80069da:	4649      	mov	r1, r9
 80069dc:	f7f9 fc74 	bl	80002c8 <__aeabi_dsub>
 80069e0:	f805 6b01 	strb.w	r6, [r5], #1
 80069e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069e6:	429d      	cmp	r5, r3
 80069e8:	4680      	mov	r8, r0
 80069ea:	4689      	mov	r9, r1
 80069ec:	f04f 0200 	mov.w	r2, #0
 80069f0:	d124      	bne.n	8006a3c <_dtoa_r+0x60c>
 80069f2:	4b1b      	ldr	r3, [pc, #108]	; (8006a60 <_dtoa_r+0x630>)
 80069f4:	4650      	mov	r0, sl
 80069f6:	4659      	mov	r1, fp
 80069f8:	f7f9 fc68 	bl	80002cc <__adddf3>
 80069fc:	4602      	mov	r2, r0
 80069fe:	460b      	mov	r3, r1
 8006a00:	4640      	mov	r0, r8
 8006a02:	4649      	mov	r1, r9
 8006a04:	f7fa f8a8 	bl	8000b58 <__aeabi_dcmpgt>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d173      	bne.n	8006af4 <_dtoa_r+0x6c4>
 8006a0c:	4652      	mov	r2, sl
 8006a0e:	465b      	mov	r3, fp
 8006a10:	4913      	ldr	r1, [pc, #76]	; (8006a60 <_dtoa_r+0x630>)
 8006a12:	2000      	movs	r0, #0
 8006a14:	f7f9 fc58 	bl	80002c8 <__aeabi_dsub>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	4640      	mov	r0, r8
 8006a1e:	4649      	mov	r1, r9
 8006a20:	f7fa f87c 	bl	8000b1c <__aeabi_dcmplt>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	f43f af35 	beq.w	8006894 <_dtoa_r+0x464>
 8006a2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006a2c:	1e6b      	subs	r3, r5, #1
 8006a2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a30:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a34:	2b30      	cmp	r3, #48	; 0x30
 8006a36:	d0f8      	beq.n	8006a2a <_dtoa_r+0x5fa>
 8006a38:	9700      	str	r7, [sp, #0]
 8006a3a:	e049      	b.n	8006ad0 <_dtoa_r+0x6a0>
 8006a3c:	4b05      	ldr	r3, [pc, #20]	; (8006a54 <_dtoa_r+0x624>)
 8006a3e:	f7f9 fdfb 	bl	8000638 <__aeabi_dmul>
 8006a42:	4680      	mov	r8, r0
 8006a44:	4689      	mov	r9, r1
 8006a46:	e7bd      	b.n	80069c4 <_dtoa_r+0x594>
 8006a48:	08008698 	.word	0x08008698
 8006a4c:	08008670 	.word	0x08008670
 8006a50:	3ff00000 	.word	0x3ff00000
 8006a54:	40240000 	.word	0x40240000
 8006a58:	401c0000 	.word	0x401c0000
 8006a5c:	40140000 	.word	0x40140000
 8006a60:	3fe00000 	.word	0x3fe00000
 8006a64:	9d01      	ldr	r5, [sp, #4]
 8006a66:	4656      	mov	r6, sl
 8006a68:	465f      	mov	r7, fp
 8006a6a:	4642      	mov	r2, r8
 8006a6c:	464b      	mov	r3, r9
 8006a6e:	4630      	mov	r0, r6
 8006a70:	4639      	mov	r1, r7
 8006a72:	f7f9 ff0b 	bl	800088c <__aeabi_ddiv>
 8006a76:	f7fa f88f 	bl	8000b98 <__aeabi_d2iz>
 8006a7a:	4682      	mov	sl, r0
 8006a7c:	f7f9 fd72 	bl	8000564 <__aeabi_i2d>
 8006a80:	4642      	mov	r2, r8
 8006a82:	464b      	mov	r3, r9
 8006a84:	f7f9 fdd8 	bl	8000638 <__aeabi_dmul>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	4639      	mov	r1, r7
 8006a90:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006a94:	f7f9 fc18 	bl	80002c8 <__aeabi_dsub>
 8006a98:	f805 6b01 	strb.w	r6, [r5], #1
 8006a9c:	9e01      	ldr	r6, [sp, #4]
 8006a9e:	9f03      	ldr	r7, [sp, #12]
 8006aa0:	1bae      	subs	r6, r5, r6
 8006aa2:	42b7      	cmp	r7, r6
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	d135      	bne.n	8006b16 <_dtoa_r+0x6e6>
 8006aaa:	f7f9 fc0f 	bl	80002cc <__adddf3>
 8006aae:	4642      	mov	r2, r8
 8006ab0:	464b      	mov	r3, r9
 8006ab2:	4606      	mov	r6, r0
 8006ab4:	460f      	mov	r7, r1
 8006ab6:	f7fa f84f 	bl	8000b58 <__aeabi_dcmpgt>
 8006aba:	b9d0      	cbnz	r0, 8006af2 <_dtoa_r+0x6c2>
 8006abc:	4642      	mov	r2, r8
 8006abe:	464b      	mov	r3, r9
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	f7fa f820 	bl	8000b08 <__aeabi_dcmpeq>
 8006ac8:	b110      	cbz	r0, 8006ad0 <_dtoa_r+0x6a0>
 8006aca:	f01a 0f01 	tst.w	sl, #1
 8006ace:	d110      	bne.n	8006af2 <_dtoa_r+0x6c2>
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	ee18 1a10 	vmov	r1, s16
 8006ad6:	f000 faf3 	bl	80070c0 <_Bfree>
 8006ada:	2300      	movs	r3, #0
 8006adc:	9800      	ldr	r0, [sp, #0]
 8006ade:	702b      	strb	r3, [r5, #0]
 8006ae0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ae2:	3001      	adds	r0, #1
 8006ae4:	6018      	str	r0, [r3, #0]
 8006ae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f43f acf1 	beq.w	80064d0 <_dtoa_r+0xa0>
 8006aee:	601d      	str	r5, [r3, #0]
 8006af0:	e4ee      	b.n	80064d0 <_dtoa_r+0xa0>
 8006af2:	9f00      	ldr	r7, [sp, #0]
 8006af4:	462b      	mov	r3, r5
 8006af6:	461d      	mov	r5, r3
 8006af8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006afc:	2a39      	cmp	r2, #57	; 0x39
 8006afe:	d106      	bne.n	8006b0e <_dtoa_r+0x6de>
 8006b00:	9a01      	ldr	r2, [sp, #4]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d1f7      	bne.n	8006af6 <_dtoa_r+0x6c6>
 8006b06:	9901      	ldr	r1, [sp, #4]
 8006b08:	2230      	movs	r2, #48	; 0x30
 8006b0a:	3701      	adds	r7, #1
 8006b0c:	700a      	strb	r2, [r1, #0]
 8006b0e:	781a      	ldrb	r2, [r3, #0]
 8006b10:	3201      	adds	r2, #1
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	e790      	b.n	8006a38 <_dtoa_r+0x608>
 8006b16:	4ba6      	ldr	r3, [pc, #664]	; (8006db0 <_dtoa_r+0x980>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f7f9 fd8d 	bl	8000638 <__aeabi_dmul>
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2300      	movs	r3, #0
 8006b22:	4606      	mov	r6, r0
 8006b24:	460f      	mov	r7, r1
 8006b26:	f7f9 ffef 	bl	8000b08 <__aeabi_dcmpeq>
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	d09d      	beq.n	8006a6a <_dtoa_r+0x63a>
 8006b2e:	e7cf      	b.n	8006ad0 <_dtoa_r+0x6a0>
 8006b30:	9a08      	ldr	r2, [sp, #32]
 8006b32:	2a00      	cmp	r2, #0
 8006b34:	f000 80d7 	beq.w	8006ce6 <_dtoa_r+0x8b6>
 8006b38:	9a06      	ldr	r2, [sp, #24]
 8006b3a:	2a01      	cmp	r2, #1
 8006b3c:	f300 80ba 	bgt.w	8006cb4 <_dtoa_r+0x884>
 8006b40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b42:	2a00      	cmp	r2, #0
 8006b44:	f000 80b2 	beq.w	8006cac <_dtoa_r+0x87c>
 8006b48:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b4c:	9e07      	ldr	r6, [sp, #28]
 8006b4e:	9d04      	ldr	r5, [sp, #16]
 8006b50:	9a04      	ldr	r2, [sp, #16]
 8006b52:	441a      	add	r2, r3
 8006b54:	9204      	str	r2, [sp, #16]
 8006b56:	9a05      	ldr	r2, [sp, #20]
 8006b58:	2101      	movs	r1, #1
 8006b5a:	441a      	add	r2, r3
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	9205      	str	r2, [sp, #20]
 8006b60:	f000 fb66 	bl	8007230 <__i2b>
 8006b64:	4607      	mov	r7, r0
 8006b66:	2d00      	cmp	r5, #0
 8006b68:	dd0c      	ble.n	8006b84 <_dtoa_r+0x754>
 8006b6a:	9b05      	ldr	r3, [sp, #20]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	dd09      	ble.n	8006b84 <_dtoa_r+0x754>
 8006b70:	42ab      	cmp	r3, r5
 8006b72:	9a04      	ldr	r2, [sp, #16]
 8006b74:	bfa8      	it	ge
 8006b76:	462b      	movge	r3, r5
 8006b78:	1ad2      	subs	r2, r2, r3
 8006b7a:	9204      	str	r2, [sp, #16]
 8006b7c:	9a05      	ldr	r2, [sp, #20]
 8006b7e:	1aed      	subs	r5, r5, r3
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	9305      	str	r3, [sp, #20]
 8006b84:	9b07      	ldr	r3, [sp, #28]
 8006b86:	b31b      	cbz	r3, 8006bd0 <_dtoa_r+0x7a0>
 8006b88:	9b08      	ldr	r3, [sp, #32]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f000 80af 	beq.w	8006cee <_dtoa_r+0x8be>
 8006b90:	2e00      	cmp	r6, #0
 8006b92:	dd13      	ble.n	8006bbc <_dtoa_r+0x78c>
 8006b94:	4639      	mov	r1, r7
 8006b96:	4632      	mov	r2, r6
 8006b98:	4620      	mov	r0, r4
 8006b9a:	f000 fc09 	bl	80073b0 <__pow5mult>
 8006b9e:	ee18 2a10 	vmov	r2, s16
 8006ba2:	4601      	mov	r1, r0
 8006ba4:	4607      	mov	r7, r0
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f000 fb58 	bl	800725c <__multiply>
 8006bac:	ee18 1a10 	vmov	r1, s16
 8006bb0:	4680      	mov	r8, r0
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f000 fa84 	bl	80070c0 <_Bfree>
 8006bb8:	ee08 8a10 	vmov	s16, r8
 8006bbc:	9b07      	ldr	r3, [sp, #28]
 8006bbe:	1b9a      	subs	r2, r3, r6
 8006bc0:	d006      	beq.n	8006bd0 <_dtoa_r+0x7a0>
 8006bc2:	ee18 1a10 	vmov	r1, s16
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	f000 fbf2 	bl	80073b0 <__pow5mult>
 8006bcc:	ee08 0a10 	vmov	s16, r0
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f000 fb2c 	bl	8007230 <__i2b>
 8006bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	4606      	mov	r6, r0
 8006bde:	f340 8088 	ble.w	8006cf2 <_dtoa_r+0x8c2>
 8006be2:	461a      	mov	r2, r3
 8006be4:	4601      	mov	r1, r0
 8006be6:	4620      	mov	r0, r4
 8006be8:	f000 fbe2 	bl	80073b0 <__pow5mult>
 8006bec:	9b06      	ldr	r3, [sp, #24]
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	4606      	mov	r6, r0
 8006bf2:	f340 8081 	ble.w	8006cf8 <_dtoa_r+0x8c8>
 8006bf6:	f04f 0800 	mov.w	r8, #0
 8006bfa:	6933      	ldr	r3, [r6, #16]
 8006bfc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c00:	6918      	ldr	r0, [r3, #16]
 8006c02:	f000 fac5 	bl	8007190 <__hi0bits>
 8006c06:	f1c0 0020 	rsb	r0, r0, #32
 8006c0a:	9b05      	ldr	r3, [sp, #20]
 8006c0c:	4418      	add	r0, r3
 8006c0e:	f010 001f 	ands.w	r0, r0, #31
 8006c12:	f000 8092 	beq.w	8006d3a <_dtoa_r+0x90a>
 8006c16:	f1c0 0320 	rsb	r3, r0, #32
 8006c1a:	2b04      	cmp	r3, #4
 8006c1c:	f340 808a 	ble.w	8006d34 <_dtoa_r+0x904>
 8006c20:	f1c0 001c 	rsb	r0, r0, #28
 8006c24:	9b04      	ldr	r3, [sp, #16]
 8006c26:	4403      	add	r3, r0
 8006c28:	9304      	str	r3, [sp, #16]
 8006c2a:	9b05      	ldr	r3, [sp, #20]
 8006c2c:	4403      	add	r3, r0
 8006c2e:	4405      	add	r5, r0
 8006c30:	9305      	str	r3, [sp, #20]
 8006c32:	9b04      	ldr	r3, [sp, #16]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	dd07      	ble.n	8006c48 <_dtoa_r+0x818>
 8006c38:	ee18 1a10 	vmov	r1, s16
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 fc10 	bl	8007464 <__lshift>
 8006c44:	ee08 0a10 	vmov	s16, r0
 8006c48:	9b05      	ldr	r3, [sp, #20]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	dd05      	ble.n	8006c5a <_dtoa_r+0x82a>
 8006c4e:	4631      	mov	r1, r6
 8006c50:	461a      	mov	r2, r3
 8006c52:	4620      	mov	r0, r4
 8006c54:	f000 fc06 	bl	8007464 <__lshift>
 8006c58:	4606      	mov	r6, r0
 8006c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d06e      	beq.n	8006d3e <_dtoa_r+0x90e>
 8006c60:	ee18 0a10 	vmov	r0, s16
 8006c64:	4631      	mov	r1, r6
 8006c66:	f000 fc6d 	bl	8007544 <__mcmp>
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	da67      	bge.n	8006d3e <_dtoa_r+0x90e>
 8006c6e:	9b00      	ldr	r3, [sp, #0]
 8006c70:	3b01      	subs	r3, #1
 8006c72:	ee18 1a10 	vmov	r1, s16
 8006c76:	9300      	str	r3, [sp, #0]
 8006c78:	220a      	movs	r2, #10
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f000 fa41 	bl	8007104 <__multadd>
 8006c82:	9b08      	ldr	r3, [sp, #32]
 8006c84:	ee08 0a10 	vmov	s16, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 81b1 	beq.w	8006ff0 <_dtoa_r+0xbc0>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	4639      	mov	r1, r7
 8006c92:	220a      	movs	r2, #10
 8006c94:	4620      	mov	r0, r4
 8006c96:	f000 fa35 	bl	8007104 <__multadd>
 8006c9a:	9b02      	ldr	r3, [sp, #8]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	4607      	mov	r7, r0
 8006ca0:	f300 808e 	bgt.w	8006dc0 <_dtoa_r+0x990>
 8006ca4:	9b06      	ldr	r3, [sp, #24]
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	dc51      	bgt.n	8006d4e <_dtoa_r+0x91e>
 8006caa:	e089      	b.n	8006dc0 <_dtoa_r+0x990>
 8006cac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006cb2:	e74b      	b.n	8006b4c <_dtoa_r+0x71c>
 8006cb4:	9b03      	ldr	r3, [sp, #12]
 8006cb6:	1e5e      	subs	r6, r3, #1
 8006cb8:	9b07      	ldr	r3, [sp, #28]
 8006cba:	42b3      	cmp	r3, r6
 8006cbc:	bfbf      	itttt	lt
 8006cbe:	9b07      	ldrlt	r3, [sp, #28]
 8006cc0:	9607      	strlt	r6, [sp, #28]
 8006cc2:	1af2      	sublt	r2, r6, r3
 8006cc4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006cc6:	bfb6      	itet	lt
 8006cc8:	189b      	addlt	r3, r3, r2
 8006cca:	1b9e      	subge	r6, r3, r6
 8006ccc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006cce:	9b03      	ldr	r3, [sp, #12]
 8006cd0:	bfb8      	it	lt
 8006cd2:	2600      	movlt	r6, #0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	bfb7      	itett	lt
 8006cd8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006cdc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006ce0:	1a9d      	sublt	r5, r3, r2
 8006ce2:	2300      	movlt	r3, #0
 8006ce4:	e734      	b.n	8006b50 <_dtoa_r+0x720>
 8006ce6:	9e07      	ldr	r6, [sp, #28]
 8006ce8:	9d04      	ldr	r5, [sp, #16]
 8006cea:	9f08      	ldr	r7, [sp, #32]
 8006cec:	e73b      	b.n	8006b66 <_dtoa_r+0x736>
 8006cee:	9a07      	ldr	r2, [sp, #28]
 8006cf0:	e767      	b.n	8006bc2 <_dtoa_r+0x792>
 8006cf2:	9b06      	ldr	r3, [sp, #24]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	dc18      	bgt.n	8006d2a <_dtoa_r+0x8fa>
 8006cf8:	f1ba 0f00 	cmp.w	sl, #0
 8006cfc:	d115      	bne.n	8006d2a <_dtoa_r+0x8fa>
 8006cfe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d02:	b993      	cbnz	r3, 8006d2a <_dtoa_r+0x8fa>
 8006d04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006d08:	0d1b      	lsrs	r3, r3, #20
 8006d0a:	051b      	lsls	r3, r3, #20
 8006d0c:	b183      	cbz	r3, 8006d30 <_dtoa_r+0x900>
 8006d0e:	9b04      	ldr	r3, [sp, #16]
 8006d10:	3301      	adds	r3, #1
 8006d12:	9304      	str	r3, [sp, #16]
 8006d14:	9b05      	ldr	r3, [sp, #20]
 8006d16:	3301      	adds	r3, #1
 8006d18:	9305      	str	r3, [sp, #20]
 8006d1a:	f04f 0801 	mov.w	r8, #1
 8006d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f47f af6a 	bne.w	8006bfa <_dtoa_r+0x7ca>
 8006d26:	2001      	movs	r0, #1
 8006d28:	e76f      	b.n	8006c0a <_dtoa_r+0x7da>
 8006d2a:	f04f 0800 	mov.w	r8, #0
 8006d2e:	e7f6      	b.n	8006d1e <_dtoa_r+0x8ee>
 8006d30:	4698      	mov	r8, r3
 8006d32:	e7f4      	b.n	8006d1e <_dtoa_r+0x8ee>
 8006d34:	f43f af7d 	beq.w	8006c32 <_dtoa_r+0x802>
 8006d38:	4618      	mov	r0, r3
 8006d3a:	301c      	adds	r0, #28
 8006d3c:	e772      	b.n	8006c24 <_dtoa_r+0x7f4>
 8006d3e:	9b03      	ldr	r3, [sp, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	dc37      	bgt.n	8006db4 <_dtoa_r+0x984>
 8006d44:	9b06      	ldr	r3, [sp, #24]
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	dd34      	ble.n	8006db4 <_dtoa_r+0x984>
 8006d4a:	9b03      	ldr	r3, [sp, #12]
 8006d4c:	9302      	str	r3, [sp, #8]
 8006d4e:	9b02      	ldr	r3, [sp, #8]
 8006d50:	b96b      	cbnz	r3, 8006d6e <_dtoa_r+0x93e>
 8006d52:	4631      	mov	r1, r6
 8006d54:	2205      	movs	r2, #5
 8006d56:	4620      	mov	r0, r4
 8006d58:	f000 f9d4 	bl	8007104 <__multadd>
 8006d5c:	4601      	mov	r1, r0
 8006d5e:	4606      	mov	r6, r0
 8006d60:	ee18 0a10 	vmov	r0, s16
 8006d64:	f000 fbee 	bl	8007544 <__mcmp>
 8006d68:	2800      	cmp	r0, #0
 8006d6a:	f73f adbb 	bgt.w	80068e4 <_dtoa_r+0x4b4>
 8006d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d70:	9d01      	ldr	r5, [sp, #4]
 8006d72:	43db      	mvns	r3, r3
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	f04f 0800 	mov.w	r8, #0
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	f000 f99f 	bl	80070c0 <_Bfree>
 8006d82:	2f00      	cmp	r7, #0
 8006d84:	f43f aea4 	beq.w	8006ad0 <_dtoa_r+0x6a0>
 8006d88:	f1b8 0f00 	cmp.w	r8, #0
 8006d8c:	d005      	beq.n	8006d9a <_dtoa_r+0x96a>
 8006d8e:	45b8      	cmp	r8, r7
 8006d90:	d003      	beq.n	8006d9a <_dtoa_r+0x96a>
 8006d92:	4641      	mov	r1, r8
 8006d94:	4620      	mov	r0, r4
 8006d96:	f000 f993 	bl	80070c0 <_Bfree>
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f000 f98f 	bl	80070c0 <_Bfree>
 8006da2:	e695      	b.n	8006ad0 <_dtoa_r+0x6a0>
 8006da4:	2600      	movs	r6, #0
 8006da6:	4637      	mov	r7, r6
 8006da8:	e7e1      	b.n	8006d6e <_dtoa_r+0x93e>
 8006daa:	9700      	str	r7, [sp, #0]
 8006dac:	4637      	mov	r7, r6
 8006dae:	e599      	b.n	80068e4 <_dtoa_r+0x4b4>
 8006db0:	40240000 	.word	0x40240000
 8006db4:	9b08      	ldr	r3, [sp, #32]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 80ca 	beq.w	8006f50 <_dtoa_r+0xb20>
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	9302      	str	r3, [sp, #8]
 8006dc0:	2d00      	cmp	r5, #0
 8006dc2:	dd05      	ble.n	8006dd0 <_dtoa_r+0x9a0>
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	462a      	mov	r2, r5
 8006dc8:	4620      	mov	r0, r4
 8006dca:	f000 fb4b 	bl	8007464 <__lshift>
 8006dce:	4607      	mov	r7, r0
 8006dd0:	f1b8 0f00 	cmp.w	r8, #0
 8006dd4:	d05b      	beq.n	8006e8e <_dtoa_r+0xa5e>
 8006dd6:	6879      	ldr	r1, [r7, #4]
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f000 f931 	bl	8007040 <_Balloc>
 8006dde:	4605      	mov	r5, r0
 8006de0:	b928      	cbnz	r0, 8006dee <_dtoa_r+0x9be>
 8006de2:	4b87      	ldr	r3, [pc, #540]	; (8007000 <_dtoa_r+0xbd0>)
 8006de4:	4602      	mov	r2, r0
 8006de6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006dea:	f7ff bb3b 	b.w	8006464 <_dtoa_r+0x34>
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	3202      	adds	r2, #2
 8006df2:	0092      	lsls	r2, r2, #2
 8006df4:	f107 010c 	add.w	r1, r7, #12
 8006df8:	300c      	adds	r0, #12
 8006dfa:	f000 f913 	bl	8007024 <memcpy>
 8006dfe:	2201      	movs	r2, #1
 8006e00:	4629      	mov	r1, r5
 8006e02:	4620      	mov	r0, r4
 8006e04:	f000 fb2e 	bl	8007464 <__lshift>
 8006e08:	9b01      	ldr	r3, [sp, #4]
 8006e0a:	f103 0901 	add.w	r9, r3, #1
 8006e0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006e12:	4413      	add	r3, r2
 8006e14:	9305      	str	r3, [sp, #20]
 8006e16:	f00a 0301 	and.w	r3, sl, #1
 8006e1a:	46b8      	mov	r8, r7
 8006e1c:	9304      	str	r3, [sp, #16]
 8006e1e:	4607      	mov	r7, r0
 8006e20:	4631      	mov	r1, r6
 8006e22:	ee18 0a10 	vmov	r0, s16
 8006e26:	f7ff fa75 	bl	8006314 <quorem>
 8006e2a:	4641      	mov	r1, r8
 8006e2c:	9002      	str	r0, [sp, #8]
 8006e2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006e32:	ee18 0a10 	vmov	r0, s16
 8006e36:	f000 fb85 	bl	8007544 <__mcmp>
 8006e3a:	463a      	mov	r2, r7
 8006e3c:	9003      	str	r0, [sp, #12]
 8006e3e:	4631      	mov	r1, r6
 8006e40:	4620      	mov	r0, r4
 8006e42:	f000 fb9b 	bl	800757c <__mdiff>
 8006e46:	68c2      	ldr	r2, [r0, #12]
 8006e48:	f109 3bff 	add.w	fp, r9, #4294967295
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	bb02      	cbnz	r2, 8006e92 <_dtoa_r+0xa62>
 8006e50:	4601      	mov	r1, r0
 8006e52:	ee18 0a10 	vmov	r0, s16
 8006e56:	f000 fb75 	bl	8007544 <__mcmp>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	4629      	mov	r1, r5
 8006e5e:	4620      	mov	r0, r4
 8006e60:	9207      	str	r2, [sp, #28]
 8006e62:	f000 f92d 	bl	80070c0 <_Bfree>
 8006e66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006e6a:	ea43 0102 	orr.w	r1, r3, r2
 8006e6e:	9b04      	ldr	r3, [sp, #16]
 8006e70:	430b      	orrs	r3, r1
 8006e72:	464d      	mov	r5, r9
 8006e74:	d10f      	bne.n	8006e96 <_dtoa_r+0xa66>
 8006e76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e7a:	d02a      	beq.n	8006ed2 <_dtoa_r+0xaa2>
 8006e7c:	9b03      	ldr	r3, [sp, #12]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	dd02      	ble.n	8006e88 <_dtoa_r+0xa58>
 8006e82:	9b02      	ldr	r3, [sp, #8]
 8006e84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006e88:	f88b a000 	strb.w	sl, [fp]
 8006e8c:	e775      	b.n	8006d7a <_dtoa_r+0x94a>
 8006e8e:	4638      	mov	r0, r7
 8006e90:	e7ba      	b.n	8006e08 <_dtoa_r+0x9d8>
 8006e92:	2201      	movs	r2, #1
 8006e94:	e7e2      	b.n	8006e5c <_dtoa_r+0xa2c>
 8006e96:	9b03      	ldr	r3, [sp, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	db04      	blt.n	8006ea6 <_dtoa_r+0xa76>
 8006e9c:	9906      	ldr	r1, [sp, #24]
 8006e9e:	430b      	orrs	r3, r1
 8006ea0:	9904      	ldr	r1, [sp, #16]
 8006ea2:	430b      	orrs	r3, r1
 8006ea4:	d122      	bne.n	8006eec <_dtoa_r+0xabc>
 8006ea6:	2a00      	cmp	r2, #0
 8006ea8:	ddee      	ble.n	8006e88 <_dtoa_r+0xa58>
 8006eaa:	ee18 1a10 	vmov	r1, s16
 8006eae:	2201      	movs	r2, #1
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f000 fad7 	bl	8007464 <__lshift>
 8006eb6:	4631      	mov	r1, r6
 8006eb8:	ee08 0a10 	vmov	s16, r0
 8006ebc:	f000 fb42 	bl	8007544 <__mcmp>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	dc03      	bgt.n	8006ecc <_dtoa_r+0xa9c>
 8006ec4:	d1e0      	bne.n	8006e88 <_dtoa_r+0xa58>
 8006ec6:	f01a 0f01 	tst.w	sl, #1
 8006eca:	d0dd      	beq.n	8006e88 <_dtoa_r+0xa58>
 8006ecc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ed0:	d1d7      	bne.n	8006e82 <_dtoa_r+0xa52>
 8006ed2:	2339      	movs	r3, #57	; 0x39
 8006ed4:	f88b 3000 	strb.w	r3, [fp]
 8006ed8:	462b      	mov	r3, r5
 8006eda:	461d      	mov	r5, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ee2:	2a39      	cmp	r2, #57	; 0x39
 8006ee4:	d071      	beq.n	8006fca <_dtoa_r+0xb9a>
 8006ee6:	3201      	adds	r2, #1
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	e746      	b.n	8006d7a <_dtoa_r+0x94a>
 8006eec:	2a00      	cmp	r2, #0
 8006eee:	dd07      	ble.n	8006f00 <_dtoa_r+0xad0>
 8006ef0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ef4:	d0ed      	beq.n	8006ed2 <_dtoa_r+0xaa2>
 8006ef6:	f10a 0301 	add.w	r3, sl, #1
 8006efa:	f88b 3000 	strb.w	r3, [fp]
 8006efe:	e73c      	b.n	8006d7a <_dtoa_r+0x94a>
 8006f00:	9b05      	ldr	r3, [sp, #20]
 8006f02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006f06:	4599      	cmp	r9, r3
 8006f08:	d047      	beq.n	8006f9a <_dtoa_r+0xb6a>
 8006f0a:	ee18 1a10 	vmov	r1, s16
 8006f0e:	2300      	movs	r3, #0
 8006f10:	220a      	movs	r2, #10
 8006f12:	4620      	mov	r0, r4
 8006f14:	f000 f8f6 	bl	8007104 <__multadd>
 8006f18:	45b8      	cmp	r8, r7
 8006f1a:	ee08 0a10 	vmov	s16, r0
 8006f1e:	f04f 0300 	mov.w	r3, #0
 8006f22:	f04f 020a 	mov.w	r2, #10
 8006f26:	4641      	mov	r1, r8
 8006f28:	4620      	mov	r0, r4
 8006f2a:	d106      	bne.n	8006f3a <_dtoa_r+0xb0a>
 8006f2c:	f000 f8ea 	bl	8007104 <__multadd>
 8006f30:	4680      	mov	r8, r0
 8006f32:	4607      	mov	r7, r0
 8006f34:	f109 0901 	add.w	r9, r9, #1
 8006f38:	e772      	b.n	8006e20 <_dtoa_r+0x9f0>
 8006f3a:	f000 f8e3 	bl	8007104 <__multadd>
 8006f3e:	4639      	mov	r1, r7
 8006f40:	4680      	mov	r8, r0
 8006f42:	2300      	movs	r3, #0
 8006f44:	220a      	movs	r2, #10
 8006f46:	4620      	mov	r0, r4
 8006f48:	f000 f8dc 	bl	8007104 <__multadd>
 8006f4c:	4607      	mov	r7, r0
 8006f4e:	e7f1      	b.n	8006f34 <_dtoa_r+0xb04>
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	9302      	str	r3, [sp, #8]
 8006f54:	9d01      	ldr	r5, [sp, #4]
 8006f56:	ee18 0a10 	vmov	r0, s16
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	f7ff f9da 	bl	8006314 <quorem>
 8006f60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006f64:	9b01      	ldr	r3, [sp, #4]
 8006f66:	f805 ab01 	strb.w	sl, [r5], #1
 8006f6a:	1aea      	subs	r2, r5, r3
 8006f6c:	9b02      	ldr	r3, [sp, #8]
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	dd09      	ble.n	8006f86 <_dtoa_r+0xb56>
 8006f72:	ee18 1a10 	vmov	r1, s16
 8006f76:	2300      	movs	r3, #0
 8006f78:	220a      	movs	r2, #10
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	f000 f8c2 	bl	8007104 <__multadd>
 8006f80:	ee08 0a10 	vmov	s16, r0
 8006f84:	e7e7      	b.n	8006f56 <_dtoa_r+0xb26>
 8006f86:	9b02      	ldr	r3, [sp, #8]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	bfc8      	it	gt
 8006f8c:	461d      	movgt	r5, r3
 8006f8e:	9b01      	ldr	r3, [sp, #4]
 8006f90:	bfd8      	it	le
 8006f92:	2501      	movle	r5, #1
 8006f94:	441d      	add	r5, r3
 8006f96:	f04f 0800 	mov.w	r8, #0
 8006f9a:	ee18 1a10 	vmov	r1, s16
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	f000 fa5f 	bl	8007464 <__lshift>
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	ee08 0a10 	vmov	s16, r0
 8006fac:	f000 faca 	bl	8007544 <__mcmp>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	dc91      	bgt.n	8006ed8 <_dtoa_r+0xaa8>
 8006fb4:	d102      	bne.n	8006fbc <_dtoa_r+0xb8c>
 8006fb6:	f01a 0f01 	tst.w	sl, #1
 8006fba:	d18d      	bne.n	8006ed8 <_dtoa_r+0xaa8>
 8006fbc:	462b      	mov	r3, r5
 8006fbe:	461d      	mov	r5, r3
 8006fc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fc4:	2a30      	cmp	r2, #48	; 0x30
 8006fc6:	d0fa      	beq.n	8006fbe <_dtoa_r+0xb8e>
 8006fc8:	e6d7      	b.n	8006d7a <_dtoa_r+0x94a>
 8006fca:	9a01      	ldr	r2, [sp, #4]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d184      	bne.n	8006eda <_dtoa_r+0xaaa>
 8006fd0:	9b00      	ldr	r3, [sp, #0]
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	9300      	str	r3, [sp, #0]
 8006fd6:	2331      	movs	r3, #49	; 0x31
 8006fd8:	7013      	strb	r3, [r2, #0]
 8006fda:	e6ce      	b.n	8006d7a <_dtoa_r+0x94a>
 8006fdc:	4b09      	ldr	r3, [pc, #36]	; (8007004 <_dtoa_r+0xbd4>)
 8006fde:	f7ff ba95 	b.w	800650c <_dtoa_r+0xdc>
 8006fe2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f47f aa6e 	bne.w	80064c6 <_dtoa_r+0x96>
 8006fea:	4b07      	ldr	r3, [pc, #28]	; (8007008 <_dtoa_r+0xbd8>)
 8006fec:	f7ff ba8e 	b.w	800650c <_dtoa_r+0xdc>
 8006ff0:	9b02      	ldr	r3, [sp, #8]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	dcae      	bgt.n	8006f54 <_dtoa_r+0xb24>
 8006ff6:	9b06      	ldr	r3, [sp, #24]
 8006ff8:	2b02      	cmp	r3, #2
 8006ffa:	f73f aea8 	bgt.w	8006d4e <_dtoa_r+0x91e>
 8006ffe:	e7a9      	b.n	8006f54 <_dtoa_r+0xb24>
 8007000:	080085ff 	.word	0x080085ff
 8007004:	0800855c 	.word	0x0800855c
 8007008:	08008580 	.word	0x08008580

0800700c <_localeconv_r>:
 800700c:	4800      	ldr	r0, [pc, #0]	; (8007010 <_localeconv_r+0x4>)
 800700e:	4770      	bx	lr
 8007010:	20000168 	.word	0x20000168

08007014 <malloc>:
 8007014:	4b02      	ldr	r3, [pc, #8]	; (8007020 <malloc+0xc>)
 8007016:	4601      	mov	r1, r0
 8007018:	6818      	ldr	r0, [r3, #0]
 800701a:	f000 bc17 	b.w	800784c <_malloc_r>
 800701e:	bf00      	nop
 8007020:	20000014 	.word	0x20000014

08007024 <memcpy>:
 8007024:	440a      	add	r2, r1
 8007026:	4291      	cmp	r1, r2
 8007028:	f100 33ff 	add.w	r3, r0, #4294967295
 800702c:	d100      	bne.n	8007030 <memcpy+0xc>
 800702e:	4770      	bx	lr
 8007030:	b510      	push	{r4, lr}
 8007032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007036:	f803 4f01 	strb.w	r4, [r3, #1]!
 800703a:	4291      	cmp	r1, r2
 800703c:	d1f9      	bne.n	8007032 <memcpy+0xe>
 800703e:	bd10      	pop	{r4, pc}

08007040 <_Balloc>:
 8007040:	b570      	push	{r4, r5, r6, lr}
 8007042:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007044:	4604      	mov	r4, r0
 8007046:	460d      	mov	r5, r1
 8007048:	b976      	cbnz	r6, 8007068 <_Balloc+0x28>
 800704a:	2010      	movs	r0, #16
 800704c:	f7ff ffe2 	bl	8007014 <malloc>
 8007050:	4602      	mov	r2, r0
 8007052:	6260      	str	r0, [r4, #36]	; 0x24
 8007054:	b920      	cbnz	r0, 8007060 <_Balloc+0x20>
 8007056:	4b18      	ldr	r3, [pc, #96]	; (80070b8 <_Balloc+0x78>)
 8007058:	4818      	ldr	r0, [pc, #96]	; (80070bc <_Balloc+0x7c>)
 800705a:	2166      	movs	r1, #102	; 0x66
 800705c:	f000 fc7a 	bl	8007954 <__assert_func>
 8007060:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007064:	6006      	str	r6, [r0, #0]
 8007066:	60c6      	str	r6, [r0, #12]
 8007068:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800706a:	68f3      	ldr	r3, [r6, #12]
 800706c:	b183      	cbz	r3, 8007090 <_Balloc+0x50>
 800706e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007076:	b9b8      	cbnz	r0, 80070a8 <_Balloc+0x68>
 8007078:	2101      	movs	r1, #1
 800707a:	fa01 f605 	lsl.w	r6, r1, r5
 800707e:	1d72      	adds	r2, r6, #5
 8007080:	0092      	lsls	r2, r2, #2
 8007082:	4620      	mov	r0, r4
 8007084:	f000 fb60 	bl	8007748 <_calloc_r>
 8007088:	b160      	cbz	r0, 80070a4 <_Balloc+0x64>
 800708a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800708e:	e00e      	b.n	80070ae <_Balloc+0x6e>
 8007090:	2221      	movs	r2, #33	; 0x21
 8007092:	2104      	movs	r1, #4
 8007094:	4620      	mov	r0, r4
 8007096:	f000 fb57 	bl	8007748 <_calloc_r>
 800709a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800709c:	60f0      	str	r0, [r6, #12]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1e4      	bne.n	800706e <_Balloc+0x2e>
 80070a4:	2000      	movs	r0, #0
 80070a6:	bd70      	pop	{r4, r5, r6, pc}
 80070a8:	6802      	ldr	r2, [r0, #0]
 80070aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070ae:	2300      	movs	r3, #0
 80070b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070b4:	e7f7      	b.n	80070a6 <_Balloc+0x66>
 80070b6:	bf00      	nop
 80070b8:	0800858d 	.word	0x0800858d
 80070bc:	08008610 	.word	0x08008610

080070c0 <_Bfree>:
 80070c0:	b570      	push	{r4, r5, r6, lr}
 80070c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070c4:	4605      	mov	r5, r0
 80070c6:	460c      	mov	r4, r1
 80070c8:	b976      	cbnz	r6, 80070e8 <_Bfree+0x28>
 80070ca:	2010      	movs	r0, #16
 80070cc:	f7ff ffa2 	bl	8007014 <malloc>
 80070d0:	4602      	mov	r2, r0
 80070d2:	6268      	str	r0, [r5, #36]	; 0x24
 80070d4:	b920      	cbnz	r0, 80070e0 <_Bfree+0x20>
 80070d6:	4b09      	ldr	r3, [pc, #36]	; (80070fc <_Bfree+0x3c>)
 80070d8:	4809      	ldr	r0, [pc, #36]	; (8007100 <_Bfree+0x40>)
 80070da:	218a      	movs	r1, #138	; 0x8a
 80070dc:	f000 fc3a 	bl	8007954 <__assert_func>
 80070e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070e4:	6006      	str	r6, [r0, #0]
 80070e6:	60c6      	str	r6, [r0, #12]
 80070e8:	b13c      	cbz	r4, 80070fa <_Bfree+0x3a>
 80070ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80070ec:	6862      	ldr	r2, [r4, #4]
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070f4:	6021      	str	r1, [r4, #0]
 80070f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80070fa:	bd70      	pop	{r4, r5, r6, pc}
 80070fc:	0800858d 	.word	0x0800858d
 8007100:	08008610 	.word	0x08008610

08007104 <__multadd>:
 8007104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007108:	690d      	ldr	r5, [r1, #16]
 800710a:	4607      	mov	r7, r0
 800710c:	460c      	mov	r4, r1
 800710e:	461e      	mov	r6, r3
 8007110:	f101 0c14 	add.w	ip, r1, #20
 8007114:	2000      	movs	r0, #0
 8007116:	f8dc 3000 	ldr.w	r3, [ip]
 800711a:	b299      	uxth	r1, r3
 800711c:	fb02 6101 	mla	r1, r2, r1, r6
 8007120:	0c1e      	lsrs	r6, r3, #16
 8007122:	0c0b      	lsrs	r3, r1, #16
 8007124:	fb02 3306 	mla	r3, r2, r6, r3
 8007128:	b289      	uxth	r1, r1
 800712a:	3001      	adds	r0, #1
 800712c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007130:	4285      	cmp	r5, r0
 8007132:	f84c 1b04 	str.w	r1, [ip], #4
 8007136:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800713a:	dcec      	bgt.n	8007116 <__multadd+0x12>
 800713c:	b30e      	cbz	r6, 8007182 <__multadd+0x7e>
 800713e:	68a3      	ldr	r3, [r4, #8]
 8007140:	42ab      	cmp	r3, r5
 8007142:	dc19      	bgt.n	8007178 <__multadd+0x74>
 8007144:	6861      	ldr	r1, [r4, #4]
 8007146:	4638      	mov	r0, r7
 8007148:	3101      	adds	r1, #1
 800714a:	f7ff ff79 	bl	8007040 <_Balloc>
 800714e:	4680      	mov	r8, r0
 8007150:	b928      	cbnz	r0, 800715e <__multadd+0x5a>
 8007152:	4602      	mov	r2, r0
 8007154:	4b0c      	ldr	r3, [pc, #48]	; (8007188 <__multadd+0x84>)
 8007156:	480d      	ldr	r0, [pc, #52]	; (800718c <__multadd+0x88>)
 8007158:	21b5      	movs	r1, #181	; 0xb5
 800715a:	f000 fbfb 	bl	8007954 <__assert_func>
 800715e:	6922      	ldr	r2, [r4, #16]
 8007160:	3202      	adds	r2, #2
 8007162:	f104 010c 	add.w	r1, r4, #12
 8007166:	0092      	lsls	r2, r2, #2
 8007168:	300c      	adds	r0, #12
 800716a:	f7ff ff5b 	bl	8007024 <memcpy>
 800716e:	4621      	mov	r1, r4
 8007170:	4638      	mov	r0, r7
 8007172:	f7ff ffa5 	bl	80070c0 <_Bfree>
 8007176:	4644      	mov	r4, r8
 8007178:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800717c:	3501      	adds	r5, #1
 800717e:	615e      	str	r6, [r3, #20]
 8007180:	6125      	str	r5, [r4, #16]
 8007182:	4620      	mov	r0, r4
 8007184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007188:	080085ff 	.word	0x080085ff
 800718c:	08008610 	.word	0x08008610

08007190 <__hi0bits>:
 8007190:	0c03      	lsrs	r3, r0, #16
 8007192:	041b      	lsls	r3, r3, #16
 8007194:	b9d3      	cbnz	r3, 80071cc <__hi0bits+0x3c>
 8007196:	0400      	lsls	r0, r0, #16
 8007198:	2310      	movs	r3, #16
 800719a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800719e:	bf04      	itt	eq
 80071a0:	0200      	lsleq	r0, r0, #8
 80071a2:	3308      	addeq	r3, #8
 80071a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80071a8:	bf04      	itt	eq
 80071aa:	0100      	lsleq	r0, r0, #4
 80071ac:	3304      	addeq	r3, #4
 80071ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80071b2:	bf04      	itt	eq
 80071b4:	0080      	lsleq	r0, r0, #2
 80071b6:	3302      	addeq	r3, #2
 80071b8:	2800      	cmp	r0, #0
 80071ba:	db05      	blt.n	80071c8 <__hi0bits+0x38>
 80071bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80071c0:	f103 0301 	add.w	r3, r3, #1
 80071c4:	bf08      	it	eq
 80071c6:	2320      	moveq	r3, #32
 80071c8:	4618      	mov	r0, r3
 80071ca:	4770      	bx	lr
 80071cc:	2300      	movs	r3, #0
 80071ce:	e7e4      	b.n	800719a <__hi0bits+0xa>

080071d0 <__lo0bits>:
 80071d0:	6803      	ldr	r3, [r0, #0]
 80071d2:	f013 0207 	ands.w	r2, r3, #7
 80071d6:	4601      	mov	r1, r0
 80071d8:	d00b      	beq.n	80071f2 <__lo0bits+0x22>
 80071da:	07da      	lsls	r2, r3, #31
 80071dc:	d423      	bmi.n	8007226 <__lo0bits+0x56>
 80071de:	0798      	lsls	r0, r3, #30
 80071e0:	bf49      	itett	mi
 80071e2:	085b      	lsrmi	r3, r3, #1
 80071e4:	089b      	lsrpl	r3, r3, #2
 80071e6:	2001      	movmi	r0, #1
 80071e8:	600b      	strmi	r3, [r1, #0]
 80071ea:	bf5c      	itt	pl
 80071ec:	600b      	strpl	r3, [r1, #0]
 80071ee:	2002      	movpl	r0, #2
 80071f0:	4770      	bx	lr
 80071f2:	b298      	uxth	r0, r3
 80071f4:	b9a8      	cbnz	r0, 8007222 <__lo0bits+0x52>
 80071f6:	0c1b      	lsrs	r3, r3, #16
 80071f8:	2010      	movs	r0, #16
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	b90a      	cbnz	r2, 8007202 <__lo0bits+0x32>
 80071fe:	3008      	adds	r0, #8
 8007200:	0a1b      	lsrs	r3, r3, #8
 8007202:	071a      	lsls	r2, r3, #28
 8007204:	bf04      	itt	eq
 8007206:	091b      	lsreq	r3, r3, #4
 8007208:	3004      	addeq	r0, #4
 800720a:	079a      	lsls	r2, r3, #30
 800720c:	bf04      	itt	eq
 800720e:	089b      	lsreq	r3, r3, #2
 8007210:	3002      	addeq	r0, #2
 8007212:	07da      	lsls	r2, r3, #31
 8007214:	d403      	bmi.n	800721e <__lo0bits+0x4e>
 8007216:	085b      	lsrs	r3, r3, #1
 8007218:	f100 0001 	add.w	r0, r0, #1
 800721c:	d005      	beq.n	800722a <__lo0bits+0x5a>
 800721e:	600b      	str	r3, [r1, #0]
 8007220:	4770      	bx	lr
 8007222:	4610      	mov	r0, r2
 8007224:	e7e9      	b.n	80071fa <__lo0bits+0x2a>
 8007226:	2000      	movs	r0, #0
 8007228:	4770      	bx	lr
 800722a:	2020      	movs	r0, #32
 800722c:	4770      	bx	lr
	...

08007230 <__i2b>:
 8007230:	b510      	push	{r4, lr}
 8007232:	460c      	mov	r4, r1
 8007234:	2101      	movs	r1, #1
 8007236:	f7ff ff03 	bl	8007040 <_Balloc>
 800723a:	4602      	mov	r2, r0
 800723c:	b928      	cbnz	r0, 800724a <__i2b+0x1a>
 800723e:	4b05      	ldr	r3, [pc, #20]	; (8007254 <__i2b+0x24>)
 8007240:	4805      	ldr	r0, [pc, #20]	; (8007258 <__i2b+0x28>)
 8007242:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007246:	f000 fb85 	bl	8007954 <__assert_func>
 800724a:	2301      	movs	r3, #1
 800724c:	6144      	str	r4, [r0, #20]
 800724e:	6103      	str	r3, [r0, #16]
 8007250:	bd10      	pop	{r4, pc}
 8007252:	bf00      	nop
 8007254:	080085ff 	.word	0x080085ff
 8007258:	08008610 	.word	0x08008610

0800725c <__multiply>:
 800725c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	4691      	mov	r9, r2
 8007262:	690a      	ldr	r2, [r1, #16]
 8007264:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007268:	429a      	cmp	r2, r3
 800726a:	bfb8      	it	lt
 800726c:	460b      	movlt	r3, r1
 800726e:	460c      	mov	r4, r1
 8007270:	bfbc      	itt	lt
 8007272:	464c      	movlt	r4, r9
 8007274:	4699      	movlt	r9, r3
 8007276:	6927      	ldr	r7, [r4, #16]
 8007278:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800727c:	68a3      	ldr	r3, [r4, #8]
 800727e:	6861      	ldr	r1, [r4, #4]
 8007280:	eb07 060a 	add.w	r6, r7, sl
 8007284:	42b3      	cmp	r3, r6
 8007286:	b085      	sub	sp, #20
 8007288:	bfb8      	it	lt
 800728a:	3101      	addlt	r1, #1
 800728c:	f7ff fed8 	bl	8007040 <_Balloc>
 8007290:	b930      	cbnz	r0, 80072a0 <__multiply+0x44>
 8007292:	4602      	mov	r2, r0
 8007294:	4b44      	ldr	r3, [pc, #272]	; (80073a8 <__multiply+0x14c>)
 8007296:	4845      	ldr	r0, [pc, #276]	; (80073ac <__multiply+0x150>)
 8007298:	f240 115d 	movw	r1, #349	; 0x15d
 800729c:	f000 fb5a 	bl	8007954 <__assert_func>
 80072a0:	f100 0514 	add.w	r5, r0, #20
 80072a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80072a8:	462b      	mov	r3, r5
 80072aa:	2200      	movs	r2, #0
 80072ac:	4543      	cmp	r3, r8
 80072ae:	d321      	bcc.n	80072f4 <__multiply+0x98>
 80072b0:	f104 0314 	add.w	r3, r4, #20
 80072b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80072b8:	f109 0314 	add.w	r3, r9, #20
 80072bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80072c0:	9202      	str	r2, [sp, #8]
 80072c2:	1b3a      	subs	r2, r7, r4
 80072c4:	3a15      	subs	r2, #21
 80072c6:	f022 0203 	bic.w	r2, r2, #3
 80072ca:	3204      	adds	r2, #4
 80072cc:	f104 0115 	add.w	r1, r4, #21
 80072d0:	428f      	cmp	r7, r1
 80072d2:	bf38      	it	cc
 80072d4:	2204      	movcc	r2, #4
 80072d6:	9201      	str	r2, [sp, #4]
 80072d8:	9a02      	ldr	r2, [sp, #8]
 80072da:	9303      	str	r3, [sp, #12]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d80c      	bhi.n	80072fa <__multiply+0x9e>
 80072e0:	2e00      	cmp	r6, #0
 80072e2:	dd03      	ble.n	80072ec <__multiply+0x90>
 80072e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d05a      	beq.n	80073a2 <__multiply+0x146>
 80072ec:	6106      	str	r6, [r0, #16]
 80072ee:	b005      	add	sp, #20
 80072f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f4:	f843 2b04 	str.w	r2, [r3], #4
 80072f8:	e7d8      	b.n	80072ac <__multiply+0x50>
 80072fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80072fe:	f1ba 0f00 	cmp.w	sl, #0
 8007302:	d024      	beq.n	800734e <__multiply+0xf2>
 8007304:	f104 0e14 	add.w	lr, r4, #20
 8007308:	46a9      	mov	r9, r5
 800730a:	f04f 0c00 	mov.w	ip, #0
 800730e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007312:	f8d9 1000 	ldr.w	r1, [r9]
 8007316:	fa1f fb82 	uxth.w	fp, r2
 800731a:	b289      	uxth	r1, r1
 800731c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007320:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007324:	f8d9 2000 	ldr.w	r2, [r9]
 8007328:	4461      	add	r1, ip
 800732a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800732e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007332:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007336:	b289      	uxth	r1, r1
 8007338:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800733c:	4577      	cmp	r7, lr
 800733e:	f849 1b04 	str.w	r1, [r9], #4
 8007342:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007346:	d8e2      	bhi.n	800730e <__multiply+0xb2>
 8007348:	9a01      	ldr	r2, [sp, #4]
 800734a:	f845 c002 	str.w	ip, [r5, r2]
 800734e:	9a03      	ldr	r2, [sp, #12]
 8007350:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007354:	3304      	adds	r3, #4
 8007356:	f1b9 0f00 	cmp.w	r9, #0
 800735a:	d020      	beq.n	800739e <__multiply+0x142>
 800735c:	6829      	ldr	r1, [r5, #0]
 800735e:	f104 0c14 	add.w	ip, r4, #20
 8007362:	46ae      	mov	lr, r5
 8007364:	f04f 0a00 	mov.w	sl, #0
 8007368:	f8bc b000 	ldrh.w	fp, [ip]
 800736c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007370:	fb09 220b 	mla	r2, r9, fp, r2
 8007374:	4492      	add	sl, r2
 8007376:	b289      	uxth	r1, r1
 8007378:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800737c:	f84e 1b04 	str.w	r1, [lr], #4
 8007380:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007384:	f8be 1000 	ldrh.w	r1, [lr]
 8007388:	0c12      	lsrs	r2, r2, #16
 800738a:	fb09 1102 	mla	r1, r9, r2, r1
 800738e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007392:	4567      	cmp	r7, ip
 8007394:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007398:	d8e6      	bhi.n	8007368 <__multiply+0x10c>
 800739a:	9a01      	ldr	r2, [sp, #4]
 800739c:	50a9      	str	r1, [r5, r2]
 800739e:	3504      	adds	r5, #4
 80073a0:	e79a      	b.n	80072d8 <__multiply+0x7c>
 80073a2:	3e01      	subs	r6, #1
 80073a4:	e79c      	b.n	80072e0 <__multiply+0x84>
 80073a6:	bf00      	nop
 80073a8:	080085ff 	.word	0x080085ff
 80073ac:	08008610 	.word	0x08008610

080073b0 <__pow5mult>:
 80073b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b4:	4615      	mov	r5, r2
 80073b6:	f012 0203 	ands.w	r2, r2, #3
 80073ba:	4606      	mov	r6, r0
 80073bc:	460f      	mov	r7, r1
 80073be:	d007      	beq.n	80073d0 <__pow5mult+0x20>
 80073c0:	4c25      	ldr	r4, [pc, #148]	; (8007458 <__pow5mult+0xa8>)
 80073c2:	3a01      	subs	r2, #1
 80073c4:	2300      	movs	r3, #0
 80073c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073ca:	f7ff fe9b 	bl	8007104 <__multadd>
 80073ce:	4607      	mov	r7, r0
 80073d0:	10ad      	asrs	r5, r5, #2
 80073d2:	d03d      	beq.n	8007450 <__pow5mult+0xa0>
 80073d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80073d6:	b97c      	cbnz	r4, 80073f8 <__pow5mult+0x48>
 80073d8:	2010      	movs	r0, #16
 80073da:	f7ff fe1b 	bl	8007014 <malloc>
 80073de:	4602      	mov	r2, r0
 80073e0:	6270      	str	r0, [r6, #36]	; 0x24
 80073e2:	b928      	cbnz	r0, 80073f0 <__pow5mult+0x40>
 80073e4:	4b1d      	ldr	r3, [pc, #116]	; (800745c <__pow5mult+0xac>)
 80073e6:	481e      	ldr	r0, [pc, #120]	; (8007460 <__pow5mult+0xb0>)
 80073e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80073ec:	f000 fab2 	bl	8007954 <__assert_func>
 80073f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073f4:	6004      	str	r4, [r0, #0]
 80073f6:	60c4      	str	r4, [r0, #12]
 80073f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007400:	b94c      	cbnz	r4, 8007416 <__pow5mult+0x66>
 8007402:	f240 2171 	movw	r1, #625	; 0x271
 8007406:	4630      	mov	r0, r6
 8007408:	f7ff ff12 	bl	8007230 <__i2b>
 800740c:	2300      	movs	r3, #0
 800740e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007412:	4604      	mov	r4, r0
 8007414:	6003      	str	r3, [r0, #0]
 8007416:	f04f 0900 	mov.w	r9, #0
 800741a:	07eb      	lsls	r3, r5, #31
 800741c:	d50a      	bpl.n	8007434 <__pow5mult+0x84>
 800741e:	4639      	mov	r1, r7
 8007420:	4622      	mov	r2, r4
 8007422:	4630      	mov	r0, r6
 8007424:	f7ff ff1a 	bl	800725c <__multiply>
 8007428:	4639      	mov	r1, r7
 800742a:	4680      	mov	r8, r0
 800742c:	4630      	mov	r0, r6
 800742e:	f7ff fe47 	bl	80070c0 <_Bfree>
 8007432:	4647      	mov	r7, r8
 8007434:	106d      	asrs	r5, r5, #1
 8007436:	d00b      	beq.n	8007450 <__pow5mult+0xa0>
 8007438:	6820      	ldr	r0, [r4, #0]
 800743a:	b938      	cbnz	r0, 800744c <__pow5mult+0x9c>
 800743c:	4622      	mov	r2, r4
 800743e:	4621      	mov	r1, r4
 8007440:	4630      	mov	r0, r6
 8007442:	f7ff ff0b 	bl	800725c <__multiply>
 8007446:	6020      	str	r0, [r4, #0]
 8007448:	f8c0 9000 	str.w	r9, [r0]
 800744c:	4604      	mov	r4, r0
 800744e:	e7e4      	b.n	800741a <__pow5mult+0x6a>
 8007450:	4638      	mov	r0, r7
 8007452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007456:	bf00      	nop
 8007458:	08008760 	.word	0x08008760
 800745c:	0800858d 	.word	0x0800858d
 8007460:	08008610 	.word	0x08008610

08007464 <__lshift>:
 8007464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007468:	460c      	mov	r4, r1
 800746a:	6849      	ldr	r1, [r1, #4]
 800746c:	6923      	ldr	r3, [r4, #16]
 800746e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007472:	68a3      	ldr	r3, [r4, #8]
 8007474:	4607      	mov	r7, r0
 8007476:	4691      	mov	r9, r2
 8007478:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800747c:	f108 0601 	add.w	r6, r8, #1
 8007480:	42b3      	cmp	r3, r6
 8007482:	db0b      	blt.n	800749c <__lshift+0x38>
 8007484:	4638      	mov	r0, r7
 8007486:	f7ff fddb 	bl	8007040 <_Balloc>
 800748a:	4605      	mov	r5, r0
 800748c:	b948      	cbnz	r0, 80074a2 <__lshift+0x3e>
 800748e:	4602      	mov	r2, r0
 8007490:	4b2a      	ldr	r3, [pc, #168]	; (800753c <__lshift+0xd8>)
 8007492:	482b      	ldr	r0, [pc, #172]	; (8007540 <__lshift+0xdc>)
 8007494:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007498:	f000 fa5c 	bl	8007954 <__assert_func>
 800749c:	3101      	adds	r1, #1
 800749e:	005b      	lsls	r3, r3, #1
 80074a0:	e7ee      	b.n	8007480 <__lshift+0x1c>
 80074a2:	2300      	movs	r3, #0
 80074a4:	f100 0114 	add.w	r1, r0, #20
 80074a8:	f100 0210 	add.w	r2, r0, #16
 80074ac:	4618      	mov	r0, r3
 80074ae:	4553      	cmp	r3, sl
 80074b0:	db37      	blt.n	8007522 <__lshift+0xbe>
 80074b2:	6920      	ldr	r0, [r4, #16]
 80074b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80074b8:	f104 0314 	add.w	r3, r4, #20
 80074bc:	f019 091f 	ands.w	r9, r9, #31
 80074c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80074c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80074c8:	d02f      	beq.n	800752a <__lshift+0xc6>
 80074ca:	f1c9 0e20 	rsb	lr, r9, #32
 80074ce:	468a      	mov	sl, r1
 80074d0:	f04f 0c00 	mov.w	ip, #0
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	fa02 f209 	lsl.w	r2, r2, r9
 80074da:	ea42 020c 	orr.w	r2, r2, ip
 80074de:	f84a 2b04 	str.w	r2, [sl], #4
 80074e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80074e6:	4298      	cmp	r0, r3
 80074e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80074ec:	d8f2      	bhi.n	80074d4 <__lshift+0x70>
 80074ee:	1b03      	subs	r3, r0, r4
 80074f0:	3b15      	subs	r3, #21
 80074f2:	f023 0303 	bic.w	r3, r3, #3
 80074f6:	3304      	adds	r3, #4
 80074f8:	f104 0215 	add.w	r2, r4, #21
 80074fc:	4290      	cmp	r0, r2
 80074fe:	bf38      	it	cc
 8007500:	2304      	movcc	r3, #4
 8007502:	f841 c003 	str.w	ip, [r1, r3]
 8007506:	f1bc 0f00 	cmp.w	ip, #0
 800750a:	d001      	beq.n	8007510 <__lshift+0xac>
 800750c:	f108 0602 	add.w	r6, r8, #2
 8007510:	3e01      	subs	r6, #1
 8007512:	4638      	mov	r0, r7
 8007514:	612e      	str	r6, [r5, #16]
 8007516:	4621      	mov	r1, r4
 8007518:	f7ff fdd2 	bl	80070c0 <_Bfree>
 800751c:	4628      	mov	r0, r5
 800751e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007522:	f842 0f04 	str.w	r0, [r2, #4]!
 8007526:	3301      	adds	r3, #1
 8007528:	e7c1      	b.n	80074ae <__lshift+0x4a>
 800752a:	3904      	subs	r1, #4
 800752c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007530:	f841 2f04 	str.w	r2, [r1, #4]!
 8007534:	4298      	cmp	r0, r3
 8007536:	d8f9      	bhi.n	800752c <__lshift+0xc8>
 8007538:	e7ea      	b.n	8007510 <__lshift+0xac>
 800753a:	bf00      	nop
 800753c:	080085ff 	.word	0x080085ff
 8007540:	08008610 	.word	0x08008610

08007544 <__mcmp>:
 8007544:	b530      	push	{r4, r5, lr}
 8007546:	6902      	ldr	r2, [r0, #16]
 8007548:	690c      	ldr	r4, [r1, #16]
 800754a:	1b12      	subs	r2, r2, r4
 800754c:	d10e      	bne.n	800756c <__mcmp+0x28>
 800754e:	f100 0314 	add.w	r3, r0, #20
 8007552:	3114      	adds	r1, #20
 8007554:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007558:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800755c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007560:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007564:	42a5      	cmp	r5, r4
 8007566:	d003      	beq.n	8007570 <__mcmp+0x2c>
 8007568:	d305      	bcc.n	8007576 <__mcmp+0x32>
 800756a:	2201      	movs	r2, #1
 800756c:	4610      	mov	r0, r2
 800756e:	bd30      	pop	{r4, r5, pc}
 8007570:	4283      	cmp	r3, r0
 8007572:	d3f3      	bcc.n	800755c <__mcmp+0x18>
 8007574:	e7fa      	b.n	800756c <__mcmp+0x28>
 8007576:	f04f 32ff 	mov.w	r2, #4294967295
 800757a:	e7f7      	b.n	800756c <__mcmp+0x28>

0800757c <__mdiff>:
 800757c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007580:	460c      	mov	r4, r1
 8007582:	4606      	mov	r6, r0
 8007584:	4611      	mov	r1, r2
 8007586:	4620      	mov	r0, r4
 8007588:	4690      	mov	r8, r2
 800758a:	f7ff ffdb 	bl	8007544 <__mcmp>
 800758e:	1e05      	subs	r5, r0, #0
 8007590:	d110      	bne.n	80075b4 <__mdiff+0x38>
 8007592:	4629      	mov	r1, r5
 8007594:	4630      	mov	r0, r6
 8007596:	f7ff fd53 	bl	8007040 <_Balloc>
 800759a:	b930      	cbnz	r0, 80075aa <__mdiff+0x2e>
 800759c:	4b3a      	ldr	r3, [pc, #232]	; (8007688 <__mdiff+0x10c>)
 800759e:	4602      	mov	r2, r0
 80075a0:	f240 2132 	movw	r1, #562	; 0x232
 80075a4:	4839      	ldr	r0, [pc, #228]	; (800768c <__mdiff+0x110>)
 80075a6:	f000 f9d5 	bl	8007954 <__assert_func>
 80075aa:	2301      	movs	r3, #1
 80075ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80075b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b4:	bfa4      	itt	ge
 80075b6:	4643      	movge	r3, r8
 80075b8:	46a0      	movge	r8, r4
 80075ba:	4630      	mov	r0, r6
 80075bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80075c0:	bfa6      	itte	ge
 80075c2:	461c      	movge	r4, r3
 80075c4:	2500      	movge	r5, #0
 80075c6:	2501      	movlt	r5, #1
 80075c8:	f7ff fd3a 	bl	8007040 <_Balloc>
 80075cc:	b920      	cbnz	r0, 80075d8 <__mdiff+0x5c>
 80075ce:	4b2e      	ldr	r3, [pc, #184]	; (8007688 <__mdiff+0x10c>)
 80075d0:	4602      	mov	r2, r0
 80075d2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80075d6:	e7e5      	b.n	80075a4 <__mdiff+0x28>
 80075d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80075dc:	6926      	ldr	r6, [r4, #16]
 80075de:	60c5      	str	r5, [r0, #12]
 80075e0:	f104 0914 	add.w	r9, r4, #20
 80075e4:	f108 0514 	add.w	r5, r8, #20
 80075e8:	f100 0e14 	add.w	lr, r0, #20
 80075ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80075f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80075f4:	f108 0210 	add.w	r2, r8, #16
 80075f8:	46f2      	mov	sl, lr
 80075fa:	2100      	movs	r1, #0
 80075fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8007600:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007604:	fa1f f883 	uxth.w	r8, r3
 8007608:	fa11 f18b 	uxtah	r1, r1, fp
 800760c:	0c1b      	lsrs	r3, r3, #16
 800760e:	eba1 0808 	sub.w	r8, r1, r8
 8007612:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007616:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800761a:	fa1f f888 	uxth.w	r8, r8
 800761e:	1419      	asrs	r1, r3, #16
 8007620:	454e      	cmp	r6, r9
 8007622:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007626:	f84a 3b04 	str.w	r3, [sl], #4
 800762a:	d8e7      	bhi.n	80075fc <__mdiff+0x80>
 800762c:	1b33      	subs	r3, r6, r4
 800762e:	3b15      	subs	r3, #21
 8007630:	f023 0303 	bic.w	r3, r3, #3
 8007634:	3304      	adds	r3, #4
 8007636:	3415      	adds	r4, #21
 8007638:	42a6      	cmp	r6, r4
 800763a:	bf38      	it	cc
 800763c:	2304      	movcc	r3, #4
 800763e:	441d      	add	r5, r3
 8007640:	4473      	add	r3, lr
 8007642:	469e      	mov	lr, r3
 8007644:	462e      	mov	r6, r5
 8007646:	4566      	cmp	r6, ip
 8007648:	d30e      	bcc.n	8007668 <__mdiff+0xec>
 800764a:	f10c 0203 	add.w	r2, ip, #3
 800764e:	1b52      	subs	r2, r2, r5
 8007650:	f022 0203 	bic.w	r2, r2, #3
 8007654:	3d03      	subs	r5, #3
 8007656:	45ac      	cmp	ip, r5
 8007658:	bf38      	it	cc
 800765a:	2200      	movcc	r2, #0
 800765c:	441a      	add	r2, r3
 800765e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007662:	b17b      	cbz	r3, 8007684 <__mdiff+0x108>
 8007664:	6107      	str	r7, [r0, #16]
 8007666:	e7a3      	b.n	80075b0 <__mdiff+0x34>
 8007668:	f856 8b04 	ldr.w	r8, [r6], #4
 800766c:	fa11 f288 	uxtah	r2, r1, r8
 8007670:	1414      	asrs	r4, r2, #16
 8007672:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007676:	b292      	uxth	r2, r2
 8007678:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800767c:	f84e 2b04 	str.w	r2, [lr], #4
 8007680:	1421      	asrs	r1, r4, #16
 8007682:	e7e0      	b.n	8007646 <__mdiff+0xca>
 8007684:	3f01      	subs	r7, #1
 8007686:	e7ea      	b.n	800765e <__mdiff+0xe2>
 8007688:	080085ff 	.word	0x080085ff
 800768c:	08008610 	.word	0x08008610

08007690 <__d2b>:
 8007690:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007694:	4689      	mov	r9, r1
 8007696:	2101      	movs	r1, #1
 8007698:	ec57 6b10 	vmov	r6, r7, d0
 800769c:	4690      	mov	r8, r2
 800769e:	f7ff fccf 	bl	8007040 <_Balloc>
 80076a2:	4604      	mov	r4, r0
 80076a4:	b930      	cbnz	r0, 80076b4 <__d2b+0x24>
 80076a6:	4602      	mov	r2, r0
 80076a8:	4b25      	ldr	r3, [pc, #148]	; (8007740 <__d2b+0xb0>)
 80076aa:	4826      	ldr	r0, [pc, #152]	; (8007744 <__d2b+0xb4>)
 80076ac:	f240 310a 	movw	r1, #778	; 0x30a
 80076b0:	f000 f950 	bl	8007954 <__assert_func>
 80076b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80076b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076bc:	bb35      	cbnz	r5, 800770c <__d2b+0x7c>
 80076be:	2e00      	cmp	r6, #0
 80076c0:	9301      	str	r3, [sp, #4]
 80076c2:	d028      	beq.n	8007716 <__d2b+0x86>
 80076c4:	4668      	mov	r0, sp
 80076c6:	9600      	str	r6, [sp, #0]
 80076c8:	f7ff fd82 	bl	80071d0 <__lo0bits>
 80076cc:	9900      	ldr	r1, [sp, #0]
 80076ce:	b300      	cbz	r0, 8007712 <__d2b+0x82>
 80076d0:	9a01      	ldr	r2, [sp, #4]
 80076d2:	f1c0 0320 	rsb	r3, r0, #32
 80076d6:	fa02 f303 	lsl.w	r3, r2, r3
 80076da:	430b      	orrs	r3, r1
 80076dc:	40c2      	lsrs	r2, r0
 80076de:	6163      	str	r3, [r4, #20]
 80076e0:	9201      	str	r2, [sp, #4]
 80076e2:	9b01      	ldr	r3, [sp, #4]
 80076e4:	61a3      	str	r3, [r4, #24]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	bf14      	ite	ne
 80076ea:	2202      	movne	r2, #2
 80076ec:	2201      	moveq	r2, #1
 80076ee:	6122      	str	r2, [r4, #16]
 80076f0:	b1d5      	cbz	r5, 8007728 <__d2b+0x98>
 80076f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80076f6:	4405      	add	r5, r0
 80076f8:	f8c9 5000 	str.w	r5, [r9]
 80076fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007700:	f8c8 0000 	str.w	r0, [r8]
 8007704:	4620      	mov	r0, r4
 8007706:	b003      	add	sp, #12
 8007708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800770c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007710:	e7d5      	b.n	80076be <__d2b+0x2e>
 8007712:	6161      	str	r1, [r4, #20]
 8007714:	e7e5      	b.n	80076e2 <__d2b+0x52>
 8007716:	a801      	add	r0, sp, #4
 8007718:	f7ff fd5a 	bl	80071d0 <__lo0bits>
 800771c:	9b01      	ldr	r3, [sp, #4]
 800771e:	6163      	str	r3, [r4, #20]
 8007720:	2201      	movs	r2, #1
 8007722:	6122      	str	r2, [r4, #16]
 8007724:	3020      	adds	r0, #32
 8007726:	e7e3      	b.n	80076f0 <__d2b+0x60>
 8007728:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800772c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007730:	f8c9 0000 	str.w	r0, [r9]
 8007734:	6918      	ldr	r0, [r3, #16]
 8007736:	f7ff fd2b 	bl	8007190 <__hi0bits>
 800773a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800773e:	e7df      	b.n	8007700 <__d2b+0x70>
 8007740:	080085ff 	.word	0x080085ff
 8007744:	08008610 	.word	0x08008610

08007748 <_calloc_r>:
 8007748:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800774a:	fba1 2402 	umull	r2, r4, r1, r2
 800774e:	b94c      	cbnz	r4, 8007764 <_calloc_r+0x1c>
 8007750:	4611      	mov	r1, r2
 8007752:	9201      	str	r2, [sp, #4]
 8007754:	f000 f87a 	bl	800784c <_malloc_r>
 8007758:	9a01      	ldr	r2, [sp, #4]
 800775a:	4605      	mov	r5, r0
 800775c:	b930      	cbnz	r0, 800776c <_calloc_r+0x24>
 800775e:	4628      	mov	r0, r5
 8007760:	b003      	add	sp, #12
 8007762:	bd30      	pop	{r4, r5, pc}
 8007764:	220c      	movs	r2, #12
 8007766:	6002      	str	r2, [r0, #0]
 8007768:	2500      	movs	r5, #0
 800776a:	e7f8      	b.n	800775e <_calloc_r+0x16>
 800776c:	4621      	mov	r1, r4
 800776e:	f7fe f95f 	bl	8005a30 <memset>
 8007772:	e7f4      	b.n	800775e <_calloc_r+0x16>

08007774 <_free_r>:
 8007774:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007776:	2900      	cmp	r1, #0
 8007778:	d044      	beq.n	8007804 <_free_r+0x90>
 800777a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800777e:	9001      	str	r0, [sp, #4]
 8007780:	2b00      	cmp	r3, #0
 8007782:	f1a1 0404 	sub.w	r4, r1, #4
 8007786:	bfb8      	it	lt
 8007788:	18e4      	addlt	r4, r4, r3
 800778a:	f000 f925 	bl	80079d8 <__malloc_lock>
 800778e:	4a1e      	ldr	r2, [pc, #120]	; (8007808 <_free_r+0x94>)
 8007790:	9801      	ldr	r0, [sp, #4]
 8007792:	6813      	ldr	r3, [r2, #0]
 8007794:	b933      	cbnz	r3, 80077a4 <_free_r+0x30>
 8007796:	6063      	str	r3, [r4, #4]
 8007798:	6014      	str	r4, [r2, #0]
 800779a:	b003      	add	sp, #12
 800779c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077a0:	f000 b920 	b.w	80079e4 <__malloc_unlock>
 80077a4:	42a3      	cmp	r3, r4
 80077a6:	d908      	bls.n	80077ba <_free_r+0x46>
 80077a8:	6825      	ldr	r5, [r4, #0]
 80077aa:	1961      	adds	r1, r4, r5
 80077ac:	428b      	cmp	r3, r1
 80077ae:	bf01      	itttt	eq
 80077b0:	6819      	ldreq	r1, [r3, #0]
 80077b2:	685b      	ldreq	r3, [r3, #4]
 80077b4:	1949      	addeq	r1, r1, r5
 80077b6:	6021      	streq	r1, [r4, #0]
 80077b8:	e7ed      	b.n	8007796 <_free_r+0x22>
 80077ba:	461a      	mov	r2, r3
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	b10b      	cbz	r3, 80077c4 <_free_r+0x50>
 80077c0:	42a3      	cmp	r3, r4
 80077c2:	d9fa      	bls.n	80077ba <_free_r+0x46>
 80077c4:	6811      	ldr	r1, [r2, #0]
 80077c6:	1855      	adds	r5, r2, r1
 80077c8:	42a5      	cmp	r5, r4
 80077ca:	d10b      	bne.n	80077e4 <_free_r+0x70>
 80077cc:	6824      	ldr	r4, [r4, #0]
 80077ce:	4421      	add	r1, r4
 80077d0:	1854      	adds	r4, r2, r1
 80077d2:	42a3      	cmp	r3, r4
 80077d4:	6011      	str	r1, [r2, #0]
 80077d6:	d1e0      	bne.n	800779a <_free_r+0x26>
 80077d8:	681c      	ldr	r4, [r3, #0]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	6053      	str	r3, [r2, #4]
 80077de:	4421      	add	r1, r4
 80077e0:	6011      	str	r1, [r2, #0]
 80077e2:	e7da      	b.n	800779a <_free_r+0x26>
 80077e4:	d902      	bls.n	80077ec <_free_r+0x78>
 80077e6:	230c      	movs	r3, #12
 80077e8:	6003      	str	r3, [r0, #0]
 80077ea:	e7d6      	b.n	800779a <_free_r+0x26>
 80077ec:	6825      	ldr	r5, [r4, #0]
 80077ee:	1961      	adds	r1, r4, r5
 80077f0:	428b      	cmp	r3, r1
 80077f2:	bf04      	itt	eq
 80077f4:	6819      	ldreq	r1, [r3, #0]
 80077f6:	685b      	ldreq	r3, [r3, #4]
 80077f8:	6063      	str	r3, [r4, #4]
 80077fa:	bf04      	itt	eq
 80077fc:	1949      	addeq	r1, r1, r5
 80077fe:	6021      	streq	r1, [r4, #0]
 8007800:	6054      	str	r4, [r2, #4]
 8007802:	e7ca      	b.n	800779a <_free_r+0x26>
 8007804:	b003      	add	sp, #12
 8007806:	bd30      	pop	{r4, r5, pc}
 8007808:	20000658 	.word	0x20000658

0800780c <sbrk_aligned>:
 800780c:	b570      	push	{r4, r5, r6, lr}
 800780e:	4e0e      	ldr	r6, [pc, #56]	; (8007848 <sbrk_aligned+0x3c>)
 8007810:	460c      	mov	r4, r1
 8007812:	6831      	ldr	r1, [r6, #0]
 8007814:	4605      	mov	r5, r0
 8007816:	b911      	cbnz	r1, 800781e <sbrk_aligned+0x12>
 8007818:	f000 f88c 	bl	8007934 <_sbrk_r>
 800781c:	6030      	str	r0, [r6, #0]
 800781e:	4621      	mov	r1, r4
 8007820:	4628      	mov	r0, r5
 8007822:	f000 f887 	bl	8007934 <_sbrk_r>
 8007826:	1c43      	adds	r3, r0, #1
 8007828:	d00a      	beq.n	8007840 <sbrk_aligned+0x34>
 800782a:	1cc4      	adds	r4, r0, #3
 800782c:	f024 0403 	bic.w	r4, r4, #3
 8007830:	42a0      	cmp	r0, r4
 8007832:	d007      	beq.n	8007844 <sbrk_aligned+0x38>
 8007834:	1a21      	subs	r1, r4, r0
 8007836:	4628      	mov	r0, r5
 8007838:	f000 f87c 	bl	8007934 <_sbrk_r>
 800783c:	3001      	adds	r0, #1
 800783e:	d101      	bne.n	8007844 <sbrk_aligned+0x38>
 8007840:	f04f 34ff 	mov.w	r4, #4294967295
 8007844:	4620      	mov	r0, r4
 8007846:	bd70      	pop	{r4, r5, r6, pc}
 8007848:	2000065c 	.word	0x2000065c

0800784c <_malloc_r>:
 800784c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007850:	1ccd      	adds	r5, r1, #3
 8007852:	f025 0503 	bic.w	r5, r5, #3
 8007856:	3508      	adds	r5, #8
 8007858:	2d0c      	cmp	r5, #12
 800785a:	bf38      	it	cc
 800785c:	250c      	movcc	r5, #12
 800785e:	2d00      	cmp	r5, #0
 8007860:	4607      	mov	r7, r0
 8007862:	db01      	blt.n	8007868 <_malloc_r+0x1c>
 8007864:	42a9      	cmp	r1, r5
 8007866:	d905      	bls.n	8007874 <_malloc_r+0x28>
 8007868:	230c      	movs	r3, #12
 800786a:	603b      	str	r3, [r7, #0]
 800786c:	2600      	movs	r6, #0
 800786e:	4630      	mov	r0, r6
 8007870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007874:	4e2e      	ldr	r6, [pc, #184]	; (8007930 <_malloc_r+0xe4>)
 8007876:	f000 f8af 	bl	80079d8 <__malloc_lock>
 800787a:	6833      	ldr	r3, [r6, #0]
 800787c:	461c      	mov	r4, r3
 800787e:	bb34      	cbnz	r4, 80078ce <_malloc_r+0x82>
 8007880:	4629      	mov	r1, r5
 8007882:	4638      	mov	r0, r7
 8007884:	f7ff ffc2 	bl	800780c <sbrk_aligned>
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	4604      	mov	r4, r0
 800788c:	d14d      	bne.n	800792a <_malloc_r+0xde>
 800788e:	6834      	ldr	r4, [r6, #0]
 8007890:	4626      	mov	r6, r4
 8007892:	2e00      	cmp	r6, #0
 8007894:	d140      	bne.n	8007918 <_malloc_r+0xcc>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	4631      	mov	r1, r6
 800789a:	4638      	mov	r0, r7
 800789c:	eb04 0803 	add.w	r8, r4, r3
 80078a0:	f000 f848 	bl	8007934 <_sbrk_r>
 80078a4:	4580      	cmp	r8, r0
 80078a6:	d13a      	bne.n	800791e <_malloc_r+0xd2>
 80078a8:	6821      	ldr	r1, [r4, #0]
 80078aa:	3503      	adds	r5, #3
 80078ac:	1a6d      	subs	r5, r5, r1
 80078ae:	f025 0503 	bic.w	r5, r5, #3
 80078b2:	3508      	adds	r5, #8
 80078b4:	2d0c      	cmp	r5, #12
 80078b6:	bf38      	it	cc
 80078b8:	250c      	movcc	r5, #12
 80078ba:	4629      	mov	r1, r5
 80078bc:	4638      	mov	r0, r7
 80078be:	f7ff ffa5 	bl	800780c <sbrk_aligned>
 80078c2:	3001      	adds	r0, #1
 80078c4:	d02b      	beq.n	800791e <_malloc_r+0xd2>
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	442b      	add	r3, r5
 80078ca:	6023      	str	r3, [r4, #0]
 80078cc:	e00e      	b.n	80078ec <_malloc_r+0xa0>
 80078ce:	6822      	ldr	r2, [r4, #0]
 80078d0:	1b52      	subs	r2, r2, r5
 80078d2:	d41e      	bmi.n	8007912 <_malloc_r+0xc6>
 80078d4:	2a0b      	cmp	r2, #11
 80078d6:	d916      	bls.n	8007906 <_malloc_r+0xba>
 80078d8:	1961      	adds	r1, r4, r5
 80078da:	42a3      	cmp	r3, r4
 80078dc:	6025      	str	r5, [r4, #0]
 80078de:	bf18      	it	ne
 80078e0:	6059      	strne	r1, [r3, #4]
 80078e2:	6863      	ldr	r3, [r4, #4]
 80078e4:	bf08      	it	eq
 80078e6:	6031      	streq	r1, [r6, #0]
 80078e8:	5162      	str	r2, [r4, r5]
 80078ea:	604b      	str	r3, [r1, #4]
 80078ec:	4638      	mov	r0, r7
 80078ee:	f104 060b 	add.w	r6, r4, #11
 80078f2:	f000 f877 	bl	80079e4 <__malloc_unlock>
 80078f6:	f026 0607 	bic.w	r6, r6, #7
 80078fa:	1d23      	adds	r3, r4, #4
 80078fc:	1af2      	subs	r2, r6, r3
 80078fe:	d0b6      	beq.n	800786e <_malloc_r+0x22>
 8007900:	1b9b      	subs	r3, r3, r6
 8007902:	50a3      	str	r3, [r4, r2]
 8007904:	e7b3      	b.n	800786e <_malloc_r+0x22>
 8007906:	6862      	ldr	r2, [r4, #4]
 8007908:	42a3      	cmp	r3, r4
 800790a:	bf0c      	ite	eq
 800790c:	6032      	streq	r2, [r6, #0]
 800790e:	605a      	strne	r2, [r3, #4]
 8007910:	e7ec      	b.n	80078ec <_malloc_r+0xa0>
 8007912:	4623      	mov	r3, r4
 8007914:	6864      	ldr	r4, [r4, #4]
 8007916:	e7b2      	b.n	800787e <_malloc_r+0x32>
 8007918:	4634      	mov	r4, r6
 800791a:	6876      	ldr	r6, [r6, #4]
 800791c:	e7b9      	b.n	8007892 <_malloc_r+0x46>
 800791e:	230c      	movs	r3, #12
 8007920:	603b      	str	r3, [r7, #0]
 8007922:	4638      	mov	r0, r7
 8007924:	f000 f85e 	bl	80079e4 <__malloc_unlock>
 8007928:	e7a1      	b.n	800786e <_malloc_r+0x22>
 800792a:	6025      	str	r5, [r4, #0]
 800792c:	e7de      	b.n	80078ec <_malloc_r+0xa0>
 800792e:	bf00      	nop
 8007930:	20000658 	.word	0x20000658

08007934 <_sbrk_r>:
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4d06      	ldr	r5, [pc, #24]	; (8007950 <_sbrk_r+0x1c>)
 8007938:	2300      	movs	r3, #0
 800793a:	4604      	mov	r4, r0
 800793c:	4608      	mov	r0, r1
 800793e:	602b      	str	r3, [r5, #0]
 8007940:	f000 fdce 	bl	80084e0 <_sbrk>
 8007944:	1c43      	adds	r3, r0, #1
 8007946:	d102      	bne.n	800794e <_sbrk_r+0x1a>
 8007948:	682b      	ldr	r3, [r5, #0]
 800794a:	b103      	cbz	r3, 800794e <_sbrk_r+0x1a>
 800794c:	6023      	str	r3, [r4, #0]
 800794e:	bd38      	pop	{r3, r4, r5, pc}
 8007950:	20000660 	.word	0x20000660

08007954 <__assert_func>:
 8007954:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007956:	4614      	mov	r4, r2
 8007958:	461a      	mov	r2, r3
 800795a:	4b09      	ldr	r3, [pc, #36]	; (8007980 <__assert_func+0x2c>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4605      	mov	r5, r0
 8007960:	68d8      	ldr	r0, [r3, #12]
 8007962:	b14c      	cbz	r4, 8007978 <__assert_func+0x24>
 8007964:	4b07      	ldr	r3, [pc, #28]	; (8007984 <__assert_func+0x30>)
 8007966:	9100      	str	r1, [sp, #0]
 8007968:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800796c:	4906      	ldr	r1, [pc, #24]	; (8007988 <__assert_func+0x34>)
 800796e:	462b      	mov	r3, r5
 8007970:	f000 f80e 	bl	8007990 <fiprintf>
 8007974:	f000 fa64 	bl	8007e40 <abort>
 8007978:	4b04      	ldr	r3, [pc, #16]	; (800798c <__assert_func+0x38>)
 800797a:	461c      	mov	r4, r3
 800797c:	e7f3      	b.n	8007966 <__assert_func+0x12>
 800797e:	bf00      	nop
 8007980:	20000014 	.word	0x20000014
 8007984:	0800876c 	.word	0x0800876c
 8007988:	08008779 	.word	0x08008779
 800798c:	080087a7 	.word	0x080087a7

08007990 <fiprintf>:
 8007990:	b40e      	push	{r1, r2, r3}
 8007992:	b503      	push	{r0, r1, lr}
 8007994:	4601      	mov	r1, r0
 8007996:	ab03      	add	r3, sp, #12
 8007998:	4805      	ldr	r0, [pc, #20]	; (80079b0 <fiprintf+0x20>)
 800799a:	f853 2b04 	ldr.w	r2, [r3], #4
 800799e:	6800      	ldr	r0, [r0, #0]
 80079a0:	9301      	str	r3, [sp, #4]
 80079a2:	f000 f84f 	bl	8007a44 <_vfiprintf_r>
 80079a6:	b002      	add	sp, #8
 80079a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80079ac:	b003      	add	sp, #12
 80079ae:	4770      	bx	lr
 80079b0:	20000014 	.word	0x20000014

080079b4 <__ascii_mbtowc>:
 80079b4:	b082      	sub	sp, #8
 80079b6:	b901      	cbnz	r1, 80079ba <__ascii_mbtowc+0x6>
 80079b8:	a901      	add	r1, sp, #4
 80079ba:	b142      	cbz	r2, 80079ce <__ascii_mbtowc+0x1a>
 80079bc:	b14b      	cbz	r3, 80079d2 <__ascii_mbtowc+0x1e>
 80079be:	7813      	ldrb	r3, [r2, #0]
 80079c0:	600b      	str	r3, [r1, #0]
 80079c2:	7812      	ldrb	r2, [r2, #0]
 80079c4:	1e10      	subs	r0, r2, #0
 80079c6:	bf18      	it	ne
 80079c8:	2001      	movne	r0, #1
 80079ca:	b002      	add	sp, #8
 80079cc:	4770      	bx	lr
 80079ce:	4610      	mov	r0, r2
 80079d0:	e7fb      	b.n	80079ca <__ascii_mbtowc+0x16>
 80079d2:	f06f 0001 	mvn.w	r0, #1
 80079d6:	e7f8      	b.n	80079ca <__ascii_mbtowc+0x16>

080079d8 <__malloc_lock>:
 80079d8:	4801      	ldr	r0, [pc, #4]	; (80079e0 <__malloc_lock+0x8>)
 80079da:	f000 bbf1 	b.w	80081c0 <__retarget_lock_acquire_recursive>
 80079de:	bf00      	nop
 80079e0:	20000664 	.word	0x20000664

080079e4 <__malloc_unlock>:
 80079e4:	4801      	ldr	r0, [pc, #4]	; (80079ec <__malloc_unlock+0x8>)
 80079e6:	f000 bbec 	b.w	80081c2 <__retarget_lock_release_recursive>
 80079ea:	bf00      	nop
 80079ec:	20000664 	.word	0x20000664

080079f0 <__sfputc_r>:
 80079f0:	6893      	ldr	r3, [r2, #8]
 80079f2:	3b01      	subs	r3, #1
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	b410      	push	{r4}
 80079f8:	6093      	str	r3, [r2, #8]
 80079fa:	da08      	bge.n	8007a0e <__sfputc_r+0x1e>
 80079fc:	6994      	ldr	r4, [r2, #24]
 80079fe:	42a3      	cmp	r3, r4
 8007a00:	db01      	blt.n	8007a06 <__sfputc_r+0x16>
 8007a02:	290a      	cmp	r1, #10
 8007a04:	d103      	bne.n	8007a0e <__sfputc_r+0x1e>
 8007a06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a0a:	f000 b94b 	b.w	8007ca4 <__swbuf_r>
 8007a0e:	6813      	ldr	r3, [r2, #0]
 8007a10:	1c58      	adds	r0, r3, #1
 8007a12:	6010      	str	r0, [r2, #0]
 8007a14:	7019      	strb	r1, [r3, #0]
 8007a16:	4608      	mov	r0, r1
 8007a18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <__sfputs_r>:
 8007a1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a20:	4606      	mov	r6, r0
 8007a22:	460f      	mov	r7, r1
 8007a24:	4614      	mov	r4, r2
 8007a26:	18d5      	adds	r5, r2, r3
 8007a28:	42ac      	cmp	r4, r5
 8007a2a:	d101      	bne.n	8007a30 <__sfputs_r+0x12>
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	e007      	b.n	8007a40 <__sfputs_r+0x22>
 8007a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a34:	463a      	mov	r2, r7
 8007a36:	4630      	mov	r0, r6
 8007a38:	f7ff ffda 	bl	80079f0 <__sfputc_r>
 8007a3c:	1c43      	adds	r3, r0, #1
 8007a3e:	d1f3      	bne.n	8007a28 <__sfputs_r+0xa>
 8007a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a44 <_vfiprintf_r>:
 8007a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a48:	460d      	mov	r5, r1
 8007a4a:	b09d      	sub	sp, #116	; 0x74
 8007a4c:	4614      	mov	r4, r2
 8007a4e:	4698      	mov	r8, r3
 8007a50:	4606      	mov	r6, r0
 8007a52:	b118      	cbz	r0, 8007a5c <_vfiprintf_r+0x18>
 8007a54:	6983      	ldr	r3, [r0, #24]
 8007a56:	b90b      	cbnz	r3, 8007a5c <_vfiprintf_r+0x18>
 8007a58:	f000 fb14 	bl	8008084 <__sinit>
 8007a5c:	4b89      	ldr	r3, [pc, #548]	; (8007c84 <_vfiprintf_r+0x240>)
 8007a5e:	429d      	cmp	r5, r3
 8007a60:	d11b      	bne.n	8007a9a <_vfiprintf_r+0x56>
 8007a62:	6875      	ldr	r5, [r6, #4]
 8007a64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a66:	07d9      	lsls	r1, r3, #31
 8007a68:	d405      	bmi.n	8007a76 <_vfiprintf_r+0x32>
 8007a6a:	89ab      	ldrh	r3, [r5, #12]
 8007a6c:	059a      	lsls	r2, r3, #22
 8007a6e:	d402      	bmi.n	8007a76 <_vfiprintf_r+0x32>
 8007a70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a72:	f000 fba5 	bl	80081c0 <__retarget_lock_acquire_recursive>
 8007a76:	89ab      	ldrh	r3, [r5, #12]
 8007a78:	071b      	lsls	r3, r3, #28
 8007a7a:	d501      	bpl.n	8007a80 <_vfiprintf_r+0x3c>
 8007a7c:	692b      	ldr	r3, [r5, #16]
 8007a7e:	b9eb      	cbnz	r3, 8007abc <_vfiprintf_r+0x78>
 8007a80:	4629      	mov	r1, r5
 8007a82:	4630      	mov	r0, r6
 8007a84:	f000 f96e 	bl	8007d64 <__swsetup_r>
 8007a88:	b1c0      	cbz	r0, 8007abc <_vfiprintf_r+0x78>
 8007a8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a8c:	07dc      	lsls	r4, r3, #31
 8007a8e:	d50e      	bpl.n	8007aae <_vfiprintf_r+0x6a>
 8007a90:	f04f 30ff 	mov.w	r0, #4294967295
 8007a94:	b01d      	add	sp, #116	; 0x74
 8007a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9a:	4b7b      	ldr	r3, [pc, #492]	; (8007c88 <_vfiprintf_r+0x244>)
 8007a9c:	429d      	cmp	r5, r3
 8007a9e:	d101      	bne.n	8007aa4 <_vfiprintf_r+0x60>
 8007aa0:	68b5      	ldr	r5, [r6, #8]
 8007aa2:	e7df      	b.n	8007a64 <_vfiprintf_r+0x20>
 8007aa4:	4b79      	ldr	r3, [pc, #484]	; (8007c8c <_vfiprintf_r+0x248>)
 8007aa6:	429d      	cmp	r5, r3
 8007aa8:	bf08      	it	eq
 8007aaa:	68f5      	ldreq	r5, [r6, #12]
 8007aac:	e7da      	b.n	8007a64 <_vfiprintf_r+0x20>
 8007aae:	89ab      	ldrh	r3, [r5, #12]
 8007ab0:	0598      	lsls	r0, r3, #22
 8007ab2:	d4ed      	bmi.n	8007a90 <_vfiprintf_r+0x4c>
 8007ab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ab6:	f000 fb84 	bl	80081c2 <__retarget_lock_release_recursive>
 8007aba:	e7e9      	b.n	8007a90 <_vfiprintf_r+0x4c>
 8007abc:	2300      	movs	r3, #0
 8007abe:	9309      	str	r3, [sp, #36]	; 0x24
 8007ac0:	2320      	movs	r3, #32
 8007ac2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ac6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007aca:	2330      	movs	r3, #48	; 0x30
 8007acc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007c90 <_vfiprintf_r+0x24c>
 8007ad0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ad4:	f04f 0901 	mov.w	r9, #1
 8007ad8:	4623      	mov	r3, r4
 8007ada:	469a      	mov	sl, r3
 8007adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ae0:	b10a      	cbz	r2, 8007ae6 <_vfiprintf_r+0xa2>
 8007ae2:	2a25      	cmp	r2, #37	; 0x25
 8007ae4:	d1f9      	bne.n	8007ada <_vfiprintf_r+0x96>
 8007ae6:	ebba 0b04 	subs.w	fp, sl, r4
 8007aea:	d00b      	beq.n	8007b04 <_vfiprintf_r+0xc0>
 8007aec:	465b      	mov	r3, fp
 8007aee:	4622      	mov	r2, r4
 8007af0:	4629      	mov	r1, r5
 8007af2:	4630      	mov	r0, r6
 8007af4:	f7ff ff93 	bl	8007a1e <__sfputs_r>
 8007af8:	3001      	adds	r0, #1
 8007afa:	f000 80aa 	beq.w	8007c52 <_vfiprintf_r+0x20e>
 8007afe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b00:	445a      	add	r2, fp
 8007b02:	9209      	str	r2, [sp, #36]	; 0x24
 8007b04:	f89a 3000 	ldrb.w	r3, [sl]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 80a2 	beq.w	8007c52 <_vfiprintf_r+0x20e>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	f04f 32ff 	mov.w	r2, #4294967295
 8007b14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b18:	f10a 0a01 	add.w	sl, sl, #1
 8007b1c:	9304      	str	r3, [sp, #16]
 8007b1e:	9307      	str	r3, [sp, #28]
 8007b20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b24:	931a      	str	r3, [sp, #104]	; 0x68
 8007b26:	4654      	mov	r4, sl
 8007b28:	2205      	movs	r2, #5
 8007b2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b2e:	4858      	ldr	r0, [pc, #352]	; (8007c90 <_vfiprintf_r+0x24c>)
 8007b30:	f7f8 fb76 	bl	8000220 <memchr>
 8007b34:	9a04      	ldr	r2, [sp, #16]
 8007b36:	b9d8      	cbnz	r0, 8007b70 <_vfiprintf_r+0x12c>
 8007b38:	06d1      	lsls	r1, r2, #27
 8007b3a:	bf44      	itt	mi
 8007b3c:	2320      	movmi	r3, #32
 8007b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b42:	0713      	lsls	r3, r2, #28
 8007b44:	bf44      	itt	mi
 8007b46:	232b      	movmi	r3, #43	; 0x2b
 8007b48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b50:	2b2a      	cmp	r3, #42	; 0x2a
 8007b52:	d015      	beq.n	8007b80 <_vfiprintf_r+0x13c>
 8007b54:	9a07      	ldr	r2, [sp, #28]
 8007b56:	4654      	mov	r4, sl
 8007b58:	2000      	movs	r0, #0
 8007b5a:	f04f 0c0a 	mov.w	ip, #10
 8007b5e:	4621      	mov	r1, r4
 8007b60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b64:	3b30      	subs	r3, #48	; 0x30
 8007b66:	2b09      	cmp	r3, #9
 8007b68:	d94e      	bls.n	8007c08 <_vfiprintf_r+0x1c4>
 8007b6a:	b1b0      	cbz	r0, 8007b9a <_vfiprintf_r+0x156>
 8007b6c:	9207      	str	r2, [sp, #28]
 8007b6e:	e014      	b.n	8007b9a <_vfiprintf_r+0x156>
 8007b70:	eba0 0308 	sub.w	r3, r0, r8
 8007b74:	fa09 f303 	lsl.w	r3, r9, r3
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	9304      	str	r3, [sp, #16]
 8007b7c:	46a2      	mov	sl, r4
 8007b7e:	e7d2      	b.n	8007b26 <_vfiprintf_r+0xe2>
 8007b80:	9b03      	ldr	r3, [sp, #12]
 8007b82:	1d19      	adds	r1, r3, #4
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	9103      	str	r1, [sp, #12]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	bfbb      	ittet	lt
 8007b8c:	425b      	neglt	r3, r3
 8007b8e:	f042 0202 	orrlt.w	r2, r2, #2
 8007b92:	9307      	strge	r3, [sp, #28]
 8007b94:	9307      	strlt	r3, [sp, #28]
 8007b96:	bfb8      	it	lt
 8007b98:	9204      	strlt	r2, [sp, #16]
 8007b9a:	7823      	ldrb	r3, [r4, #0]
 8007b9c:	2b2e      	cmp	r3, #46	; 0x2e
 8007b9e:	d10c      	bne.n	8007bba <_vfiprintf_r+0x176>
 8007ba0:	7863      	ldrb	r3, [r4, #1]
 8007ba2:	2b2a      	cmp	r3, #42	; 0x2a
 8007ba4:	d135      	bne.n	8007c12 <_vfiprintf_r+0x1ce>
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	1d1a      	adds	r2, r3, #4
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	9203      	str	r2, [sp, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	bfb8      	it	lt
 8007bb2:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bb6:	3402      	adds	r4, #2
 8007bb8:	9305      	str	r3, [sp, #20]
 8007bba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007ca0 <_vfiprintf_r+0x25c>
 8007bbe:	7821      	ldrb	r1, [r4, #0]
 8007bc0:	2203      	movs	r2, #3
 8007bc2:	4650      	mov	r0, sl
 8007bc4:	f7f8 fb2c 	bl	8000220 <memchr>
 8007bc8:	b140      	cbz	r0, 8007bdc <_vfiprintf_r+0x198>
 8007bca:	2340      	movs	r3, #64	; 0x40
 8007bcc:	eba0 000a 	sub.w	r0, r0, sl
 8007bd0:	fa03 f000 	lsl.w	r0, r3, r0
 8007bd4:	9b04      	ldr	r3, [sp, #16]
 8007bd6:	4303      	orrs	r3, r0
 8007bd8:	3401      	adds	r4, #1
 8007bda:	9304      	str	r3, [sp, #16]
 8007bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007be0:	482c      	ldr	r0, [pc, #176]	; (8007c94 <_vfiprintf_r+0x250>)
 8007be2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007be6:	2206      	movs	r2, #6
 8007be8:	f7f8 fb1a 	bl	8000220 <memchr>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d03f      	beq.n	8007c70 <_vfiprintf_r+0x22c>
 8007bf0:	4b29      	ldr	r3, [pc, #164]	; (8007c98 <_vfiprintf_r+0x254>)
 8007bf2:	bb1b      	cbnz	r3, 8007c3c <_vfiprintf_r+0x1f8>
 8007bf4:	9b03      	ldr	r3, [sp, #12]
 8007bf6:	3307      	adds	r3, #7
 8007bf8:	f023 0307 	bic.w	r3, r3, #7
 8007bfc:	3308      	adds	r3, #8
 8007bfe:	9303      	str	r3, [sp, #12]
 8007c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c02:	443b      	add	r3, r7
 8007c04:	9309      	str	r3, [sp, #36]	; 0x24
 8007c06:	e767      	b.n	8007ad8 <_vfiprintf_r+0x94>
 8007c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	2001      	movs	r0, #1
 8007c10:	e7a5      	b.n	8007b5e <_vfiprintf_r+0x11a>
 8007c12:	2300      	movs	r3, #0
 8007c14:	3401      	adds	r4, #1
 8007c16:	9305      	str	r3, [sp, #20]
 8007c18:	4619      	mov	r1, r3
 8007c1a:	f04f 0c0a 	mov.w	ip, #10
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c24:	3a30      	subs	r2, #48	; 0x30
 8007c26:	2a09      	cmp	r2, #9
 8007c28:	d903      	bls.n	8007c32 <_vfiprintf_r+0x1ee>
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d0c5      	beq.n	8007bba <_vfiprintf_r+0x176>
 8007c2e:	9105      	str	r1, [sp, #20]
 8007c30:	e7c3      	b.n	8007bba <_vfiprintf_r+0x176>
 8007c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c36:	4604      	mov	r4, r0
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e7f0      	b.n	8007c1e <_vfiprintf_r+0x1da>
 8007c3c:	ab03      	add	r3, sp, #12
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	462a      	mov	r2, r5
 8007c42:	4b16      	ldr	r3, [pc, #88]	; (8007c9c <_vfiprintf_r+0x258>)
 8007c44:	a904      	add	r1, sp, #16
 8007c46:	4630      	mov	r0, r6
 8007c48:	f7fd ff9a 	bl	8005b80 <_printf_float>
 8007c4c:	4607      	mov	r7, r0
 8007c4e:	1c78      	adds	r0, r7, #1
 8007c50:	d1d6      	bne.n	8007c00 <_vfiprintf_r+0x1bc>
 8007c52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c54:	07d9      	lsls	r1, r3, #31
 8007c56:	d405      	bmi.n	8007c64 <_vfiprintf_r+0x220>
 8007c58:	89ab      	ldrh	r3, [r5, #12]
 8007c5a:	059a      	lsls	r2, r3, #22
 8007c5c:	d402      	bmi.n	8007c64 <_vfiprintf_r+0x220>
 8007c5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c60:	f000 faaf 	bl	80081c2 <__retarget_lock_release_recursive>
 8007c64:	89ab      	ldrh	r3, [r5, #12]
 8007c66:	065b      	lsls	r3, r3, #25
 8007c68:	f53f af12 	bmi.w	8007a90 <_vfiprintf_r+0x4c>
 8007c6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c6e:	e711      	b.n	8007a94 <_vfiprintf_r+0x50>
 8007c70:	ab03      	add	r3, sp, #12
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	462a      	mov	r2, r5
 8007c76:	4b09      	ldr	r3, [pc, #36]	; (8007c9c <_vfiprintf_r+0x258>)
 8007c78:	a904      	add	r1, sp, #16
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	f7fe fa24 	bl	80060c8 <_printf_i>
 8007c80:	e7e4      	b.n	8007c4c <_vfiprintf_r+0x208>
 8007c82:	bf00      	nop
 8007c84:	080088e4 	.word	0x080088e4
 8007c88:	08008904 	.word	0x08008904
 8007c8c:	080088c4 	.word	0x080088c4
 8007c90:	080087b2 	.word	0x080087b2
 8007c94:	080087bc 	.word	0x080087bc
 8007c98:	08005b81 	.word	0x08005b81
 8007c9c:	08007a1f 	.word	0x08007a1f
 8007ca0:	080087b8 	.word	0x080087b8

08007ca4 <__swbuf_r>:
 8007ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ca6:	460e      	mov	r6, r1
 8007ca8:	4614      	mov	r4, r2
 8007caa:	4605      	mov	r5, r0
 8007cac:	b118      	cbz	r0, 8007cb6 <__swbuf_r+0x12>
 8007cae:	6983      	ldr	r3, [r0, #24]
 8007cb0:	b90b      	cbnz	r3, 8007cb6 <__swbuf_r+0x12>
 8007cb2:	f000 f9e7 	bl	8008084 <__sinit>
 8007cb6:	4b21      	ldr	r3, [pc, #132]	; (8007d3c <__swbuf_r+0x98>)
 8007cb8:	429c      	cmp	r4, r3
 8007cba:	d12b      	bne.n	8007d14 <__swbuf_r+0x70>
 8007cbc:	686c      	ldr	r4, [r5, #4]
 8007cbe:	69a3      	ldr	r3, [r4, #24]
 8007cc0:	60a3      	str	r3, [r4, #8]
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	071a      	lsls	r2, r3, #28
 8007cc6:	d52f      	bpl.n	8007d28 <__swbuf_r+0x84>
 8007cc8:	6923      	ldr	r3, [r4, #16]
 8007cca:	b36b      	cbz	r3, 8007d28 <__swbuf_r+0x84>
 8007ccc:	6923      	ldr	r3, [r4, #16]
 8007cce:	6820      	ldr	r0, [r4, #0]
 8007cd0:	1ac0      	subs	r0, r0, r3
 8007cd2:	6963      	ldr	r3, [r4, #20]
 8007cd4:	b2f6      	uxtb	r6, r6
 8007cd6:	4283      	cmp	r3, r0
 8007cd8:	4637      	mov	r7, r6
 8007cda:	dc04      	bgt.n	8007ce6 <__swbuf_r+0x42>
 8007cdc:	4621      	mov	r1, r4
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f000 f93c 	bl	8007f5c <_fflush_r>
 8007ce4:	bb30      	cbnz	r0, 8007d34 <__swbuf_r+0x90>
 8007ce6:	68a3      	ldr	r3, [r4, #8]
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	60a3      	str	r3, [r4, #8]
 8007cec:	6823      	ldr	r3, [r4, #0]
 8007cee:	1c5a      	adds	r2, r3, #1
 8007cf0:	6022      	str	r2, [r4, #0]
 8007cf2:	701e      	strb	r6, [r3, #0]
 8007cf4:	6963      	ldr	r3, [r4, #20]
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	4283      	cmp	r3, r0
 8007cfa:	d004      	beq.n	8007d06 <__swbuf_r+0x62>
 8007cfc:	89a3      	ldrh	r3, [r4, #12]
 8007cfe:	07db      	lsls	r3, r3, #31
 8007d00:	d506      	bpl.n	8007d10 <__swbuf_r+0x6c>
 8007d02:	2e0a      	cmp	r6, #10
 8007d04:	d104      	bne.n	8007d10 <__swbuf_r+0x6c>
 8007d06:	4621      	mov	r1, r4
 8007d08:	4628      	mov	r0, r5
 8007d0a:	f000 f927 	bl	8007f5c <_fflush_r>
 8007d0e:	b988      	cbnz	r0, 8007d34 <__swbuf_r+0x90>
 8007d10:	4638      	mov	r0, r7
 8007d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d14:	4b0a      	ldr	r3, [pc, #40]	; (8007d40 <__swbuf_r+0x9c>)
 8007d16:	429c      	cmp	r4, r3
 8007d18:	d101      	bne.n	8007d1e <__swbuf_r+0x7a>
 8007d1a:	68ac      	ldr	r4, [r5, #8]
 8007d1c:	e7cf      	b.n	8007cbe <__swbuf_r+0x1a>
 8007d1e:	4b09      	ldr	r3, [pc, #36]	; (8007d44 <__swbuf_r+0xa0>)
 8007d20:	429c      	cmp	r4, r3
 8007d22:	bf08      	it	eq
 8007d24:	68ec      	ldreq	r4, [r5, #12]
 8007d26:	e7ca      	b.n	8007cbe <__swbuf_r+0x1a>
 8007d28:	4621      	mov	r1, r4
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	f000 f81a 	bl	8007d64 <__swsetup_r>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d0cb      	beq.n	8007ccc <__swbuf_r+0x28>
 8007d34:	f04f 37ff 	mov.w	r7, #4294967295
 8007d38:	e7ea      	b.n	8007d10 <__swbuf_r+0x6c>
 8007d3a:	bf00      	nop
 8007d3c:	080088e4 	.word	0x080088e4
 8007d40:	08008904 	.word	0x08008904
 8007d44:	080088c4 	.word	0x080088c4

08007d48 <__ascii_wctomb>:
 8007d48:	b149      	cbz	r1, 8007d5e <__ascii_wctomb+0x16>
 8007d4a:	2aff      	cmp	r2, #255	; 0xff
 8007d4c:	bf85      	ittet	hi
 8007d4e:	238a      	movhi	r3, #138	; 0x8a
 8007d50:	6003      	strhi	r3, [r0, #0]
 8007d52:	700a      	strbls	r2, [r1, #0]
 8007d54:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d58:	bf98      	it	ls
 8007d5a:	2001      	movls	r0, #1
 8007d5c:	4770      	bx	lr
 8007d5e:	4608      	mov	r0, r1
 8007d60:	4770      	bx	lr
	...

08007d64 <__swsetup_r>:
 8007d64:	4b32      	ldr	r3, [pc, #200]	; (8007e30 <__swsetup_r+0xcc>)
 8007d66:	b570      	push	{r4, r5, r6, lr}
 8007d68:	681d      	ldr	r5, [r3, #0]
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	b125      	cbz	r5, 8007d7a <__swsetup_r+0x16>
 8007d70:	69ab      	ldr	r3, [r5, #24]
 8007d72:	b913      	cbnz	r3, 8007d7a <__swsetup_r+0x16>
 8007d74:	4628      	mov	r0, r5
 8007d76:	f000 f985 	bl	8008084 <__sinit>
 8007d7a:	4b2e      	ldr	r3, [pc, #184]	; (8007e34 <__swsetup_r+0xd0>)
 8007d7c:	429c      	cmp	r4, r3
 8007d7e:	d10f      	bne.n	8007da0 <__swsetup_r+0x3c>
 8007d80:	686c      	ldr	r4, [r5, #4]
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d88:	0719      	lsls	r1, r3, #28
 8007d8a:	d42c      	bmi.n	8007de6 <__swsetup_r+0x82>
 8007d8c:	06dd      	lsls	r5, r3, #27
 8007d8e:	d411      	bmi.n	8007db4 <__swsetup_r+0x50>
 8007d90:	2309      	movs	r3, #9
 8007d92:	6033      	str	r3, [r6, #0]
 8007d94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d98:	81a3      	strh	r3, [r4, #12]
 8007d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9e:	e03e      	b.n	8007e1e <__swsetup_r+0xba>
 8007da0:	4b25      	ldr	r3, [pc, #148]	; (8007e38 <__swsetup_r+0xd4>)
 8007da2:	429c      	cmp	r4, r3
 8007da4:	d101      	bne.n	8007daa <__swsetup_r+0x46>
 8007da6:	68ac      	ldr	r4, [r5, #8]
 8007da8:	e7eb      	b.n	8007d82 <__swsetup_r+0x1e>
 8007daa:	4b24      	ldr	r3, [pc, #144]	; (8007e3c <__swsetup_r+0xd8>)
 8007dac:	429c      	cmp	r4, r3
 8007dae:	bf08      	it	eq
 8007db0:	68ec      	ldreq	r4, [r5, #12]
 8007db2:	e7e6      	b.n	8007d82 <__swsetup_r+0x1e>
 8007db4:	0758      	lsls	r0, r3, #29
 8007db6:	d512      	bpl.n	8007dde <__swsetup_r+0x7a>
 8007db8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dba:	b141      	cbz	r1, 8007dce <__swsetup_r+0x6a>
 8007dbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dc0:	4299      	cmp	r1, r3
 8007dc2:	d002      	beq.n	8007dca <__swsetup_r+0x66>
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff fcd5 	bl	8007774 <_free_r>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	6363      	str	r3, [r4, #52]	; 0x34
 8007dce:	89a3      	ldrh	r3, [r4, #12]
 8007dd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007dd4:	81a3      	strh	r3, [r4, #12]
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	6063      	str	r3, [r4, #4]
 8007dda:	6923      	ldr	r3, [r4, #16]
 8007ddc:	6023      	str	r3, [r4, #0]
 8007dde:	89a3      	ldrh	r3, [r4, #12]
 8007de0:	f043 0308 	orr.w	r3, r3, #8
 8007de4:	81a3      	strh	r3, [r4, #12]
 8007de6:	6923      	ldr	r3, [r4, #16]
 8007de8:	b94b      	cbnz	r3, 8007dfe <__swsetup_r+0x9a>
 8007dea:	89a3      	ldrh	r3, [r4, #12]
 8007dec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007df4:	d003      	beq.n	8007dfe <__swsetup_r+0x9a>
 8007df6:	4621      	mov	r1, r4
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f000 fa09 	bl	8008210 <__smakebuf_r>
 8007dfe:	89a0      	ldrh	r0, [r4, #12]
 8007e00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e04:	f010 0301 	ands.w	r3, r0, #1
 8007e08:	d00a      	beq.n	8007e20 <__swsetup_r+0xbc>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	60a3      	str	r3, [r4, #8]
 8007e0e:	6963      	ldr	r3, [r4, #20]
 8007e10:	425b      	negs	r3, r3
 8007e12:	61a3      	str	r3, [r4, #24]
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	b943      	cbnz	r3, 8007e2a <__swsetup_r+0xc6>
 8007e18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e1c:	d1ba      	bne.n	8007d94 <__swsetup_r+0x30>
 8007e1e:	bd70      	pop	{r4, r5, r6, pc}
 8007e20:	0781      	lsls	r1, r0, #30
 8007e22:	bf58      	it	pl
 8007e24:	6963      	ldrpl	r3, [r4, #20]
 8007e26:	60a3      	str	r3, [r4, #8]
 8007e28:	e7f4      	b.n	8007e14 <__swsetup_r+0xb0>
 8007e2a:	2000      	movs	r0, #0
 8007e2c:	e7f7      	b.n	8007e1e <__swsetup_r+0xba>
 8007e2e:	bf00      	nop
 8007e30:	20000014 	.word	0x20000014
 8007e34:	080088e4 	.word	0x080088e4
 8007e38:	08008904 	.word	0x08008904
 8007e3c:	080088c4 	.word	0x080088c4

08007e40 <abort>:
 8007e40:	b508      	push	{r3, lr}
 8007e42:	2006      	movs	r0, #6
 8007e44:	f000 fa4c 	bl	80082e0 <raise>
 8007e48:	2001      	movs	r0, #1
 8007e4a:	f000 fb5f 	bl	800850c <_exit>
	...

08007e50 <__sflush_r>:
 8007e50:	898a      	ldrh	r2, [r1, #12]
 8007e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e56:	4605      	mov	r5, r0
 8007e58:	0710      	lsls	r0, r2, #28
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	d458      	bmi.n	8007f10 <__sflush_r+0xc0>
 8007e5e:	684b      	ldr	r3, [r1, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	dc05      	bgt.n	8007e70 <__sflush_r+0x20>
 8007e64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	dc02      	bgt.n	8007e70 <__sflush_r+0x20>
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e72:	2e00      	cmp	r6, #0
 8007e74:	d0f9      	beq.n	8007e6a <__sflush_r+0x1a>
 8007e76:	2300      	movs	r3, #0
 8007e78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e7c:	682f      	ldr	r7, [r5, #0]
 8007e7e:	602b      	str	r3, [r5, #0]
 8007e80:	d032      	beq.n	8007ee8 <__sflush_r+0x98>
 8007e82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	075a      	lsls	r2, r3, #29
 8007e88:	d505      	bpl.n	8007e96 <__sflush_r+0x46>
 8007e8a:	6863      	ldr	r3, [r4, #4]
 8007e8c:	1ac0      	subs	r0, r0, r3
 8007e8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e90:	b10b      	cbz	r3, 8007e96 <__sflush_r+0x46>
 8007e92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e94:	1ac0      	subs	r0, r0, r3
 8007e96:	2300      	movs	r3, #0
 8007e98:	4602      	mov	r2, r0
 8007e9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e9c:	6a21      	ldr	r1, [r4, #32]
 8007e9e:	4628      	mov	r0, r5
 8007ea0:	47b0      	blx	r6
 8007ea2:	1c43      	adds	r3, r0, #1
 8007ea4:	89a3      	ldrh	r3, [r4, #12]
 8007ea6:	d106      	bne.n	8007eb6 <__sflush_r+0x66>
 8007ea8:	6829      	ldr	r1, [r5, #0]
 8007eaa:	291d      	cmp	r1, #29
 8007eac:	d82c      	bhi.n	8007f08 <__sflush_r+0xb8>
 8007eae:	4a2a      	ldr	r2, [pc, #168]	; (8007f58 <__sflush_r+0x108>)
 8007eb0:	40ca      	lsrs	r2, r1
 8007eb2:	07d6      	lsls	r6, r2, #31
 8007eb4:	d528      	bpl.n	8007f08 <__sflush_r+0xb8>
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	6062      	str	r2, [r4, #4]
 8007eba:	04d9      	lsls	r1, r3, #19
 8007ebc:	6922      	ldr	r2, [r4, #16]
 8007ebe:	6022      	str	r2, [r4, #0]
 8007ec0:	d504      	bpl.n	8007ecc <__sflush_r+0x7c>
 8007ec2:	1c42      	adds	r2, r0, #1
 8007ec4:	d101      	bne.n	8007eca <__sflush_r+0x7a>
 8007ec6:	682b      	ldr	r3, [r5, #0]
 8007ec8:	b903      	cbnz	r3, 8007ecc <__sflush_r+0x7c>
 8007eca:	6560      	str	r0, [r4, #84]	; 0x54
 8007ecc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ece:	602f      	str	r7, [r5, #0]
 8007ed0:	2900      	cmp	r1, #0
 8007ed2:	d0ca      	beq.n	8007e6a <__sflush_r+0x1a>
 8007ed4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ed8:	4299      	cmp	r1, r3
 8007eda:	d002      	beq.n	8007ee2 <__sflush_r+0x92>
 8007edc:	4628      	mov	r0, r5
 8007ede:	f7ff fc49 	bl	8007774 <_free_r>
 8007ee2:	2000      	movs	r0, #0
 8007ee4:	6360      	str	r0, [r4, #52]	; 0x34
 8007ee6:	e7c1      	b.n	8007e6c <__sflush_r+0x1c>
 8007ee8:	6a21      	ldr	r1, [r4, #32]
 8007eea:	2301      	movs	r3, #1
 8007eec:	4628      	mov	r0, r5
 8007eee:	47b0      	blx	r6
 8007ef0:	1c41      	adds	r1, r0, #1
 8007ef2:	d1c7      	bne.n	8007e84 <__sflush_r+0x34>
 8007ef4:	682b      	ldr	r3, [r5, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d0c4      	beq.n	8007e84 <__sflush_r+0x34>
 8007efa:	2b1d      	cmp	r3, #29
 8007efc:	d001      	beq.n	8007f02 <__sflush_r+0xb2>
 8007efe:	2b16      	cmp	r3, #22
 8007f00:	d101      	bne.n	8007f06 <__sflush_r+0xb6>
 8007f02:	602f      	str	r7, [r5, #0]
 8007f04:	e7b1      	b.n	8007e6a <__sflush_r+0x1a>
 8007f06:	89a3      	ldrh	r3, [r4, #12]
 8007f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f0c:	81a3      	strh	r3, [r4, #12]
 8007f0e:	e7ad      	b.n	8007e6c <__sflush_r+0x1c>
 8007f10:	690f      	ldr	r7, [r1, #16]
 8007f12:	2f00      	cmp	r7, #0
 8007f14:	d0a9      	beq.n	8007e6a <__sflush_r+0x1a>
 8007f16:	0793      	lsls	r3, r2, #30
 8007f18:	680e      	ldr	r6, [r1, #0]
 8007f1a:	bf08      	it	eq
 8007f1c:	694b      	ldreq	r3, [r1, #20]
 8007f1e:	600f      	str	r7, [r1, #0]
 8007f20:	bf18      	it	ne
 8007f22:	2300      	movne	r3, #0
 8007f24:	eba6 0807 	sub.w	r8, r6, r7
 8007f28:	608b      	str	r3, [r1, #8]
 8007f2a:	f1b8 0f00 	cmp.w	r8, #0
 8007f2e:	dd9c      	ble.n	8007e6a <__sflush_r+0x1a>
 8007f30:	6a21      	ldr	r1, [r4, #32]
 8007f32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f34:	4643      	mov	r3, r8
 8007f36:	463a      	mov	r2, r7
 8007f38:	4628      	mov	r0, r5
 8007f3a:	47b0      	blx	r6
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	dc06      	bgt.n	8007f4e <__sflush_r+0xfe>
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f46:	81a3      	strh	r3, [r4, #12]
 8007f48:	f04f 30ff 	mov.w	r0, #4294967295
 8007f4c:	e78e      	b.n	8007e6c <__sflush_r+0x1c>
 8007f4e:	4407      	add	r7, r0
 8007f50:	eba8 0800 	sub.w	r8, r8, r0
 8007f54:	e7e9      	b.n	8007f2a <__sflush_r+0xda>
 8007f56:	bf00      	nop
 8007f58:	20400001 	.word	0x20400001

08007f5c <_fflush_r>:
 8007f5c:	b538      	push	{r3, r4, r5, lr}
 8007f5e:	690b      	ldr	r3, [r1, #16]
 8007f60:	4605      	mov	r5, r0
 8007f62:	460c      	mov	r4, r1
 8007f64:	b913      	cbnz	r3, 8007f6c <_fflush_r+0x10>
 8007f66:	2500      	movs	r5, #0
 8007f68:	4628      	mov	r0, r5
 8007f6a:	bd38      	pop	{r3, r4, r5, pc}
 8007f6c:	b118      	cbz	r0, 8007f76 <_fflush_r+0x1a>
 8007f6e:	6983      	ldr	r3, [r0, #24]
 8007f70:	b90b      	cbnz	r3, 8007f76 <_fflush_r+0x1a>
 8007f72:	f000 f887 	bl	8008084 <__sinit>
 8007f76:	4b14      	ldr	r3, [pc, #80]	; (8007fc8 <_fflush_r+0x6c>)
 8007f78:	429c      	cmp	r4, r3
 8007f7a:	d11b      	bne.n	8007fb4 <_fflush_r+0x58>
 8007f7c:	686c      	ldr	r4, [r5, #4]
 8007f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0ef      	beq.n	8007f66 <_fflush_r+0xa>
 8007f86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f88:	07d0      	lsls	r0, r2, #31
 8007f8a:	d404      	bmi.n	8007f96 <_fflush_r+0x3a>
 8007f8c:	0599      	lsls	r1, r3, #22
 8007f8e:	d402      	bmi.n	8007f96 <_fflush_r+0x3a>
 8007f90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f92:	f000 f915 	bl	80081c0 <__retarget_lock_acquire_recursive>
 8007f96:	4628      	mov	r0, r5
 8007f98:	4621      	mov	r1, r4
 8007f9a:	f7ff ff59 	bl	8007e50 <__sflush_r>
 8007f9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fa0:	07da      	lsls	r2, r3, #31
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	d4e0      	bmi.n	8007f68 <_fflush_r+0xc>
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	059b      	lsls	r3, r3, #22
 8007faa:	d4dd      	bmi.n	8007f68 <_fflush_r+0xc>
 8007fac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fae:	f000 f908 	bl	80081c2 <__retarget_lock_release_recursive>
 8007fb2:	e7d9      	b.n	8007f68 <_fflush_r+0xc>
 8007fb4:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <_fflush_r+0x70>)
 8007fb6:	429c      	cmp	r4, r3
 8007fb8:	d101      	bne.n	8007fbe <_fflush_r+0x62>
 8007fba:	68ac      	ldr	r4, [r5, #8]
 8007fbc:	e7df      	b.n	8007f7e <_fflush_r+0x22>
 8007fbe:	4b04      	ldr	r3, [pc, #16]	; (8007fd0 <_fflush_r+0x74>)
 8007fc0:	429c      	cmp	r4, r3
 8007fc2:	bf08      	it	eq
 8007fc4:	68ec      	ldreq	r4, [r5, #12]
 8007fc6:	e7da      	b.n	8007f7e <_fflush_r+0x22>
 8007fc8:	080088e4 	.word	0x080088e4
 8007fcc:	08008904 	.word	0x08008904
 8007fd0:	080088c4 	.word	0x080088c4

08007fd4 <std>:
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	b510      	push	{r4, lr}
 8007fd8:	4604      	mov	r4, r0
 8007fda:	e9c0 3300 	strd	r3, r3, [r0]
 8007fde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fe2:	6083      	str	r3, [r0, #8]
 8007fe4:	8181      	strh	r1, [r0, #12]
 8007fe6:	6643      	str	r3, [r0, #100]	; 0x64
 8007fe8:	81c2      	strh	r2, [r0, #14]
 8007fea:	6183      	str	r3, [r0, #24]
 8007fec:	4619      	mov	r1, r3
 8007fee:	2208      	movs	r2, #8
 8007ff0:	305c      	adds	r0, #92	; 0x5c
 8007ff2:	f7fd fd1d 	bl	8005a30 <memset>
 8007ff6:	4b05      	ldr	r3, [pc, #20]	; (800800c <std+0x38>)
 8007ff8:	6263      	str	r3, [r4, #36]	; 0x24
 8007ffa:	4b05      	ldr	r3, [pc, #20]	; (8008010 <std+0x3c>)
 8007ffc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ffe:	4b05      	ldr	r3, [pc, #20]	; (8008014 <std+0x40>)
 8008000:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008002:	4b05      	ldr	r3, [pc, #20]	; (8008018 <std+0x44>)
 8008004:	6224      	str	r4, [r4, #32]
 8008006:	6323      	str	r3, [r4, #48]	; 0x30
 8008008:	bd10      	pop	{r4, pc}
 800800a:	bf00      	nop
 800800c:	08008319 	.word	0x08008319
 8008010:	0800833b 	.word	0x0800833b
 8008014:	08008373 	.word	0x08008373
 8008018:	08008397 	.word	0x08008397

0800801c <_cleanup_r>:
 800801c:	4901      	ldr	r1, [pc, #4]	; (8008024 <_cleanup_r+0x8>)
 800801e:	f000 b8af 	b.w	8008180 <_fwalk_reent>
 8008022:	bf00      	nop
 8008024:	08007f5d 	.word	0x08007f5d

08008028 <__sfmoreglue>:
 8008028:	b570      	push	{r4, r5, r6, lr}
 800802a:	2268      	movs	r2, #104	; 0x68
 800802c:	1e4d      	subs	r5, r1, #1
 800802e:	4355      	muls	r5, r2
 8008030:	460e      	mov	r6, r1
 8008032:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008036:	f7ff fc09 	bl	800784c <_malloc_r>
 800803a:	4604      	mov	r4, r0
 800803c:	b140      	cbz	r0, 8008050 <__sfmoreglue+0x28>
 800803e:	2100      	movs	r1, #0
 8008040:	e9c0 1600 	strd	r1, r6, [r0]
 8008044:	300c      	adds	r0, #12
 8008046:	60a0      	str	r0, [r4, #8]
 8008048:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800804c:	f7fd fcf0 	bl	8005a30 <memset>
 8008050:	4620      	mov	r0, r4
 8008052:	bd70      	pop	{r4, r5, r6, pc}

08008054 <__sfp_lock_acquire>:
 8008054:	4801      	ldr	r0, [pc, #4]	; (800805c <__sfp_lock_acquire+0x8>)
 8008056:	f000 b8b3 	b.w	80081c0 <__retarget_lock_acquire_recursive>
 800805a:	bf00      	nop
 800805c:	20000665 	.word	0x20000665

08008060 <__sfp_lock_release>:
 8008060:	4801      	ldr	r0, [pc, #4]	; (8008068 <__sfp_lock_release+0x8>)
 8008062:	f000 b8ae 	b.w	80081c2 <__retarget_lock_release_recursive>
 8008066:	bf00      	nop
 8008068:	20000665 	.word	0x20000665

0800806c <__sinit_lock_acquire>:
 800806c:	4801      	ldr	r0, [pc, #4]	; (8008074 <__sinit_lock_acquire+0x8>)
 800806e:	f000 b8a7 	b.w	80081c0 <__retarget_lock_acquire_recursive>
 8008072:	bf00      	nop
 8008074:	20000666 	.word	0x20000666

08008078 <__sinit_lock_release>:
 8008078:	4801      	ldr	r0, [pc, #4]	; (8008080 <__sinit_lock_release+0x8>)
 800807a:	f000 b8a2 	b.w	80081c2 <__retarget_lock_release_recursive>
 800807e:	bf00      	nop
 8008080:	20000666 	.word	0x20000666

08008084 <__sinit>:
 8008084:	b510      	push	{r4, lr}
 8008086:	4604      	mov	r4, r0
 8008088:	f7ff fff0 	bl	800806c <__sinit_lock_acquire>
 800808c:	69a3      	ldr	r3, [r4, #24]
 800808e:	b11b      	cbz	r3, 8008098 <__sinit+0x14>
 8008090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008094:	f7ff bff0 	b.w	8008078 <__sinit_lock_release>
 8008098:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800809c:	6523      	str	r3, [r4, #80]	; 0x50
 800809e:	4b13      	ldr	r3, [pc, #76]	; (80080ec <__sinit+0x68>)
 80080a0:	4a13      	ldr	r2, [pc, #76]	; (80080f0 <__sinit+0x6c>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80080a6:	42a3      	cmp	r3, r4
 80080a8:	bf04      	itt	eq
 80080aa:	2301      	moveq	r3, #1
 80080ac:	61a3      	streq	r3, [r4, #24]
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 f820 	bl	80080f4 <__sfp>
 80080b4:	6060      	str	r0, [r4, #4]
 80080b6:	4620      	mov	r0, r4
 80080b8:	f000 f81c 	bl	80080f4 <__sfp>
 80080bc:	60a0      	str	r0, [r4, #8]
 80080be:	4620      	mov	r0, r4
 80080c0:	f000 f818 	bl	80080f4 <__sfp>
 80080c4:	2200      	movs	r2, #0
 80080c6:	60e0      	str	r0, [r4, #12]
 80080c8:	2104      	movs	r1, #4
 80080ca:	6860      	ldr	r0, [r4, #4]
 80080cc:	f7ff ff82 	bl	8007fd4 <std>
 80080d0:	68a0      	ldr	r0, [r4, #8]
 80080d2:	2201      	movs	r2, #1
 80080d4:	2109      	movs	r1, #9
 80080d6:	f7ff ff7d 	bl	8007fd4 <std>
 80080da:	68e0      	ldr	r0, [r4, #12]
 80080dc:	2202      	movs	r2, #2
 80080de:	2112      	movs	r1, #18
 80080e0:	f7ff ff78 	bl	8007fd4 <std>
 80080e4:	2301      	movs	r3, #1
 80080e6:	61a3      	str	r3, [r4, #24]
 80080e8:	e7d2      	b.n	8008090 <__sinit+0xc>
 80080ea:	bf00      	nop
 80080ec:	08008548 	.word	0x08008548
 80080f0:	0800801d 	.word	0x0800801d

080080f4 <__sfp>:
 80080f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080f6:	4607      	mov	r7, r0
 80080f8:	f7ff ffac 	bl	8008054 <__sfp_lock_acquire>
 80080fc:	4b1e      	ldr	r3, [pc, #120]	; (8008178 <__sfp+0x84>)
 80080fe:	681e      	ldr	r6, [r3, #0]
 8008100:	69b3      	ldr	r3, [r6, #24]
 8008102:	b913      	cbnz	r3, 800810a <__sfp+0x16>
 8008104:	4630      	mov	r0, r6
 8008106:	f7ff ffbd 	bl	8008084 <__sinit>
 800810a:	3648      	adds	r6, #72	; 0x48
 800810c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008110:	3b01      	subs	r3, #1
 8008112:	d503      	bpl.n	800811c <__sfp+0x28>
 8008114:	6833      	ldr	r3, [r6, #0]
 8008116:	b30b      	cbz	r3, 800815c <__sfp+0x68>
 8008118:	6836      	ldr	r6, [r6, #0]
 800811a:	e7f7      	b.n	800810c <__sfp+0x18>
 800811c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008120:	b9d5      	cbnz	r5, 8008158 <__sfp+0x64>
 8008122:	4b16      	ldr	r3, [pc, #88]	; (800817c <__sfp+0x88>)
 8008124:	60e3      	str	r3, [r4, #12]
 8008126:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800812a:	6665      	str	r5, [r4, #100]	; 0x64
 800812c:	f000 f847 	bl	80081be <__retarget_lock_init_recursive>
 8008130:	f7ff ff96 	bl	8008060 <__sfp_lock_release>
 8008134:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008138:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800813c:	6025      	str	r5, [r4, #0]
 800813e:	61a5      	str	r5, [r4, #24]
 8008140:	2208      	movs	r2, #8
 8008142:	4629      	mov	r1, r5
 8008144:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008148:	f7fd fc72 	bl	8005a30 <memset>
 800814c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008150:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008154:	4620      	mov	r0, r4
 8008156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008158:	3468      	adds	r4, #104	; 0x68
 800815a:	e7d9      	b.n	8008110 <__sfp+0x1c>
 800815c:	2104      	movs	r1, #4
 800815e:	4638      	mov	r0, r7
 8008160:	f7ff ff62 	bl	8008028 <__sfmoreglue>
 8008164:	4604      	mov	r4, r0
 8008166:	6030      	str	r0, [r6, #0]
 8008168:	2800      	cmp	r0, #0
 800816a:	d1d5      	bne.n	8008118 <__sfp+0x24>
 800816c:	f7ff ff78 	bl	8008060 <__sfp_lock_release>
 8008170:	230c      	movs	r3, #12
 8008172:	603b      	str	r3, [r7, #0]
 8008174:	e7ee      	b.n	8008154 <__sfp+0x60>
 8008176:	bf00      	nop
 8008178:	08008548 	.word	0x08008548
 800817c:	ffff0001 	.word	0xffff0001

08008180 <_fwalk_reent>:
 8008180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008184:	4606      	mov	r6, r0
 8008186:	4688      	mov	r8, r1
 8008188:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800818c:	2700      	movs	r7, #0
 800818e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008192:	f1b9 0901 	subs.w	r9, r9, #1
 8008196:	d505      	bpl.n	80081a4 <_fwalk_reent+0x24>
 8008198:	6824      	ldr	r4, [r4, #0]
 800819a:	2c00      	cmp	r4, #0
 800819c:	d1f7      	bne.n	800818e <_fwalk_reent+0xe>
 800819e:	4638      	mov	r0, r7
 80081a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081a4:	89ab      	ldrh	r3, [r5, #12]
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d907      	bls.n	80081ba <_fwalk_reent+0x3a>
 80081aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081ae:	3301      	adds	r3, #1
 80081b0:	d003      	beq.n	80081ba <_fwalk_reent+0x3a>
 80081b2:	4629      	mov	r1, r5
 80081b4:	4630      	mov	r0, r6
 80081b6:	47c0      	blx	r8
 80081b8:	4307      	orrs	r7, r0
 80081ba:	3568      	adds	r5, #104	; 0x68
 80081bc:	e7e9      	b.n	8008192 <_fwalk_reent+0x12>

080081be <__retarget_lock_init_recursive>:
 80081be:	4770      	bx	lr

080081c0 <__retarget_lock_acquire_recursive>:
 80081c0:	4770      	bx	lr

080081c2 <__retarget_lock_release_recursive>:
 80081c2:	4770      	bx	lr

080081c4 <__swhatbuf_r>:
 80081c4:	b570      	push	{r4, r5, r6, lr}
 80081c6:	460e      	mov	r6, r1
 80081c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081cc:	2900      	cmp	r1, #0
 80081ce:	b096      	sub	sp, #88	; 0x58
 80081d0:	4614      	mov	r4, r2
 80081d2:	461d      	mov	r5, r3
 80081d4:	da08      	bge.n	80081e8 <__swhatbuf_r+0x24>
 80081d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80081da:	2200      	movs	r2, #0
 80081dc:	602a      	str	r2, [r5, #0]
 80081de:	061a      	lsls	r2, r3, #24
 80081e0:	d410      	bmi.n	8008204 <__swhatbuf_r+0x40>
 80081e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081e6:	e00e      	b.n	8008206 <__swhatbuf_r+0x42>
 80081e8:	466a      	mov	r2, sp
 80081ea:	f000 f8fb 	bl	80083e4 <_fstat_r>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	dbf1      	blt.n	80081d6 <__swhatbuf_r+0x12>
 80081f2:	9a01      	ldr	r2, [sp, #4]
 80081f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081fc:	425a      	negs	r2, r3
 80081fe:	415a      	adcs	r2, r3
 8008200:	602a      	str	r2, [r5, #0]
 8008202:	e7ee      	b.n	80081e2 <__swhatbuf_r+0x1e>
 8008204:	2340      	movs	r3, #64	; 0x40
 8008206:	2000      	movs	r0, #0
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	b016      	add	sp, #88	; 0x58
 800820c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008210 <__smakebuf_r>:
 8008210:	898b      	ldrh	r3, [r1, #12]
 8008212:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008214:	079d      	lsls	r5, r3, #30
 8008216:	4606      	mov	r6, r0
 8008218:	460c      	mov	r4, r1
 800821a:	d507      	bpl.n	800822c <__smakebuf_r+0x1c>
 800821c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	6123      	str	r3, [r4, #16]
 8008224:	2301      	movs	r3, #1
 8008226:	6163      	str	r3, [r4, #20]
 8008228:	b002      	add	sp, #8
 800822a:	bd70      	pop	{r4, r5, r6, pc}
 800822c:	ab01      	add	r3, sp, #4
 800822e:	466a      	mov	r2, sp
 8008230:	f7ff ffc8 	bl	80081c4 <__swhatbuf_r>
 8008234:	9900      	ldr	r1, [sp, #0]
 8008236:	4605      	mov	r5, r0
 8008238:	4630      	mov	r0, r6
 800823a:	f7ff fb07 	bl	800784c <_malloc_r>
 800823e:	b948      	cbnz	r0, 8008254 <__smakebuf_r+0x44>
 8008240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008244:	059a      	lsls	r2, r3, #22
 8008246:	d4ef      	bmi.n	8008228 <__smakebuf_r+0x18>
 8008248:	f023 0303 	bic.w	r3, r3, #3
 800824c:	f043 0302 	orr.w	r3, r3, #2
 8008250:	81a3      	strh	r3, [r4, #12]
 8008252:	e7e3      	b.n	800821c <__smakebuf_r+0xc>
 8008254:	4b0d      	ldr	r3, [pc, #52]	; (800828c <__smakebuf_r+0x7c>)
 8008256:	62b3      	str	r3, [r6, #40]	; 0x28
 8008258:	89a3      	ldrh	r3, [r4, #12]
 800825a:	6020      	str	r0, [r4, #0]
 800825c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008260:	81a3      	strh	r3, [r4, #12]
 8008262:	9b00      	ldr	r3, [sp, #0]
 8008264:	6163      	str	r3, [r4, #20]
 8008266:	9b01      	ldr	r3, [sp, #4]
 8008268:	6120      	str	r0, [r4, #16]
 800826a:	b15b      	cbz	r3, 8008284 <__smakebuf_r+0x74>
 800826c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008270:	4630      	mov	r0, r6
 8008272:	f000 f8c9 	bl	8008408 <_isatty_r>
 8008276:	b128      	cbz	r0, 8008284 <__smakebuf_r+0x74>
 8008278:	89a3      	ldrh	r3, [r4, #12]
 800827a:	f023 0303 	bic.w	r3, r3, #3
 800827e:	f043 0301 	orr.w	r3, r3, #1
 8008282:	81a3      	strh	r3, [r4, #12]
 8008284:	89a0      	ldrh	r0, [r4, #12]
 8008286:	4305      	orrs	r5, r0
 8008288:	81a5      	strh	r5, [r4, #12]
 800828a:	e7cd      	b.n	8008228 <__smakebuf_r+0x18>
 800828c:	0800801d 	.word	0x0800801d

08008290 <_raise_r>:
 8008290:	291f      	cmp	r1, #31
 8008292:	b538      	push	{r3, r4, r5, lr}
 8008294:	4604      	mov	r4, r0
 8008296:	460d      	mov	r5, r1
 8008298:	d904      	bls.n	80082a4 <_raise_r+0x14>
 800829a:	2316      	movs	r3, #22
 800829c:	6003      	str	r3, [r0, #0]
 800829e:	f04f 30ff 	mov.w	r0, #4294967295
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
 80082a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082a6:	b112      	cbz	r2, 80082ae <_raise_r+0x1e>
 80082a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082ac:	b94b      	cbnz	r3, 80082c2 <_raise_r+0x32>
 80082ae:	4620      	mov	r0, r4
 80082b0:	f000 f830 	bl	8008314 <_getpid_r>
 80082b4:	462a      	mov	r2, r5
 80082b6:	4601      	mov	r1, r0
 80082b8:	4620      	mov	r0, r4
 80082ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082be:	f000 b817 	b.w	80082f0 <_kill_r>
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d00a      	beq.n	80082dc <_raise_r+0x4c>
 80082c6:	1c59      	adds	r1, r3, #1
 80082c8:	d103      	bne.n	80082d2 <_raise_r+0x42>
 80082ca:	2316      	movs	r3, #22
 80082cc:	6003      	str	r3, [r0, #0]
 80082ce:	2001      	movs	r0, #1
 80082d0:	e7e7      	b.n	80082a2 <_raise_r+0x12>
 80082d2:	2400      	movs	r4, #0
 80082d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80082d8:	4628      	mov	r0, r5
 80082da:	4798      	blx	r3
 80082dc:	2000      	movs	r0, #0
 80082de:	e7e0      	b.n	80082a2 <_raise_r+0x12>

080082e0 <raise>:
 80082e0:	4b02      	ldr	r3, [pc, #8]	; (80082ec <raise+0xc>)
 80082e2:	4601      	mov	r1, r0
 80082e4:	6818      	ldr	r0, [r3, #0]
 80082e6:	f7ff bfd3 	b.w	8008290 <_raise_r>
 80082ea:	bf00      	nop
 80082ec:	20000014 	.word	0x20000014

080082f0 <_kill_r>:
 80082f0:	b538      	push	{r3, r4, r5, lr}
 80082f2:	4d07      	ldr	r5, [pc, #28]	; (8008310 <_kill_r+0x20>)
 80082f4:	2300      	movs	r3, #0
 80082f6:	4604      	mov	r4, r0
 80082f8:	4608      	mov	r0, r1
 80082fa:	4611      	mov	r1, r2
 80082fc:	602b      	str	r3, [r5, #0]
 80082fe:	f000 f8d7 	bl	80084b0 <_kill>
 8008302:	1c43      	adds	r3, r0, #1
 8008304:	d102      	bne.n	800830c <_kill_r+0x1c>
 8008306:	682b      	ldr	r3, [r5, #0]
 8008308:	b103      	cbz	r3, 800830c <_kill_r+0x1c>
 800830a:	6023      	str	r3, [r4, #0]
 800830c:	bd38      	pop	{r3, r4, r5, pc}
 800830e:	bf00      	nop
 8008310:	20000660 	.word	0x20000660

08008314 <_getpid_r>:
 8008314:	f000 b8bc 	b.w	8008490 <_getpid>

08008318 <__sread>:
 8008318:	b510      	push	{r4, lr}
 800831a:	460c      	mov	r4, r1
 800831c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008320:	f000 f894 	bl	800844c <_read_r>
 8008324:	2800      	cmp	r0, #0
 8008326:	bfab      	itete	ge
 8008328:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800832a:	89a3      	ldrhlt	r3, [r4, #12]
 800832c:	181b      	addge	r3, r3, r0
 800832e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008332:	bfac      	ite	ge
 8008334:	6563      	strge	r3, [r4, #84]	; 0x54
 8008336:	81a3      	strhlt	r3, [r4, #12]
 8008338:	bd10      	pop	{r4, pc}

0800833a <__swrite>:
 800833a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800833e:	461f      	mov	r7, r3
 8008340:	898b      	ldrh	r3, [r1, #12]
 8008342:	05db      	lsls	r3, r3, #23
 8008344:	4605      	mov	r5, r0
 8008346:	460c      	mov	r4, r1
 8008348:	4616      	mov	r6, r2
 800834a:	d505      	bpl.n	8008358 <__swrite+0x1e>
 800834c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008350:	2302      	movs	r3, #2
 8008352:	2200      	movs	r2, #0
 8008354:	f000 f868 	bl	8008428 <_lseek_r>
 8008358:	89a3      	ldrh	r3, [r4, #12]
 800835a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800835e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008362:	81a3      	strh	r3, [r4, #12]
 8008364:	4632      	mov	r2, r6
 8008366:	463b      	mov	r3, r7
 8008368:	4628      	mov	r0, r5
 800836a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800836e:	f000 b817 	b.w	80083a0 <_write_r>

08008372 <__sseek>:
 8008372:	b510      	push	{r4, lr}
 8008374:	460c      	mov	r4, r1
 8008376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837a:	f000 f855 	bl	8008428 <_lseek_r>
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	bf15      	itete	ne
 8008384:	6560      	strne	r0, [r4, #84]	; 0x54
 8008386:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800838a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800838e:	81a3      	strheq	r3, [r4, #12]
 8008390:	bf18      	it	ne
 8008392:	81a3      	strhne	r3, [r4, #12]
 8008394:	bd10      	pop	{r4, pc}

08008396 <__sclose>:
 8008396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800839a:	f000 b813 	b.w	80083c4 <_close_r>
	...

080083a0 <_write_r>:
 80083a0:	b538      	push	{r3, r4, r5, lr}
 80083a2:	4d07      	ldr	r5, [pc, #28]	; (80083c0 <_write_r+0x20>)
 80083a4:	4604      	mov	r4, r0
 80083a6:	4608      	mov	r0, r1
 80083a8:	4611      	mov	r1, r2
 80083aa:	2200      	movs	r2, #0
 80083ac:	602a      	str	r2, [r5, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	f000 f8a4 	bl	80084fc <_write>
 80083b4:	1c43      	adds	r3, r0, #1
 80083b6:	d102      	bne.n	80083be <_write_r+0x1e>
 80083b8:	682b      	ldr	r3, [r5, #0]
 80083ba:	b103      	cbz	r3, 80083be <_write_r+0x1e>
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	bd38      	pop	{r3, r4, r5, pc}
 80083c0:	20000660 	.word	0x20000660

080083c4 <_close_r>:
 80083c4:	b538      	push	{r3, r4, r5, lr}
 80083c6:	4d06      	ldr	r5, [pc, #24]	; (80083e0 <_close_r+0x1c>)
 80083c8:	2300      	movs	r3, #0
 80083ca:	4604      	mov	r4, r0
 80083cc:	4608      	mov	r0, r1
 80083ce:	602b      	str	r3, [r5, #0]
 80083d0:	f000 f84e 	bl	8008470 <_close>
 80083d4:	1c43      	adds	r3, r0, #1
 80083d6:	d102      	bne.n	80083de <_close_r+0x1a>
 80083d8:	682b      	ldr	r3, [r5, #0]
 80083da:	b103      	cbz	r3, 80083de <_close_r+0x1a>
 80083dc:	6023      	str	r3, [r4, #0]
 80083de:	bd38      	pop	{r3, r4, r5, pc}
 80083e0:	20000660 	.word	0x20000660

080083e4 <_fstat_r>:
 80083e4:	b538      	push	{r3, r4, r5, lr}
 80083e6:	4d07      	ldr	r5, [pc, #28]	; (8008404 <_fstat_r+0x20>)
 80083e8:	2300      	movs	r3, #0
 80083ea:	4604      	mov	r4, r0
 80083ec:	4608      	mov	r0, r1
 80083ee:	4611      	mov	r1, r2
 80083f0:	602b      	str	r3, [r5, #0]
 80083f2:	f000 f845 	bl	8008480 <_fstat>
 80083f6:	1c43      	adds	r3, r0, #1
 80083f8:	d102      	bne.n	8008400 <_fstat_r+0x1c>
 80083fa:	682b      	ldr	r3, [r5, #0]
 80083fc:	b103      	cbz	r3, 8008400 <_fstat_r+0x1c>
 80083fe:	6023      	str	r3, [r4, #0]
 8008400:	bd38      	pop	{r3, r4, r5, pc}
 8008402:	bf00      	nop
 8008404:	20000660 	.word	0x20000660

08008408 <_isatty_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4d06      	ldr	r5, [pc, #24]	; (8008424 <_isatty_r+0x1c>)
 800840c:	2300      	movs	r3, #0
 800840e:	4604      	mov	r4, r0
 8008410:	4608      	mov	r0, r1
 8008412:	602b      	str	r3, [r5, #0]
 8008414:	f000 f844 	bl	80084a0 <_isatty>
 8008418:	1c43      	adds	r3, r0, #1
 800841a:	d102      	bne.n	8008422 <_isatty_r+0x1a>
 800841c:	682b      	ldr	r3, [r5, #0]
 800841e:	b103      	cbz	r3, 8008422 <_isatty_r+0x1a>
 8008420:	6023      	str	r3, [r4, #0]
 8008422:	bd38      	pop	{r3, r4, r5, pc}
 8008424:	20000660 	.word	0x20000660

08008428 <_lseek_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	4d07      	ldr	r5, [pc, #28]	; (8008448 <_lseek_r+0x20>)
 800842c:	4604      	mov	r4, r0
 800842e:	4608      	mov	r0, r1
 8008430:	4611      	mov	r1, r2
 8008432:	2200      	movs	r2, #0
 8008434:	602a      	str	r2, [r5, #0]
 8008436:	461a      	mov	r2, r3
 8008438:	f000 f842 	bl	80084c0 <_lseek>
 800843c:	1c43      	adds	r3, r0, #1
 800843e:	d102      	bne.n	8008446 <_lseek_r+0x1e>
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	b103      	cbz	r3, 8008446 <_lseek_r+0x1e>
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	bd38      	pop	{r3, r4, r5, pc}
 8008448:	20000660 	.word	0x20000660

0800844c <_read_r>:
 800844c:	b538      	push	{r3, r4, r5, lr}
 800844e:	4d07      	ldr	r5, [pc, #28]	; (800846c <_read_r+0x20>)
 8008450:	4604      	mov	r4, r0
 8008452:	4608      	mov	r0, r1
 8008454:	4611      	mov	r1, r2
 8008456:	2200      	movs	r2, #0
 8008458:	602a      	str	r2, [r5, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	f000 f838 	bl	80084d0 <_read>
 8008460:	1c43      	adds	r3, r0, #1
 8008462:	d102      	bne.n	800846a <_read_r+0x1e>
 8008464:	682b      	ldr	r3, [r5, #0]
 8008466:	b103      	cbz	r3, 800846a <_read_r+0x1e>
 8008468:	6023      	str	r3, [r4, #0]
 800846a:	bd38      	pop	{r3, r4, r5, pc}
 800846c:	20000660 	.word	0x20000660

08008470 <_close>:
 8008470:	4b02      	ldr	r3, [pc, #8]	; (800847c <_close+0xc>)
 8008472:	2258      	movs	r2, #88	; 0x58
 8008474:	601a      	str	r2, [r3, #0]
 8008476:	f04f 30ff 	mov.w	r0, #4294967295
 800847a:	4770      	bx	lr
 800847c:	20000660 	.word	0x20000660

08008480 <_fstat>:
 8008480:	4b02      	ldr	r3, [pc, #8]	; (800848c <_fstat+0xc>)
 8008482:	2258      	movs	r2, #88	; 0x58
 8008484:	601a      	str	r2, [r3, #0]
 8008486:	f04f 30ff 	mov.w	r0, #4294967295
 800848a:	4770      	bx	lr
 800848c:	20000660 	.word	0x20000660

08008490 <_getpid>:
 8008490:	4b02      	ldr	r3, [pc, #8]	; (800849c <_getpid+0xc>)
 8008492:	2258      	movs	r2, #88	; 0x58
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	f04f 30ff 	mov.w	r0, #4294967295
 800849a:	4770      	bx	lr
 800849c:	20000660 	.word	0x20000660

080084a0 <_isatty>:
 80084a0:	4b02      	ldr	r3, [pc, #8]	; (80084ac <_isatty+0xc>)
 80084a2:	2258      	movs	r2, #88	; 0x58
 80084a4:	601a      	str	r2, [r3, #0]
 80084a6:	2000      	movs	r0, #0
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	20000660 	.word	0x20000660

080084b0 <_kill>:
 80084b0:	4b02      	ldr	r3, [pc, #8]	; (80084bc <_kill+0xc>)
 80084b2:	2258      	movs	r2, #88	; 0x58
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	f04f 30ff 	mov.w	r0, #4294967295
 80084ba:	4770      	bx	lr
 80084bc:	20000660 	.word	0x20000660

080084c0 <_lseek>:
 80084c0:	4b02      	ldr	r3, [pc, #8]	; (80084cc <_lseek+0xc>)
 80084c2:	2258      	movs	r2, #88	; 0x58
 80084c4:	601a      	str	r2, [r3, #0]
 80084c6:	f04f 30ff 	mov.w	r0, #4294967295
 80084ca:	4770      	bx	lr
 80084cc:	20000660 	.word	0x20000660

080084d0 <_read>:
 80084d0:	4b02      	ldr	r3, [pc, #8]	; (80084dc <_read+0xc>)
 80084d2:	2258      	movs	r2, #88	; 0x58
 80084d4:	601a      	str	r2, [r3, #0]
 80084d6:	f04f 30ff 	mov.w	r0, #4294967295
 80084da:	4770      	bx	lr
 80084dc:	20000660 	.word	0x20000660

080084e0 <_sbrk>:
 80084e0:	4a04      	ldr	r2, [pc, #16]	; (80084f4 <_sbrk+0x14>)
 80084e2:	6811      	ldr	r1, [r2, #0]
 80084e4:	4603      	mov	r3, r0
 80084e6:	b909      	cbnz	r1, 80084ec <_sbrk+0xc>
 80084e8:	4903      	ldr	r1, [pc, #12]	; (80084f8 <_sbrk+0x18>)
 80084ea:	6011      	str	r1, [r2, #0]
 80084ec:	6810      	ldr	r0, [r2, #0]
 80084ee:	4403      	add	r3, r0
 80084f0:	6013      	str	r3, [r2, #0]
 80084f2:	4770      	bx	lr
 80084f4:	20000668 	.word	0x20000668
 80084f8:	20000670 	.word	0x20000670

080084fc <_write>:
 80084fc:	4b02      	ldr	r3, [pc, #8]	; (8008508 <_write+0xc>)
 80084fe:	2258      	movs	r2, #88	; 0x58
 8008500:	601a      	str	r2, [r3, #0]
 8008502:	f04f 30ff 	mov.w	r0, #4294967295
 8008506:	4770      	bx	lr
 8008508:	20000660 	.word	0x20000660

0800850c <_exit>:
 800850c:	e7fe      	b.n	800850c <_exit>
	...

08008510 <_init>:
 8008510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008512:	bf00      	nop
 8008514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008516:	bc08      	pop	{r3}
 8008518:	469e      	mov	lr, r3
 800851a:	4770      	bx	lr

0800851c <_fini>:
 800851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851e:	bf00      	nop
 8008520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008522:	bc08      	pop	{r3}
 8008524:	469e      	mov	lr, r3
 8008526:	4770      	bx	lr
